Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 23 01:53:39 2024
| Host         : P2-04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                4           
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.712      -62.945                    113                 3292        0.048        0.000                      0                 3292        9.500        0.000                       0                  1539  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.712      -62.945                    113                 3292        0.048        0.000                      0                 3292        9.500        0.000                       0                  1539  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          113  Failing Endpoints,  Worst Slack       -0.712ns,  Total Violation      -62.945ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[0])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[0]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_153
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[10])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[10]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_143
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[11])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[11]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_142
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[12])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[12]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_141
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[13])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[13]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_140
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[14])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[14]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_139
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[15])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[15]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_138
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[16])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[16]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_137
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[17])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[17]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_136
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 CPU/dx/insn/loop1[30].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        9.320ns  (logic 5.056ns (54.251%)  route 4.264ns (45.749%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 25.010 - 20.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 15.226 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.623    15.226    CPU/dx/insn/loop1[30].my_dff/clk0
    SLICE_X58Y84         FDRE                                         r  CPU/dx/insn/loop1[30].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.524    15.750 r  CPU/dx/insn/loop1[30].my_dff/q_reg/Q
                         net (fo=76, routed)          0.882    16.632    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67_0
    SLICE_X62Y82         LUT2 (Prop_lut2_I1_O)        0.124    16.756 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83/O
                         net (fo=1, routed)           1.046    17.802    CPU/dx/insn/loop1[27].my_dff/real_prod0_i_83_n_0
    SLICE_X60Y83         LUT6 (Prop_lut6_I0_O)        0.124    17.926 r  CPU/dx/insn/loop1[27].my_dff/real_prod0_i_67/O
                         net (fo=9, routed)           0.825    18.751    CPU/aluInputB/second/real_prod0__0_20
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.124    18.875 r  CPU/aluInputB/second/real_prod0_i_47/O
                         net (fo=1, routed)           0.722    19.597    CPU/dx/insn/loop1[7].my_dff/real_prod0__0_2
    SLICE_X59Y86         LUT6 (Prop_lut6_I5_O)        0.124    19.721 r  CPU/dx/insn/loop1[7].my_dff/real_prod0_i_25/O
                         net (fo=10, routed)          0.786    20.507    CPU/mymultdiv/mult/intoALU_B[7]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[18])
                                                      4.036    24.543 r  CPU/mymultdiv/mult/real_prod0/PCOUT[18]
                         net (fo=1, routed)           0.002    24.545    CPU/mymultdiv/mult/real_prod0_n_135
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        1.588    25.010    CPU/mymultdiv/mult/CLK100MHZ_IBUF_BUFG
    DSP48_X1Y33          DSP48E1                                      r  CPU/mymultdiv/mult/real_prod_reg/CLK
                         clock pessimism              0.259    25.269    
                         clock uncertainty           -0.035    25.234    
    DSP48_X1Y33          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    23.834    CPU/mymultdiv/mult/real_prod_reg
  -------------------------------------------------------------------
                         required time                         23.834    
                         arrival time                         -24.545    
  -------------------------------------------------------------------
                         slack                                 -0.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CPU/xm/insn/loop1[6].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/insn/loop1[6].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.378ns  (logic 0.146ns (38.599%)  route 0.232ns (61.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 11.478 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.559    11.478    CPU/xm/insn/loop1[6].my_dff/clk0
    SLICE_X51Y82         FDRE                                         r  CPU/xm/insn/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.146    11.624 r  CPU/xm/insn/loop1[6].my_dff/q_reg/Q
                         net (fo=1, routed)           0.232    11.857    CPU/mw/insn/loop1[6].my_dff/q_reg_0
    SLICE_X56Y82         FDRE                                         r  CPU/mw/insn/loop1[6].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.827    11.992    CPU/mw/insn/loop1[6].my_dff/clk0
    SLICE_X56Y82         FDRE                                         r  CPU/mw/insn/loop1[6].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.741    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.067    11.808    CPU/mw/insn/loop1[6].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.808    
                         arrival time                          11.857    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/divisor_copy_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/divisor_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.222%)  route 0.248ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.562     1.481    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y89         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  CPU/mymultdiv/div/divisor_copy_reg[18]/Q
                         net (fo=4, routed)           0.248     1.871    CPU/mymultdiv/div/p_3_in[17]
    SLICE_X51Y86         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.830     1.995    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y86         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[17]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.070     1.814    CPU/mymultdiv/div/divisor_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 driveMotor/stepCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            driveMotor/stepCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.576     1.495    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  driveMotor/stepCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  driveMotor/stepCounter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.785    driveMotor/stepCounter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  driveMotor/stepCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    driveMotor/stepCounter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.995 r  driveMotor/stepCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.995    driveMotor/stepCounter_reg[12]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  driveMotor/stepCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.841     2.006    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  driveMotor/stepCounter_reg[12]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    driveMotor/stepCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/divisor_copy_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.246%)  route 0.300ns (61.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.564     1.483    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CPU/mymultdiv/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.300     1.925    CPU/dx/insn/loop1[7].my_dff/p_3_in[7]
    SLICE_X54Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.970 r  CPU/dx/insn/loop1[7].my_dff/divisor_copy[51]_i_1/O
                         net (fo=1, routed)           0.000     1.970    CPU/mymultdiv/div/divisor_copy_reg[51]_1
    SLICE_X54Y94         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.834     1.999    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[51]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.120     1.868    CPU/mymultdiv/div/divisor_copy_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 x_pos_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RegisterFile/reg8/loop1[27].my_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.315%)  route 0.295ns (67.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.574     1.493    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  x_pos_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  x_pos_reg[27]/Q
                         net (fo=2, routed)           0.295     1.930    RegisterFile/reg8/loop1[27].my_dff/q_reg_2
    SLICE_X11Y104        FDRE                                         r  RegisterFile/reg8/loop1[27].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.840     2.005    RegisterFile/reg8/loop1[27].my_dff/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  RegisterFile/reg8/loop1[27].my_dff/q_reg/C
                         clock pessimism             -0.245     1.759    
    SLICE_X11Y104        FDRE (Hold_fdre_C_D)         0.066     1.825    RegisterFile/reg8/loop1[27].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[12].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[12].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.435ns  (logic 0.146ns (33.580%)  route 0.289ns (66.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.564    11.483    CPU/xm/dataA/loop1[12].my_dff/clk0
    SLICE_X49Y89         FDRE                                         r  CPU/xm/dataA/loop1[12].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.146    11.629 r  CPU/xm/dataA/loop1[12].my_dff/q_reg/Q
                         net (fo=4, routed)           0.289    11.918    CPU/mw/dataA/loop1[12].my_dff/q_reg_0
    SLICE_X56Y84         FDRE                                         r  CPU/mw/dataA/loop1[12].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.829    11.994    CPU/mw/dataA/loop1[12].my_dff/clk0
    SLICE_X56Y84         FDRE                                         r  CPU/mw/dataA/loop1[12].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.063    11.806    CPU/mw/dataA/loop1[12].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.806    
                         arrival time                          11.918    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 driveMotor/stepCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            driveMotor/stepCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.576     1.495    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  driveMotor/stepCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  driveMotor/stepCounter_reg[10]/Q
                         net (fo=2, routed)           0.126     1.785    driveMotor/stepCounter_reg[10]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.941 r  driveMotor/stepCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.942    driveMotor/stepCounter_reg[8]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.008 r  driveMotor/stepCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    driveMotor/stepCounter_reg[12]_i_1_n_5
    SLICE_X8Y100         FDRE                                         r  driveMotor/stepCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.841     2.006    driveMotor/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  driveMotor/stepCounter_reg[14]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    driveMotor/stepCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/divisor_copy_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/dividend_copy_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.256ns (51.698%)  route 0.239ns (48.302%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.564     1.483    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CPU/mymultdiv/div/divisor_copy_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CPU/mymultdiv/div/divisor_copy_reg[52]/Q
                         net (fo=4, routed)           0.239     1.864    CPU/mymultdiv/div/divisor_copy_reg[52]_0
    SLICE_X53Y94         LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  CPU/mymultdiv/div/dividend_copy[55]_i_9/O
                         net (fo=1, routed)           0.000     1.909    CPU/mymultdiv/div/dividend_copy[55]_i_9_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.979 r  CPU/mymultdiv/div/dividend_copy_reg[55]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.979    CPU/mymultdiv/div/dividend_copy_reg[55]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  CPU/mymultdiv/div/dividend_copy_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.834     1.999    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y94         FDRE                                         r  CPU/mymultdiv/div/dividend_copy_reg[52]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105     1.853    CPU/mymultdiv/div/dividend_copy_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CPU/xm/dataA/loop1[14].my_dff/q_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/dataA/loop1[14].my_dff/q_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.590%)  route 0.302ns (67.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.484ns = ( 11.484 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.565    11.484    CPU/xm/dataA/loop1[14].my_dff/clk0
    SLICE_X48Y90         FDRE                                         r  CPU/xm/dataA/loop1[14].my_dff/q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.146    11.630 r  CPU/xm/dataA/loop1[14].my_dff/q_reg/Q
                         net (fo=3, routed)           0.302    11.932    CPU/mw/dataA/loop1[14].my_dff/q_reg_0
    SLICE_X56Y84         FDRE                                         r  CPU/mw/dataA/loop1[14].my_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.829    11.994    CPU/mw/dataA/loop1[14].my_dff/clk0
    SLICE_X56Y84         FDRE                                         r  CPU/mw/dataA/loop1[14].my_dff/q_reg/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.056    11.799    CPU/mw/dataA/loop1[14].my_dff/q_reg
  -------------------------------------------------------------------
                         required time                        -11.799    
                         arrival time                          11.932    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 CPU/mymultdiv/div/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mymultdiv/div/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.563     1.482    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  CPU/mymultdiv/div/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  CPU/mymultdiv/div/Q_reg[0]/Q
                         net (fo=2, routed)           0.067     1.690    CPU/mymultdiv/div/Q_1[0]
    SLICE_X51Y89         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1538, routed)        0.833     1.998    CPU/mymultdiv/div/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y89         FDRE                                         r  CPU/mymultdiv/div/Q_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.075     1.557    CPU/mymultdiv/div/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y33     CPU/mymultdiv/mult/real_prod_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X1Y35     CPU/mymultdiv/mult/real_prod_reg__0/CLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y86     x_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y88     x_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y88     x_pos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y89     x_pos_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y86     x_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y88     x_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y89     x_pos_reg[13]/C



