# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library ../designer/impl1/simulation/postlayout already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postlayout ../designer/impl1/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap igloo C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/igloo 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:22:58 on Feb 03,2024
# vcom -reportprogress 300 -2008 -explicit -work postlayout C:/Users/david/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/designer/impl1/Controller_Dual_SPI_ba.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controller_Dual_SPI
# -- Compiling architecture DEF_ARCH of Controller_Dual_SPI
# End time: 17:22:58 on Feb 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:22:58 on Feb 03,2024
# vcom -reportprogress 300 -2008 -explicit -work postlayout C:/Users/david/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Controller_Dual_SPI_tb
# -- Compiling architecture TB of Controller_Dual_SPI_tb
# -- Loading entity Controller_Dual_SPI
# End time: 17:22:58 on Feb 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L igloo -L postlayout -t 1ps -sdfmax /Controller_Dual_SPI_0=C:/Users/david/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/designer/impl1/Controller_Dual_SPI_ba.sdf postlayout.Controller_Dual_SPI_tb 
# Start time: 17:22:58 on Feb 03,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postlayout.controller_dual_spi_tb(tb)
# SDF 10.5c Compiler 2016.07 Jul 21 2016
# 
# usage: sdfcom [ options ] source-file output-file
# 
# Options:
# 
#   -32                 Run in 32-bit mode
# 
#   -64                 Run in 64-bit mode
# 
#   -mindelays          Use minimum timing from min:typ:max expressions
# 
#   -typdelays          Use typical timing from min:typ:max expressions (default)
# 
#   -maxdelays          Use maximum timing from min:typ:max expressions
# 
#   -delayscale <val>   Scale delays by the specified value
# 
#   -nocompress         Don't compress the resulting output file
# 
#   -suppress <msg(s)>  Suppress comma-separed list of error/warning messages
# 
# Loading postlayout.controller_dual_spi(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading igloo.vtables
# Loading igloo.dfn1e0p1(vital_act)
# Loading igloo.dfn1e1c1(vital_act)
# Loading igloo.or3a(vital_act)
# Loading igloo.nor3(vital_act)
# Loading igloo.mx2(vital_act)
# Loading igloo.iotri_ob_eb(vital_act)
# Loading igloo.or2(vital_act)
# Loading igloo.nor3c(vital_act)
# Loading igloo.xa1a(vital_act)
# Loading igloo.xo1a(vital_act)
# Loading igloo.nor2a(vital_act)
# Loading igloo.dfn1(vital_act)
# Loading igloo.or2b(vital_act)
# Loading igloo.or3(vital_act)
# Loading igloo.dfn1e0(vital_act)
# Loading igloo.ax1a(vital_act)
# Loading igloo.nor2b(vital_act)
# Loading igloo.and3c(vital_act)
# Loading igloo.ao1a(vital_act)
# Loading igloo.nor3b(vital_act)
# Loading igloo.dfn1e1(vital_act)
# Loading igloo.mx2c(vital_act)
# Loading igloo.ax1b(vital_act)
# Loading igloo.oai1(vital_act)
# Loading igloo.ax1c(vital_act)
# Loading igloo.dfn1e0c1(vital_act)
# Loading igloo.oa1(vital_act)
# Loading igloo.nor3a(vital_act)
# Loading igloo.xai1(vital_act)
# Loading igloo.xor2(vital_act)
# Loading igloo.dfn1c1(vital_act)
# Loading igloo.or3b(vital_act)
# Loading igloo.or2a(vital_act)
# Loading igloo.clkio(vital_act)
# Loading igloo.iopad_tri(vital_act)
# Loading igloo.ao1(vital_act)
# Loading igloo.nor2(vital_act)
# Loading igloo.xa1c(vital_act)
# Loading igloo.dfn1e1p1(vital_act)
# Loading igloo.xnor2(vital_act)
# Loading igloo.ao1d(vital_act)
# Loading igloo.inv(vital_act)
# Loading igloo.oa1c(vital_act)
# Loading igloo.oa1b(vital_act)
# Loading igloo.aoi1(vital_act)
# Loading igloo.xor3(vital_act)
# Loading igloo.ax1d(vital_act)
# Loading igloo.ax1(vital_act)
# Loading igloo.ulsicc_int(vital_act)
# Loading igloo.or3c(vital_act)
# Loading igloo.oa1a(vital_act)
# Loading igloo.and3b(vital_act)
# Loading igloo.fifo4k18(vital_act)
# Loading igloo.dfn1p1(vital_act)
# Loading igloo.ioin_ib(vital_act)
# Loading igloo.and2(vital_act)
# Loading igloo.mx2b(vital_act)
# Loading igloo.iopad_in(vital_act)
# Loading igloo.mx2a(vital_act)
# Loading igloo.buff(vital_act)
# Loading igloo.dfi1c1(vital_act)
# Loading igloo.gnd(vital_act)
# Loading igloo.vcc(vital_act)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
# End time: 18:04:01 on Feb 04,2024, Elapsed time: 24:41:03
# Errors: 6, Warnings: 0
