{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695883412882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695883412888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 28 12:13:32 2023 " "Processing started: Thu Sep 28 12:13:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695883412888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883412888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_X_Flag -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_X_Flag -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883412888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695883413201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695883413201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iit-b/e.e. dd/2nd year/ee 214/lab0/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /iit-b/e.e. dd/2nd year/ee 214/lab0/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-Struct " "Found design unit 1: Full_adder-Struct" {  } { { "../../Lab0/Full_Adder.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab0/Full_Adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "../../Lab0/Full_Adder.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab0/Full_Adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iit-b/e.e. dd/2nd year/ee 214/4bitaddersubtractor/fourbitaddersubtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /iit-b/e.e. dd/2nd year/ee 214/4bitaddersubtractor/fourbitaddersubtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourbitAdderSubtractor-Struct " "Found design unit 1: FourbitAdderSubtractor-Struct" {  } { { "../../4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourbitAdderSubtractor " "Found entity 1: FourbitAdderSubtractor" {  } { { "../../4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iit-b/e.e. dd/2nd year/ee 214/22b3953_swarup_patil/part(b)/bcd_x_add_sub.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /iit-b/e.e. dd/2nd year/ee 214/22b3953_swarup_patil/part(b)/bcd_x_add_sub.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_X_Add_Sub-Struct " "Found design unit 1: BCD_X_Add_Sub-Struct" {  } { { "../Part(b)/BCD_X_Add_Sub.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(b)/BCD_X_Add_Sub.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_X_Add_Sub " "Found entity 1: BCD_X_Add_Sub" {  } { { "../Part(b)/BCD_X_Add_Sub.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(b)/BCD_X_Add_Sub.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/iit-b/e.e. dd/2nd year/ee 214/22b3953_swarup_patil/midsem/bcd_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /iit-b/e.e. dd/2nd year/ee 214/22b3953_swarup_patil/midsem/bcd_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_X-Struct " "Found design unit 1: BCD_X-Struct" {  } { { "../Midsem/BCD_X.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_X " "Found entity 1: BCD_X" {  } { { "../Midsem/BCD_X.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 25 12 " "Found 25 design units, including 12 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 NAND_2-Equations " "Found design unit 5: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_2-Equations " "Found design unit 6: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_3-Equations " "Found design unit 7: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 NOR_5-Equations " "Found design unit 9: NOR_5-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_2-Equations " "Found design unit 10: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR_5-Equations " "Found design unit 11: XOR_5-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XNOR_2-Equations " "Found design unit 12: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 HALF_ADDER-Equations " "Found design unit 13: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "4 NAND_2 " "Found entity 4: NAND_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_2 " "Found entity 5: OR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_3 " "Found entity 6: OR_3" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_5 " "Found entity 8: NOR_5" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_2 " "Found entity 9: XOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR_5 " "Found entity 10: XOR_5" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "11 XNOR_2 " "Found entity 11: XNOR_2" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "12 HALF_ADDER " "Found entity 12: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/Gates.vhdl" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_x_flag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_x_flag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_X_Flag-Struct " "Found design unit 1: BCD_X_Flag-Struct" {  } { { "BCD_X_Flag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_X_Flag " "Found entity 1: BCD_X_Flag" {  } { { "BCD_X_Flag.vhd" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695883422527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883422527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_X_Flag BCD_X_Flag:add_instance " "Elaborating entity \"BCD_X_Flag\" for hierarchy \"BCD_X_Flag:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_X BCD_X_Flag:add_instance\|BCD_X:BCD_X1 " "Elaborating entity \"BCD_X\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\"" {  } { { "BCD_X_Flag.vhd" "BCD_X1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|INVERTER:NOT1\"" {  } { { "../Midsem/BCD_X.vhdl" "NOT1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|XOR_2:XOR1\"" {  } { { "../Midsem/BCD_X.vhdl" "XOR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|OR_2:OR1\"" {  } { { "../Midsem/BCD_X.vhdl" "OR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|AND_2:AND1\"" {  } { { "../Midsem/BCD_X.vhdl" "AND1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|AND_3:AND3 " "Elaborating entity \"AND_3\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X:BCD_X1\|AND_3:AND3\"" {  } { { "../Midsem/BCD_X.vhdl" "AND3" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Midsem/BCD_X.vhdl" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourbitAdderSubtractor BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1 " "Elaborating entity \"FourbitAdderSubtractor\" for hierarchy \"BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1\"" {  } { { "BCD_X_Flag.vhd" "FourbitAdderSubtractor1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1\|Full_adder:fulladder1 " "Elaborating entity \"Full_adder\" for hierarchy \"BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1\|Full_adder:fulladder1\"" {  } { { "../../4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" "fulladder1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/4bitAdderSubtractor/FourbitAdderSubtractor.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1\|Full_adder:fulladder1\|HALF_ADDER:Half_adder1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"BCD_X_Flag:add_instance\|FourbitAdderSubtractor:FourbitAdderSubtractor1\|Full_adder:fulladder1\|HALF_ADDER:Half_adder1\"" {  } { { "../../Lab0/Full_Adder.vhd" "Half_adder1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/Lab0/Full_Adder.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_X_Add_Sub BCD_X_Flag:add_instance\|BCD_X_Add_Sub:BCD_X_Add_Sub1 " "Elaborating entity \"BCD_X_Add_Sub\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X_Add_Sub:BCD_X_Add_Sub1\"" {  } { { "BCD_X_Flag.vhd" "BCD_X_Add_Sub1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "L BCD_X_Add_Sub.vhdl(16) " "Verilog HDL or VHDL warning at BCD_X_Add_Sub.vhdl(16): object \"L\" assigned a value but never read" {  } { { "../Part(b)/BCD_X_Add_Sub.vhdl" "" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(b)/BCD_X_Add_Sub.vhdl" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695883422574 "|DUT|BCD_X_Flag:add_instance|BCD_X_Add_Sub:BCD_X_Add_Sub1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_2 BCD_X_Flag:add_instance\|BCD_X_Add_Sub:BCD_X_Add_Sub1\|NOR_2:NOR1 " "Elaborating entity \"NOR_2\" for hierarchy \"BCD_X_Flag:add_instance\|BCD_X_Add_Sub:BCD_X_Add_Sub1\|NOR_2:NOR1\"" {  } { { "../Part(b)/BCD_X_Add_Sub.vhdl" "NOR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(b)/BCD_X_Add_Sub.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_5 BCD_X_Flag:add_instance\|NOR_5:NOR1 " "Elaborating entity \"NOR_5\" for hierarchy \"BCD_X_Flag:add_instance\|NOR_5:NOR1\"" {  } { { "BCD_X_Flag.vhd" "NOR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_5 BCD_X_Flag:add_instance\|XOR_5:XOR1 " "Elaborating entity \"XOR_5\" for hierarchy \"BCD_X_Flag:add_instance\|XOR_5:XOR1\"" {  } { { "BCD_X_Flag.vhd" "XOR1" { Text "D:/IIT-B/E.E. DD/2nd Year/EE 214/22B3953_Swarup_Patil/Part(c)/BCD_X_Flag.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883422638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695883423239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695883423661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695883423661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695883423676 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695883423676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695883423676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695883423676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695883423692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 12:13:43 2023 " "Processing ended: Thu Sep 28 12:13:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695883423692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695883423692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695883423692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695883423692 ""}
