{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688908215089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688908215090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 09 21:10:03 2023 " "Processing started: Sun Jul 09 21:10:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688908215090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688908215090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercise3 -c exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688908215090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688908215467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 4 4 " "Found 4 design units, including 4 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 exercise3 " "Found entity 1: exercise3" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215508 ""} { "Info" "ISGN_ENTITY_NAME" "2 seven " "Found entity 2: seven" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215508 ""} { "Info" "ISGN_ENTITY_NAME" "3 lpm_add16 " "Found entity 3: lpm_add16" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215508 ""} { "Info" "ISGN_ENTITY_NAME" "4 lpm_mult16 " "Found entity 4: lpm_mult16" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688908215508 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(148) " "Verilog HDL Instantiation warning at exercise3.v(148): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 148 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(149) " "Verilog HDL Instantiation warning at exercise3.v(149): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(150) " "Verilog HDL Instantiation warning at exercise3.v(150): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 150 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215509 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(151) " "Verilog HDL Instantiation warning at exercise3.v(151): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 151 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(152) " "Verilog HDL Instantiation warning at exercise3.v(152): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(153) " "Verilog HDL Instantiation warning at exercise3.v(153): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 153 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215510 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "exercise3.v(154) " "Verilog HDL Instantiation warning at exercise3.v(154): instance has no name" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 154 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1688908215510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercise3 " "Elaborating entity \"exercise3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688908215549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(67) " "Verilog HDL assignment warning at exercise3.v(67): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215550 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(71) " "Verilog HDL assignment warning at exercise3.v(71): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215550 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 exercise3.v(75) " "Verilog HDL assignment warning at exercise3.v(75): truncated value with size 16 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215551 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(87) " "Verilog HDL assignment warning at exercise3.v(87): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215551 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(91) " "Verilog HDL assignment warning at exercise3.v(91): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215551 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise3.v(95) " "Verilog HDL assignment warning at exercise3.v(95): truncated value with size 32 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215559 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(107) " "Verilog HDL assignment warning at exercise3.v(107): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215559 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(111) " "Verilog HDL assignment warning at exercise3.v(111): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215559 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 exercise3.v(115) " "Verilog HDL assignment warning at exercise3.v(115): truncated value with size 32 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215559 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(127) " "Verilog HDL assignment warning at exercise3.v(127): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215560 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 exercise3.v(131) " "Verilog HDL assignment warning at exercise3.v(131): truncated value with size 8 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215560 "|exercise3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 exercise3.v(135) " "Verilog HDL assignment warning at exercise3.v(135): truncated value with size 16 to match size of target (4)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215560 "|exercise3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..0\] exercise3.v(7) " "Output port \"LEDR\[8..0\]\" at exercise3.v(7) has no driver" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1688908215561 "|exercise3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult16 lpm_mult16:comb_313 " "Elaborating entity \"lpm_mult16\" for hierarchy \"lpm_mult16:comb_313\"" {  } { { "exercise3.v" "comb_313" { Text "D:/AFPGA/EX3/exercise3.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult16:comb_313\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult16:comb_313\|lpm_mult:lpm_mult_component\"" {  } { { "exercise3.v" "lpm_mult_component" { Text "D:/AFPGA/EX3/exercise3.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult16:comb_313\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult16:comb_313\|lpm_mult:lpm_mult_component\"" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 215 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult16:comb_313\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"lpm_mult16:comb_313\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215611 ""}  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 215 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688908215611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nbo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_nbo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nbo " "Found entity 1: mult_nbo" {  } { { "db/mult_nbo.v" "" { Text "D:/AFPGA/EX3/db/mult_nbo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688908215667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_nbo lpm_mult16:comb_313\|lpm_mult:lpm_mult_component\|mult_nbo:auto_generated " "Elaborating entity \"mult_nbo\" for hierarchy \"lpm_mult16:comb_313\|lpm_mult:lpm_mult_component\|mult_nbo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add16 lpm_add16:comb_315 " "Elaborating entity \"lpm_add16\" for hierarchy \"lpm_add16:comb_315\"" {  } { { "exercise3.v" "comb_315" { Text "D:/AFPGA/EX3/exercise3.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "exercise3.v" "lpm_add_sub_component" { Text "D:/AFPGA/EX3/exercise3.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688908215706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=N0 " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=N0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215706 ""}  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688908215706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qif " "Found entity 1: add_sub_qif" {  } { { "db/add_sub_qif.tdf" "" { Text "D:/AFPGA/EX3/db/add_sub_qif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688908215761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688908215761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qif lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component\|add_sub_qif:auto_generated " "Elaborating entity \"add_sub_qif\" for hierarchy \"lpm_add16:comb_315\|lpm_add_sub:lpm_add_sub_component\|add_sub_qif:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:comb_316 " "Elaborating entity \"seven\" for hierarchy \"seven:comb_316\"" {  } { { "exercise3.v" "comb_316" { Text "D:/AFPGA/EX3/exercise3.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688908215765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(160) " "Verilog HDL assignment warning at exercise3.v(160): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215765 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(161) " "Verilog HDL assignment warning at exercise3.v(161): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215765 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(162) " "Verilog HDL assignment warning at exercise3.v(162): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215765 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(163) " "Verilog HDL assignment warning at exercise3.v(163): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215766 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(164) " "Verilog HDL assignment warning at exercise3.v(164): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215766 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(165) " "Verilog HDL assignment warning at exercise3.v(165): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215766 "|exercise3|seven:comb_316"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exercise3.v(166) " "Verilog HDL assignment warning at exercise3.v(166): truncated value with size 32 to match size of target (1)" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688908215766 "|exercise3|seven:comb_316"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "exercise3.v" "" { Text "D:/AFPGA/EX3/exercise3.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688908216478 "|exercise3|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688908216478 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688908216610 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688908217034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688908217034 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "167 " "Implemented 167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688908217111 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688908217111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688908217111 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1688908217111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688908217111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688908217153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 09 21:10:17 2023 " "Processing ended: Sun Jul 09 21:10:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688908217153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688908217153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688908217153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688908217153 ""}
