

================================================================
== Vitis HLS Report for 'aes_main'
================================================================
* Date:           Wed Apr 17 16:01:57 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1196|     2024|  11.960 us|  20.240 us|  1196|  2024|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                 |                                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246   |aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2   |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254                    |aes_main_Pipeline_VITIS_LOOP_308_1                    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261  |aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269                    |aes_main_Pipeline_VITIS_LOOP_276_1                    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_aes_round_fu_277                                             |aes_round                                             |       80|      104|  0.800 us|  1.040 us|   80|  104|       no|
        |grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286                   |aes_main_Pipeline_VITIS_LOOP_308_12                   |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_415_1     |     1107|     1911|  123 ~ 147|          -|          -|  9 ~ 13|        no|
        | + VITIS_LOOP_398_1    |       40|       40|         10|          -|          -|       4|        no|
        |  ++ VITIS_LOOP_401_2  |        8|        8|          2|          -|          -|       4|        no|
        |- shiftRowsLoop        |        8|       32|      2 ~ 8|          -|          -|       4|        no|
        | + VITIS_LOOP_296_1    |        0|        3|          1|          -|          -|   0 ~ 3|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 9 7 
7 --> 8 6 
8 --> 7 
9 --> 5 
10 --> 11 
11 --> 16 12 15 
12 --> 13 
13 --> 14 
14 --> 15 14 
15 --> 11 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1"   --->   Operation 17 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%roundKey = alloca i64 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:410]   --->   Operation 18 'alloca' 'roundKey' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 1, i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 20 'store' 'store_ln415' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2, i8 %expandedKey, i8 %roundKey"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%nbrRounds_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nbrRounds"   --->   Operation 23 'read' 'nbrRounds_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_1, i8 %state, i8 %roundKey"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 25 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.89>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%i = load i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 26 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln415 = icmp_ult  i4 %i, i4 %nbrRounds_read" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 27 'icmp' 'icmp_ln415' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 13, i64 0"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln415 = br i1 %icmp_ln415, void %for.inc.i39.preheader, void %for.inc.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 29 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln408 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:408]   --->   Operation 30 'specloopname' 'specloopname_ln408' <Predicate = (icmp_ln415)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 31 'br' 'br_ln398' <Predicate = (icmp_ln415)> <Delay = 1.58>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 32 'alloca' 'i_9' <Predicate = (!icmp_ln415)> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21, i4 %nbrRounds_read, i8 %expandedKey, i8 %roundKey"   --->   Operation 33 'call' 'call_ln0' <Predicate = (!icmp_ln415)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 34 'call' 'call_ln0' <Predicate = (!icmp_ln415)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 0, i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 35 'store' 'store_ln285' <Predicate = (!icmp_ln415)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln398_1, void %for.inc8.i24, i3 0, void %for.inc.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 36 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln398_1 = zext i3 %i_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 37 'zext' 'zext_ln398_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln398 = icmp_eq  i3 %i_8, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 38 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 39 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln398_1 = add i3 %i_8, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 40 'add' 'add_ln398_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %VITIS_LOOP_401_2.i10.split, void %_Z14createRoundKeyPhS_.exit25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 41 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 42 'specloopname' 'specloopname_ln396' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%empty_45 = trunc i3 %i_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 43 'trunc' 'empty_45' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_45, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i4 %tmp_s" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 45 'zext' 'zext_ln401' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 46 'br' 'br_ln401' <Predicate = (!icmp_ln398)> <Delay = 1.58>
ST_6 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln418 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:418]   --->   Operation 47 'call' 'call_ln418' <Predicate = (icmp_ln398)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln415 = add i4 %i, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 48 'add' 'add_ln415' <Predicate = (icmp_ln398)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln415 = store i4 %add_ln415, i4 %i_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 49 'store' 'store_ln415' <Predicate = (icmp_ln398)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%j = phi i3 %add_ln401, void %for.inc.i21.split, i3 0, void %VITIS_LOOP_401_2.i10.split" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 50 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.13ns)   --->   "%icmp_ln401 = icmp_eq  i3 %j, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 51 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 52 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln401 = add i3 %j, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 53 'add' 'add_ln401' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %for.inc.i21.split, void %for.inc8.i24" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 54 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i1.i3, i4 %i, i1 0, i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 55 'bitconcatenate' 'tmp1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.91ns)   --->   "%add_ln402 = add i8 %tmp1, i8 %zext_ln401" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 56 'add' 'add_ln402' <Predicate = (!icmp_ln401)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i8 %add_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 57 'zext' 'zext_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%expandedKey_addr = getelementptr i8 %expandedKey, i64 0, i64 %zext_ln402" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 58 'getelementptr' 'expandedKey_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 59 [2/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 59 'load' 'expandedKey_load_7' <Predicate = (!icmp_ln401)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln402 = trunc i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 60 'trunc' 'trunc_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln402_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln402, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 61 'bitconcatenate' 'shl_ln402_1' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln402_2 = add i4 %shl_ln402_1, i4 %zext_ln398_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 62 'add' 'add_ln402_2' <Predicate = (!icmp_ln401)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln398 = br void %VITIS_LOOP_401_2.i10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:398]   --->   Operation 63 'br' 'br_ln398' <Predicate = (icmp_ln401)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.57>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln396 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:396]   --->   Operation 64 'specloopname' 'specloopname_ln396' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/2] (3.25ns)   --->   "%expandedKey_load_7 = load i8 %expandedKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 65 'load' 'expandedKey_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 240> <RAM>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln402_2 = zext i4 %add_ln402_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 66 'zext' 'zext_ln402_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%roundKey_addr = getelementptr i8 %roundKey, i64 0, i64 %zext_ln402_2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 67 'getelementptr' 'roundKey_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln402 = store i8 %expandedKey_load_7, i4 %roundKey_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:402]   --->   Operation 68 'store' 'store_ln402' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln401 = br void %for.inc.i21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:401]   --->   Operation 69 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln418 = call void @aes_round, i8 %state, i8 %roundKey, i8 %sbox" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:418]   --->   Operation 70 'call' 'call_ln418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln415 = br void %for.inc" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:415]   --->   Operation 71 'br' 'br_ln415' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21, i4 %nbrRounds_read, i8 %expandedKey, i8 %roundKey"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_276_1, i8 %state, i8 %sbox"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i53" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 74 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%i_10 = load i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 75 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (1.13ns)   --->   "%icmp_ln285 = icmp_eq  i3 %i_10, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 76 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 77 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (1.65ns)   --->   "%i_12 = add i3 %i_10, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 78 'add' 'i_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln285, void %for.inc.i53.split, void %for.inc.i66.preheader" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 79 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln286 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_22" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:286]   --->   Operation 80 'specpipeline' 'specpipeline_ln286' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln282 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:282]   --->   Operation 81 'specloopname' 'specloopname_ln282' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln287 = trunc i3 %i_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 82 'trunc' 'trunc_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 83 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln287 = zext i4 %shl_ln1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 84 'zext' 'zext_ln287' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i8 %state, i64 0, i64 %zext_ln287" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 85 'getelementptr' 'state_addr' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.95ns)   --->   "%icmp_ln296 = icmp_eq  i2 %trunc_ln287, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 86 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %for.body.lr.ph.i.i, void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 87 'br' 'br_ln296' <Predicate = (!icmp_ln285)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln300 = or i4 %shl_ln1, i4 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 88 'or' 'or_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %or_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 89 'zext' 'zext_ln300' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i8 %state, i64 0, i64 %zext_ln300" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 90 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 91 'load' 'state_load' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 92 [2/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 92 'load' 'state_load_5' <Predicate = (!icmp_ln285 & !icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 93 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_12, i8 %state, i8 %roundKey"   --->   Operation 93 'call' 'call_ln0' <Predicate = (icmp_ln285)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%add_ptr_i_sum743 = or i4 %shl_ln1, i4 2" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 94 'or' 'add_ptr_i_sum743' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%add_ptr_i_sum743_cast = zext i4 %add_ptr_i_sum743" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 95 'zext' 'add_ptr_i_sum743_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum743_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 96 'getelementptr' 'state_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%add_ptr_i_sum764 = or i4 %shl_ln1, i4 3" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 97 'or' 'add_ptr_i_sum764' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%add_ptr_i_sum764_cast = zext i4 %add_ptr_i_sum764" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 98 'zext' 'add_ptr_i_sum764_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i8 %state, i64 0, i64 %add_ptr_i_sum764_cast" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:287]   --->   Operation 99 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/2] (2.32ns)   --->   "%state_load = load i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 100 'load' 'state_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 101 [1/2] (2.32ns)   --->   "%state_load_5 = load i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 101 'load' 'state_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 102 [2/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 102 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 103 [2/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 103 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 8> <Delay = 2.32>
ST_13 : Operation 104 [1/2] (2.32ns)   --->   "%state_load_6 = load i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 104 'load' 'state_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 105 [1/2] (2.32ns)   --->   "%state_load_7 = load i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 105 'load' 'state_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 106 [1/1] (1.58ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 106 'br' 'br_ln296' <Predicate = true> <Delay = 1.58>

State 14 <SV = 9> <Delay = 3.45>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%i_11 = phi i2 %add_ln296, void %for.inc.i.i.split, i2 0, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 107 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%empty_48 = phi i8 %tmp, void %for.inc.i.i.split, i8 %state_load_7, void %for.body.lr.ph.i.i"   --->   Operation 108 'phi' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%empty_49 = phi i8 %empty_48, void %for.inc.i.i.split, i8 %state_load_6, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 109 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%empty_50 = phi i8 %empty_49, void %for.inc.i.i.split, i8 %state_load_5, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 110 'phi' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp = phi i8 %empty_50, void %for.inc.i.i.split, i8 %state_load, void %for.body.lr.ph.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 111 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln296 = zext i2 %i_11" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 112 'zext' 'zext_ln296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.13ns)   --->   "%icmp_ln296_2 = icmp_eq  i3 %zext_ln296, i3 %i_10" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 113 'icmp' 'icmp_ln296_2' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 114 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (1.56ns)   --->   "%add_ln296 = add i2 %i_11, i2 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 115 'add' 'add_ln296' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296_2, void %for.inc.i.i.split, void %for.end10.loopexit.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 116 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln293 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:293]   --->   Operation 117 'specloopname' 'specloopname_ln293' <Predicate = (!icmp_ln296_2)> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln296 = br void %for.inc.i.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:296]   --->   Operation 118 'br' 'br_ln296' <Predicate = (!icmp_ln296_2)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %tmp, i4 %state_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 119 'store' 'store_ln300' <Predicate = (icmp_ln296_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 120 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_50, i4 %state_addr_6" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 120 'store' 'store_ln300' <Predicate = (icmp_ln296_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_49, i4 %state_addr_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 121 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 122 [1/1] (2.32ns)   --->   "%store_ln300 = store i8 %empty_48, i4 %state_addr_8" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:300]   --->   Operation 122 'store' 'store_ln300' <Predicate = (!icmp_ln296)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln303 = br void %_Z8shiftRowPhh.exit.i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:303]   --->   Operation 123 'br' 'br_ln303' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (1.58ns)   --->   "%store_ln285 = store i3 %i_12, i3 %i_9" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 124 'store' 'store_ln285' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln285 = br void %for.inc.i53" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:285]   --->   Operation 125 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 0.00>
ST_16 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_main_Pipeline_VITIS_LOOP_308_12, i8 %state, i8 %roundKey"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%ret_ln425 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:425]   --->   Operation 127 'ret' 'ret_ln425' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nbrRounds]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7                   (alloca           ) [ 01111111110000000]
roundKey              (alloca           ) [ 00111111111111111]
store_ln415           (store            ) [ 00000000000000000]
call_ln0              (call             ) [ 00000000000000000]
nbrRounds_read        (read             ) [ 00000111111000000]
call_ln0              (call             ) [ 00000000000000000]
br_ln415              (br               ) [ 00000000000000000]
i                     (load             ) [ 00000011100000000]
icmp_ln415            (icmp             ) [ 00000111110000000]
empty                 (speclooptripcount) [ 00000000000000000]
br_ln415              (br               ) [ 00000000000000000]
specloopname_ln408    (specloopname     ) [ 00000000000000000]
br_ln398              (br               ) [ 00000111110000000]
i_9                   (alloca           ) [ 00000111111111110]
store_ln285           (store            ) [ 00000000000000000]
i_8                   (phi              ) [ 00000010000000000]
zext_ln398_1          (zext             ) [ 00000001100000000]
icmp_ln398            (icmp             ) [ 00000111110000000]
empty_44              (speclooptripcount) [ 00000000000000000]
add_ln398_1           (add              ) [ 00000111110000000]
br_ln398              (br               ) [ 00000000000000000]
specloopname_ln396    (specloopname     ) [ 00000000000000000]
empty_45              (trunc            ) [ 00000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln401            (zext             ) [ 00000001100000000]
br_ln401              (br               ) [ 00000111110000000]
add_ln415             (add              ) [ 00000000000000000]
store_ln415           (store            ) [ 00000000000000000]
j                     (phi              ) [ 00000001000000000]
icmp_ln401            (icmp             ) [ 00000111110000000]
empty_46              (speclooptripcount) [ 00000000000000000]
add_ln401             (add              ) [ 00000111110000000]
br_ln401              (br               ) [ 00000000000000000]
tmp1                  (bitconcatenate   ) [ 00000000000000000]
add_ln402             (add              ) [ 00000000000000000]
zext_ln402            (zext             ) [ 00000000000000000]
expandedKey_addr      (getelementptr    ) [ 00000000100000000]
trunc_ln402           (trunc            ) [ 00000000000000000]
shl_ln402_1           (bitconcatenate   ) [ 00000000000000000]
add_ln402_2           (add              ) [ 00000000100000000]
br_ln398              (br               ) [ 00000111110000000]
specloopname_ln396    (specloopname     ) [ 00000000000000000]
expandedKey_load_7    (load             ) [ 00000000000000000]
zext_ln402_2          (zext             ) [ 00000000000000000]
roundKey_addr         (getelementptr    ) [ 00000000000000000]
store_ln402           (store            ) [ 00000000000000000]
br_ln401              (br               ) [ 00000111110000000]
call_ln418            (call             ) [ 00000000000000000]
br_ln415              (br               ) [ 00000000000000000]
call_ln0              (call             ) [ 00000000000000000]
call_ln0              (call             ) [ 00000000000000000]
br_ln285              (br               ) [ 00000000000000000]
i_10                  (load             ) [ 00000000000011100]
icmp_ln285            (icmp             ) [ 00000000000111110]
empty_47              (speclooptripcount) [ 00000000000000000]
i_12                  (add              ) [ 00000000000011110]
br_ln285              (br               ) [ 00000000000000000]
specpipeline_ln286    (specpipeline     ) [ 00000000000000000]
specloopname_ln282    (specloopname     ) [ 00000000000000000]
trunc_ln287           (trunc            ) [ 00000000000000000]
shl_ln1               (bitconcatenate   ) [ 00000000000010000]
zext_ln287            (zext             ) [ 00000000000000000]
state_addr            (getelementptr    ) [ 00000000000011100]
icmp_ln296            (icmp             ) [ 00000000000111110]
br_ln296              (br               ) [ 00000000000000000]
or_ln300              (or               ) [ 00000000000000000]
zext_ln300            (zext             ) [ 00000000000000000]
state_addr_6          (getelementptr    ) [ 00000000000011100]
add_ptr_i_sum743      (or               ) [ 00000000000000000]
add_ptr_i_sum743_cast (zext             ) [ 00000000000000000]
state_addr_7          (getelementptr    ) [ 00000000000101110]
add_ptr_i_sum764      (or               ) [ 00000000000000000]
add_ptr_i_sum764_cast (zext             ) [ 00000000000000000]
state_addr_8          (getelementptr    ) [ 00000000000101110]
state_load            (load             ) [ 00000000000001100]
state_load_5          (load             ) [ 00000000000001100]
state_load_6          (load             ) [ 00000000000111110]
state_load_7          (load             ) [ 00000000000111110]
br_ln296              (br               ) [ 00000000000111110]
i_11                  (phi              ) [ 00000000000000100]
empty_48              (phi              ) [ 00000000000111110]
empty_49              (phi              ) [ 00000000000111110]
empty_50              (phi              ) [ 00000000000111110]
tmp                   (phi              ) [ 00000000000111110]
zext_ln296            (zext             ) [ 00000000000000000]
icmp_ln296_2          (icmp             ) [ 00000000000111110]
empty_51              (speclooptripcount) [ 00000000000000000]
add_ln296             (add              ) [ 00000000000111110]
br_ln296              (br               ) [ 00000000000000000]
specloopname_ln293    (specloopname     ) [ 00000000000000000]
br_ln296              (br               ) [ 00000000000111110]
store_ln300           (store            ) [ 00000000000000000]
store_ln300           (store            ) [ 00000000000000000]
store_ln300           (store            ) [ 00000000000000000]
store_ln300           (store            ) [ 00000000000000000]
br_ln303              (br               ) [ 00000000000000000]
store_ln285           (store            ) [ 00000000000000000]
br_ln285              (br               ) [ 00000000000000000]
call_ln0              (call             ) [ 00000000000000000]
ret_ln425             (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expandedKey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nbrRounds">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbrRounds"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sbox">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_Pipeline_VITIS_LOOP_308_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_Pipeline_VITIS_LOOP_276_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_round"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_main_Pipeline_VITIS_LOOP_308_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_7_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="roundKey_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="roundKey/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_9_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_9/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="nbrRounds_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbrRounds_read/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="expandedKey_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expandedKey_addr/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expandedKey_load_7/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="roundKey_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="roundKey_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln402_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="4" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln402/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="state_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/11 "/>
</bind>
</comp>

<comp id="131" class="1004" name="state_addr_6_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_6/11 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="143" dir="0" index="4" bw="4" slack="0"/>
<pin id="144" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="145" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="8" slack="1"/>
<pin id="146" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="state_load/11 state_load_5/11 state_load_6/12 state_load_7/12 store_ln300/14 store_ln300/14 store_ln300/15 store_ln300/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="state_addr_7_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_7/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="state_addr_8_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_8/12 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_8_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="1"/>
<pin id="167" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_8 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_8_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_8/6 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="1"/>
<pin id="178" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="i_11_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_11 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_11_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_11/14 "/>
</bind>
</comp>

<comp id="198" class="1005" name="empty_48_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_48 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_48_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="8" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_48/14 "/>
</bind>
</comp>

<comp id="209" class="1005" name="empty_49_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_49 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="empty_49_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="8" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_49/14 "/>
</bind>
</comp>

<comp id="221" class="1005" name="empty_50_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_50 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="empty_50_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="8" slack="2"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_50/14 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="8" slack="2"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="4" slack="1"/>
<pin id="264" dir="0" index="2" bw="8" slack="0"/>
<pin id="265" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="0"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_aes_round_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="281" dir="0" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln418/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln415_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln415/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="4"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln415_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="1"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln285_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln398_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln398_1/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln398_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln398_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln398_1/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="empty_45_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_45/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln401_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln415_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln415/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln415_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="5"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln415/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln401_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="0"/>
<pin id="355" dir="0" index="1" bw="3" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln401_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln401/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="2"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="0" index="3" bw="3" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln402_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="1"/>
<pin id="377" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln402_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln402_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="3" slack="0"/>
<pin id="386" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln402/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln402_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln402_1/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln402_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="3" slack="1"/>
<pin id="399" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402_2/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln402_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402_2/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="i_10_load_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="2"/>
<pin id="407" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/11 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln285_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285/11 "/>
</bind>
</comp>

<comp id="414" class="1004" name="i_12_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/11 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln287_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln287/11 "/>
</bind>
</comp>

<comp id="424" class="1004" name="shl_ln1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="0" index="2" bw="1" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln287_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/11 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln296_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="or_ln300_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln300/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln300_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300/11 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ptr_i_sum743_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="1"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum743/12 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ptr_i_sum743_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum743_cast/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ptr_i_sum764_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="1"/>
<pin id="466" dir="0" index="1" bw="3" slack="0"/>
<pin id="467" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="add_ptr_i_sum764/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ptr_i_sum764_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i_sum764_cast/12 "/>
</bind>
</comp>

<comp id="474" class="1004" name="zext_ln296_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln296/14 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln296_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="481" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296_2/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln296_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln285_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="4"/>
<pin id="491" dir="0" index="1" bw="3" slack="6"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln285/15 "/>
</bind>
</comp>

<comp id="493" class="1005" name="i_7_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="500" class="1005" name="nbrRounds_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="nbrRounds_read "/>
</bind>
</comp>

<comp id="506" class="1005" name="i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="2"/>
<pin id="508" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="514" class="1005" name="i_9_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="0"/>
<pin id="516" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="521" class="1005" name="zext_ln398_1_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="1"/>
<pin id="523" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln398_1 "/>
</bind>
</comp>

<comp id="529" class="1005" name="add_ln398_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln398_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="zext_ln401_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln401 "/>
</bind>
</comp>

<comp id="542" class="1005" name="add_ln401_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln401 "/>
</bind>
</comp>

<comp id="547" class="1005" name="expandedKey_addr_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="1"/>
<pin id="549" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKey_addr "/>
</bind>
</comp>

<comp id="552" class="1005" name="add_ln402_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln402_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="i_12_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="4"/>
<pin id="565" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="568" class="1005" name="shl_ln1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="4" slack="1"/>
<pin id="570" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="state_addr_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="4" slack="1"/>
<pin id="576" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="579" class="1005" name="icmp_ln296_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="4"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln296 "/>
</bind>
</comp>

<comp id="583" class="1005" name="state_addr_6_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="1"/>
<pin id="585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_6 "/>
</bind>
</comp>

<comp id="588" class="1005" name="state_addr_7_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="1"/>
<pin id="590" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_7 "/>
</bind>
</comp>

<comp id="593" class="1005" name="state_addr_8_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_8 "/>
</bind>
</comp>

<comp id="598" class="1005" name="state_load_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="2"/>
<pin id="600" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load "/>
</bind>
</comp>

<comp id="603" class="1005" name="state_load_5_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="2"/>
<pin id="605" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_load_5 "/>
</bind>
</comp>

<comp id="608" class="1005" name="state_load_6_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_6 "/>
</bind>
</comp>

<comp id="613" class="1005" name="state_load_7_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="1"/>
<pin id="615" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="state_load_7 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln296_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="0"/>
<pin id="623" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln296 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="105" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="147"><net_src comp="124" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="149" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="208"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="219"><net_src comp="198" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="230"><net_src comp="209" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="224" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="243"><net_src comp="221" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="237" pin="4"/><net_sink comp="138" pin=4"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="84" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="32" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="291"><net_src comp="68" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="169" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="169" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="169" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="169" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="180" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="180" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="180" pin="4"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="365" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="387"><net_src comp="180" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="412"><net_src comp="405" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="405" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="405" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="46" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="435"><net_src comp="424" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="441"><net_src comp="420" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="48" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="424" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="458"><net_src comp="70" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="454" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="468"><net_src comp="72" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="464" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="477"><net_src comp="191" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="191" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="80" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="503"><net_src comp="92" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="509"><net_src comp="298" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="517"><net_src comp="88" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="520"><net_src comp="514" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="524"><net_src comp="311" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="532"><net_src comp="321" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="537"><net_src comp="339" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="545"><net_src comp="359" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="550"><net_src comp="98" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="555"><net_src comp="396" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="566"><net_src comp="414" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="571"><net_src comp="424" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="577"><net_src comp="124" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="582"><net_src comp="437" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="131" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="591"><net_src comp="149" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="596"><net_src comp="156" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="601"><net_src comp="138" pin="7"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="606"><net_src comp="138" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="611"><net_src comp="138" pin="7"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="616"><net_src comp="138" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="624"><net_src comp="483" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {3 4 5 6 9 10 11 14 15 16 }
 - Input state : 
	Port: aes_main : state | {3 4 5 6 9 10 11 12 13 16 }
	Port: aes_main : expandedKey | {1 2 5 7 8 10 }
	Port: aes_main : nbrRounds | {4 }
	Port: aes_main : sbox | {5 6 9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln415 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln415 : 1
		br_ln415 : 2
		store_ln285 : 1
	State 6
		zext_ln398_1 : 1
		icmp_ln398 : 1
		add_ln398_1 : 1
		br_ln398 : 2
		empty_45 : 1
		tmp_s : 2
		zext_ln401 : 3
		store_ln415 : 1
	State 7
		icmp_ln401 : 1
		add_ln401 : 1
		br_ln401 : 2
		tmp1 : 1
		add_ln402 : 2
		zext_ln402 : 3
		expandedKey_addr : 4
		expandedKey_load_7 : 5
		trunc_ln402 : 1
		shl_ln402_1 : 2
		add_ln402_2 : 3
	State 8
		roundKey_addr : 1
		store_ln402 : 2
	State 9
	State 10
	State 11
		icmp_ln285 : 1
		i_12 : 1
		br_ln285 : 2
		trunc_ln287 : 1
		shl_ln1 : 2
		zext_ln287 : 3
		state_addr : 4
		icmp_ln296 : 2
		br_ln296 : 3
		or_ln300 : 3
		zext_ln300 : 3
		state_addr_6 : 4
		state_load : 5
		state_load_5 : 5
	State 12
		state_addr_7 : 1
		state_addr_8 : 1
		state_load_6 : 2
		state_load_7 : 2
	State 13
	State 14
		zext_ln296 : 1
		icmp_ln296_2 : 2
		add_ln296 : 1
		br_ln296 : 3
		store_ln300 : 1
		store_ln300 : 1
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|
| Operation|                         Functional Unit                         |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |  grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_2_fu_246 |  1.588  |    34   |    93   |
|          |          grp_aes_main_Pipeline_VITIS_LOOP_308_1_fu_254          |  3.176  |    13   |    48   |
|   call   | grp_aes_main_Pipeline_VITIS_LOOP_398_1_VITIS_LOOP_401_21_fu_261 |  1.588  |    38   |    95   |
|          |          grp_aes_main_Pipeline_VITIS_LOOP_276_1_fu_269          |  3.176  |    18   |    40   |
|          |                       grp_aes_round_fu_277                      | 30.0156 |   263   |   721   |
|          |          grp_aes_main_Pipeline_VITIS_LOOP_308_12_fu_286         |  3.176  |    13   |    48   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                        add_ln398_1_fu_321                       |    0    |    0    |    11   |
|          |                         add_ln415_fu_343                        |    0    |    0    |    13   |
|          |                         add_ln401_fu_359                        |    0    |    0    |    11   |
|    add   |                         add_ln402_fu_374                        |    0    |    0    |    15   |
|          |                        add_ln402_2_fu_396                       |    0    |    0    |    13   |
|          |                           i_12_fu_414                           |    0    |    0    |    11   |
|          |                         add_ln296_fu_483                        |    0    |    0    |    10   |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                        icmp_ln415_fu_301                        |    0    |    0    |    9    |
|          |                        icmp_ln398_fu_315                        |    0    |    0    |    8    |
|   icmp   |                        icmp_ln401_fu_353                        |    0    |    0    |    8    |
|          |                        icmp_ln285_fu_408                        |    0    |    0    |    8    |
|          |                        icmp_ln296_fu_437                        |    0    |    0    |    8    |
|          |                       icmp_ln296_2_fu_478                       |    0    |    0    |    8    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   read   |                    nbrRounds_read_read_fu_92                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                       zext_ln398_1_fu_311                       |    0    |    0    |    0    |
|          |                        zext_ln401_fu_339                        |    0    |    0    |    0    |
|          |                        zext_ln402_fu_379                        |    0    |    0    |    0    |
|          |                       zext_ln402_2_fu_401                       |    0    |    0    |    0    |
|   zext   |                        zext_ln287_fu_432                        |    0    |    0    |    0    |
|          |                        zext_ln300_fu_449                        |    0    |    0    |    0    |
|          |                   add_ptr_i_sum743_cast_fu_459                  |    0    |    0    |    0    |
|          |                   add_ptr_i_sum764_cast_fu_469                  |    0    |    0    |    0    |
|          |                        zext_ln296_fu_474                        |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                         empty_45_fu_327                         |    0    |    0    |    0    |
|   trunc  |                        trunc_ln402_fu_384                       |    0    |    0    |    0    |
|          |                        trunc_ln287_fu_420                       |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                           tmp_s_fu_331                          |    0    |    0    |    0    |
|bitconcatenate|                           tmp1_fu_365                           |    0    |    0    |    0    |
|          |                        shl_ln402_1_fu_388                       |    0    |    0    |    0    |
|          |                          shl_ln1_fu_424                         |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|          |                         or_ln300_fu_443                         |    0    |    0    |    0    |
|    or    |                     add_ptr_i_sum743_fu_454                     |    0    |    0    |    0    |
|          |                     add_ptr_i_sum764_fu_464                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                 | 42.7196 |   379   |   1178  |
|----------|-----------------------------------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
|roundKey|    0   |    8   |    2   |    0   |
+--------+--------+--------+--------+--------+
|  Total |    0   |    8   |    2   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln296_reg_621   |    2   |
|   add_ln398_1_reg_529  |    3   |
|    add_ln401_reg_542   |    3   |
|   add_ln402_2_reg_552  |    4   |
|    empty_48_reg_198    |    8   |
|    empty_49_reg_209    |    8   |
|    empty_50_reg_221    |    8   |
|expandedKey_addr_reg_547|    8   |
|      i_11_reg_187      |    2   |
|      i_12_reg_563      |    3   |
|       i_7_reg_493      |    4   |
|       i_8_reg_165      |    3   |
|       i_9_reg_514      |    3   |
|        i_reg_506       |    4   |
|   icmp_ln296_reg_579   |    1   |
|        j_reg_176       |    3   |
| nbrRounds_read_reg_500 |    4   |
|     shl_ln1_reg_568    |    4   |
|  state_addr_6_reg_583  |    4   |
|  state_addr_7_reg_588  |    4   |
|  state_addr_8_reg_593  |    4   |
|   state_addr_reg_574   |    4   |
|  state_load_5_reg_603  |    8   |
|  state_load_6_reg_608  |    8   |
|  state_load_7_reg_613  |    8   |
|   state_load_reg_598   |    8   |
|       tmp_reg_233      |    8   |
|  zext_ln398_1_reg_521  |    4   |
|   zext_ln401_reg_534   |    8   |
+------------------------+--------+
|          Total         |   143  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_138 |  p0  |   4  |   4  |   16   ||    20   |
| grp_access_fu_138 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_138 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_138 |  p4  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   56   ||  8.4172 ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   42   |   379  |  1178  |    -   |
|   Memory  |    0   |    -   |    8   |    2   |    0   |
|Multiplexer|    -   |    8   |    -   |   67   |    -   |
|  Register |    -   |    -   |   143  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   51   |   530  |  1247  |    0   |
+-----------+--------+--------+--------+--------+--------+
