<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Streamer
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 04 16:42:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2205 items scored, 0 timing errors detected.
Report:  153.186MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2205 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 13.472ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.451ns  (24.1% logic, 75.9% route), 6 logic levels.

 Constraint Details:

      6.451ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_85 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.472ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q1 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     1.233     R11C16C.Q1 to     R12C15B.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C15B.A0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     1.061     R14C16D.F1 to     R15C15C.B1 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C15C.B1 to     R15C15C.F1 UART_Packets_Inst/SLICE_125
ROUTE         1     0.521     R15C15C.F1 to     R14C15B.D1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R14C15B.D1 to     R14C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_85
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.451   (24.1% logic, 75.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R14C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[7]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[6]

   Delay:               6.158ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      6.158ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_96 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.616ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q1 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     1.233     R11C16C.Q1 to     R12C15B.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C15B.A0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C17C.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    6.158   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_96:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[3]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[2]

   Delay:               6.158ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      6.158ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_94 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.616ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q1 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     1.233     R11C16C.Q1 to     R12C15B.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C15B.A0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C18A.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    6.158   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_94:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C18A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[5]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[4]

   Delay:               6.158ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      6.158ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_95 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.616ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q1 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     1.233     R11C16C.Q1 to     R12C15B.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C15B.A0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C17A.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    6.158   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.616ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[7]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[0]

   Delay:               6.158ns  (21.4% logic, 78.6% route), 5 logic levels.

 Constraint Details:

      6.158ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_93 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.616ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q1 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     1.233     R11C16C.Q1 to     R12C15B.A0 UART_Packets_Inst/UART_Inst/rxClkCount[7]
CTOF_DEL    ---     0.238     R12C15B.A0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C18B.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    6.158   (21.4% logic, 78.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.684ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.239ns  (24.9% logic, 75.1% route), 6 logic levels.

 Constraint Details:

      6.239ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_85 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.684ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C15C.CLK to     R11C15C.Q1 UART_Packets_Inst/UART_Inst/SLICE_88 (from ipClk_c)
ROUTE         2     1.021     R11C15C.Q1 to     R12C15B.B0 UART_Packets_Inst/UART_Inst/rxClkCount[1]
CTOF_DEL    ---     0.238     R12C15B.B0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     1.061     R14C16D.F1 to     R15C15C.B1 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C15C.B1 to     R15C15C.F1 UART_Packets_Inst/SLICE_125
ROUTE         1     0.521     R15C15C.F1 to     R14C15B.D1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R14C15B.D1 to     R14C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_85
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.239   (24.9% logic, 75.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R14C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.729ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[8]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.194ns  (25.1% logic, 74.9% route), 6 logic levels.

 Constraint Details:

      6.194ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_92 to UART_Packets_Inst/UART_Inst/SLICE_85 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.729ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_92 to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16A.CLK to     R11C16A.Q0 UART_Packets_Inst/UART_Inst/SLICE_92 (from ipClk_c)
ROUTE         2     0.976     R11C16A.Q0 to     R12C15B.D0 UART_Packets_Inst/UART_Inst/rxClkCount[8]
CTOF_DEL    ---     0.238     R12C15B.D0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     1.061     R14C16D.F1 to     R15C15C.B1 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C15C.B1 to     R15C15C.F1 UART_Packets_Inst/SLICE_125
ROUTE         1     0.521     R15C15C.F1 to     R14C15B.D1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R14C15B.D1 to     R14C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_85
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.194   (25.1% logic, 74.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R14C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[6]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsReceived[3]  (to ipClk_c +)

   Delay:               6.150ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      6.150ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_85 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 13.773ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_91 to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C16C.CLK to     R11C16C.Q0 UART_Packets_Inst/UART_Inst/SLICE_91 (from ipClk_c)
ROUTE         2     0.932     R11C16C.Q0 to     R12C15B.C0 UART_Packets_Inst/UART_Inst/rxClkCount[6]
CTOF_DEL    ---     0.238     R12C15B.C0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     1.061     R14C16D.F1 to     R15C15C.B1 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R15C15C.B1 to     R15C15C.F1 UART_Packets_Inst/SLICE_125
ROUTE         1     0.521     R15C15C.F1 to     R14C15B.D1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_c2
CTOF_DEL    ---     0.238     R14C15B.D1 to     R14C15B.F1 UART_Packets_Inst/UART_Inst/SLICE_85
ROUTE         1     0.000     R14C15B.F1 to    R14C15B.DI1 UART_Packets_Inst/UART_Inst/un1_BitsReceived_4_axbxc3 (to ipClk_c)
                  --------
                    6.150   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C16C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R14C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[1]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[0]

   Delay:               5.946ns  (22.1% logic, 77.9% route), 5 logic levels.

 Constraint Details:

      5.946ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_93 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.828ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C15C.CLK to     R11C15C.Q1 UART_Packets_Inst/UART_Inst/SLICE_88 (from ipClk_c)
ROUTE         2     1.021     R11C15C.Q1 to     R12C15B.B0 UART_Packets_Inst/UART_Inst/rxClkCount[1]
CTOF_DEL    ---     0.238     R12C15B.B0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C18B.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.946   (22.1% logic, 77.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C18B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 13.828ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/rxClkCount[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/rxData[5]  (to ipClk_c +)
                   FF                        UART_Packets_Inst/UART_Inst/rxData[4]

   Delay:               5.946ns  (22.1% logic, 77.9% route), 5 logic levels.

 Constraint Details:

      5.946ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_95 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 13.828ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_88 to UART_Packets_Inst/UART_Inst/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R11C15C.CLK to     R11C15C.Q1 UART_Packets_Inst/UART_Inst/SLICE_88 (from ipClk_c)
ROUTE         2     1.021     R11C15C.Q1 to     R12C15B.B0 UART_Packets_Inst/UART_Inst/rxClkCount[1]
CTOF_DEL    ---     0.238     R12C15B.B0 to     R12C15B.F0 UART_Packets_Inst/UART_Inst/SLICE_177
ROUTE         1     0.448     R12C15B.F0 to     R12C15C.C1 UART_Packets_Inst/UART_Inst/rxClkBaud_6
CTOF_DEL    ---     0.238     R12C15C.C1 to     R12C15C.F1 UART_Packets_Inst/UART_Inst/SLICE_165
ROUTE        15     1.635     R12C15C.F1 to     R14C16D.B1 UART_Packets_Inst/UART_Inst/rxClkBaud
CTOF_DEL    ---     0.238     R14C16D.B1 to     R14C16D.F1 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         5     0.569     R14C16D.F1 to     R14C16D.B0 UART_Packets_Inst/UART_Inst/un1_opRxValid20_1
CTOF_DEL    ---     0.238     R14C16D.B0 to     R14C16D.F0 UART_Packets_Inst/UART_Inst/SLICE_163
ROUTE         4     0.958     R14C16D.F0 to     R15C17A.CE UART_Packets_Inst/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    5.946   (22.1% logic, 77.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R11C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_95:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     1.059       21.PADDI to    R15C17A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  153.186MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  153.186 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2205 paths, 1 nets, and 1270 connections (88.87% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jul 04 16:42:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/Git/UCT-FPGA-Course-2022/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2205 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2205 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RdRegisters.ClockTicks[29]  (from ipClk_c +)
   Destination:    FF         Data in        Registers_Inst/opRdData[29]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay SLICE_17 to Registers_Inst/SLICE_71 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path SLICE_17 to Registers_Inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C11A.CLK to     R17C11A.Q0 SLICE_17 (from ipClk_c)
ROUTE         2     0.041     R17C11A.Q0 to     R17C11C.M1 RdRegisters.ClockTicks[29] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C11A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Registers_Inst/SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C11C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Destination[3]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Source[3]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_129 to RegistersControl_Inst/SLICE_146 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_129 to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C15B.CLK to     R16C15B.Q1 UART_Packets_Inst/SLICE_129 (from ipClk_c)
ROUTE         2     0.041     R16C15B.Q1 to     R16C15C.M1 opRxStream.Destination_Q[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[2]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_134 to RegistersControl_Inst/SLICE_142 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_134 to RegistersControl_Inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R19C17B.CLK to     R19C17B.Q0 UART_Packets_Inst/SLICE_134 (from ipClk_c)
ROUTE         1     0.041     R19C17B.Q0 to     R19C17A.M0 opRxStream.Source_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R19C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R19C17A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Destination[1]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Source[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_128 to RegistersControl_Inst/SLICE_145 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_128 to RegistersControl_Inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C16B.CLK to     R17C16B.Q1 UART_Packets_Inst/SLICE_128 (from ipClk_c)
ROUTE         2     0.041     R17C16B.Q1 to     R17C16C.M1 opRxStream.Destination_Q[1] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Source[4]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Destination[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_135 to RegistersControl_Inst/SLICE_143 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_135 to RegistersControl_Inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R18C17C.CLK to     R18C17C.Q0 UART_Packets_Inst/SLICE_135 (from ipClk_c)
ROUTE         1     0.041     R18C17C.Q0 to     R18C17B.M0 opRxStream.Source_Q[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C17C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R18C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Destination[0]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Source[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_128 to RegistersControl_Inst/SLICE_145 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_128 to RegistersControl_Inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C16B.CLK to     R17C16B.Q0 UART_Packets_Inst/SLICE_128 (from ipClk_c)
ROUTE         3     0.041     R17C16B.Q0 to     R17C16C.M0 opRxStream.Destination_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C16C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/opRxStream.Destination[2]  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opTxStream.Source[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Packets_Inst/SLICE_129 to RegistersControl_Inst/SLICE_146 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_129 to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R16C15B.CLK to     R16C15B.Q0 UART_Packets_Inst/SLICE_129 (from ipClk_c)
ROUTE         2     0.041     R16C15B.Q0 to     R16C15C.M0 opRxStream.Destination_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_129:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C15B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_146:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R16C15C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              RegistersControl_Inst/opWrEnable  (from ipClk_c +)
   Destination:    FF         Data in        RegistersControl_Inst/opWrEnable  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay RegistersControl_Inst/SLICE_77 to RegistersControl_Inst/SLICE_77 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path RegistersControl_Inst/SLICE_77 to RegistersControl_Inst/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C13A.CLK to     R17C13A.Q0 RegistersControl_Inst/SLICE_77 (from ipClk_c)
ROUTE         2     0.057     R17C13A.Q0 to     R17C13A.D0 Registers_WrEnable
CTOF_DEL    ---     0.059     R17C13A.D0 to     R17C13A.F0 RegistersControl_Inst/SLICE_77
ROUTE         1     0.000     R17C13A.F0 to    R17C13A.DI0 RegistersControl_Inst/opWrEnable_4 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to RegistersControl_Inst/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to RegistersControl_Inst/SLICE_77:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R17C13A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/UART_Inst/BitsSent[2]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/UART_Inst/SLICE_87 to UART_Packets_Inst/UART_Inst/SLICE_87 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/UART_Inst/SLICE_87 to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q0 UART_Packets_Inst/UART_Inst/SLICE_87 (from ipClk_c)
ROUTE         3     0.057     R12C19A.Q0 to     R12C19A.D0 UART_Packets_Inst/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059     R12C19A.D0 to     R12C19A.F0 UART_Packets_Inst/UART_Inst/SLICE_87
ROUTE         1     0.000     R12C19A.F0 to    R12C19A.DI0 UART_Packets_Inst/UART_Inst/un1_BitsSent_3_axbxc2 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R12C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/UART_Inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R12C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Packets_Inst/txState[4]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Packets_Inst/txState[4]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay UART_Packets_Inst/SLICE_124 to UART_Packets_Inst/SLICE_124 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path UART_Packets_Inst/SLICE_124 to UART_Packets_Inst/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C16A.CLK to     R15C16A.Q0 UART_Packets_Inst/SLICE_124 (from ipClk_c)
ROUTE         2     0.057     R15C16A.Q0 to     R15C16A.D0 UART_Packets_Inst/txState[4]
CTOF_DEL    ---     0.059     R15C16A.D0 to     R15C16A.F0 UART_Packets_Inst/SLICE_124
ROUTE         1     0.000     R15C16A.F0 to    R15C16A.DI0 UART_Packets_Inst/N_80_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Packets_Inst/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R15C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Packets_Inst/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       140     0.300       21.PADDI to    R15C16A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 140
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2205 paths, 1 nets, and 1270 connections (88.87% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
