INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sources_1/new/modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-311] analyzing module orgate
INFO: [VRFC 10-311] analyzing module nandgate
INFO: [VRFC 10-311] analyzing module nandgate_3
INFO: [VRFC 10-311] analyzing module andgate
WARNING: [VRFC 10-3609] overwriting previous definition of module 'andgate' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sources_1/new/modules.v:46]
INFO: [VRFC 10-311] analyzing module andgatefourinput
INFO: [VRFC 10-311] analyzing module andgatethreeinput
INFO: [VRFC 10-311] analyzing module notgate
WARNING: [VRFC 10-3609] overwriting previous definition of module 'notgate' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sources_1/new/modules.v:73]
INFO: [VRFC 10-311] analyzing module orgate
WARNING: [VRFC 10-3609] overwriting previous definition of module 'orgate' [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sources_1/new/modules.v:81]
INFO: [VRFC 10-311] analyzing module orgateeightinput
INFO: [VRFC 10-311] analyzing module part1_e
INFO: [VRFC 10-311] analyzing module part1_f
INFO: [VRFC 10-311] analyzing module m81
INFO: [VRFC 10-311] analyzing module d38
INFO: [VRFC 10-311] analyzing module part2_a
INFO: [VRFC 10-311] analyzing module part2_b
INFO: [VRFC 10-311] analyzing module part1_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module part1_d_test
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v:28]
INFO: [VRFC 10-311] analyzing module part1_e_test
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v:53]
INFO: [VRFC 10-311] analyzing module part1_f_test
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Administrator/Documents/Github/Logic-Lab-Exp-2/exp2/exp2.srcs/sim_1/new/test.v:78]
INFO: [VRFC 10-311] analyzing module part2_a_test
INFO: [VRFC 10-311] analyzing module part2_b_test
