TimeQuest Timing Analyzer report for CII_Starter_USB_API
Tue Aug 20 15:16:01 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 14. Slow Model Hold: 'CLOCK_50'
 15. Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 16. Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Hold: 'CLOCK_50'
 36. Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 37. Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'
 38. Fast Model Minimum Pulse Width: 'CLOCK_50'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Progagation Delay
 55. Minimum Progagation Delay
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; CII_Starter_USB_API                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C20F484C7                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; CII_Starter_USB_API.sdc ; OK     ; Tue Aug 20 15:15:58 2013 ;
+-------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                                                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0] } ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0] ; { inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2] } ;
; CLOCK_50                                                                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
+-----------------------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
; 97.71 MHz  ; 97.71 MHz       ; CLOCK_50                                                                                                  ;      ;
; 180.83 MHz ; 180.83 MHz      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; 9.766  ; 0.000         ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 10.359 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -2.142 ; -21.975       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 8.889 ; 0.000         ;
; CLOCK_50                                                                                                  ; 8.889 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                            ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.766  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 10.282     ;
; 9.794  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 10.253     ;
; 9.794  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 10.253     ;
; 9.794  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 10.253     ;
; 9.794  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 10.253     ;
; 9.794  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 10.253     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.896  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 10.153     ;
; 9.923  ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 10.123     ;
; 9.957  ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 10.084     ;
; 10.110 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.931      ;
; 10.112 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 9.935      ;
; 10.154 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 9.893      ;
; 10.160 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.881      ;
; 10.194 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.847      ;
; 10.202 ; Laser_Controller:inst10|i397aLock                  ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.837      ;
; 10.204 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_Start    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.013      ; 9.847      ;
; 10.212 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.826      ;
; 10.222 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.818      ;
; 10.222 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.818      ;
; 10.222 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.818      ;
; 10.222 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.818      ;
; 10.222 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.818      ;
; 10.227 ; Laser_Controller:inst10|i397bLock                  ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.812      ;
; 10.261 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.780      ;
; 10.292 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.751      ;
; 10.305 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.744      ;
; 10.305 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.744      ;
; 10.305 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.744      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.324 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.718      ;
; 10.327 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.721      ;
; 10.342 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 9.705      ;
; 10.351 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.688      ;
; 10.377 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.664      ;
; 10.377 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 9.671      ;
; 10.432 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.605      ;
; 10.433 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.610      ;
; 10.458 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.581      ;
; 10.460 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.576      ;
; 10.460 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.576      ;
; 10.460 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.576      ;
; 10.460 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.576      ;
; 10.460 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.002     ; 9.576      ;
; 10.478 ; Laser_Controller:inst10|TicksToRun[12]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.560      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.552      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.552      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.552      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.552      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.552      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.487 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 9.555      ;
; 10.496 ; Laser_Controller:inst10|f_NumTimesLooped[2]        ; Laser_Controller:inst10|f_NumTimesLooped[9]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 9.545      ;
; 10.501 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 9.546      ;
; 10.503 ; Laser_Controller:inst10|Ticks[12]                  ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.540      ;
; 10.507 ; Laser_Controller:inst10|i729Lock                   ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.532      ;
; 10.515 ; Laser_Controller:inst10|f_NumTimesLooped[2]        ; Laser_Controller:inst10|f_NumTimesLooped[23]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.519      ;
; 10.546 ; Laser_Controller:inst10|Ticks[9]                   ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 9.501      ;
; 10.547 ; Laser_Controller:inst10|TicksToRun[15]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.491      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.476      ;
; 10.568 ; Laser_Controller:inst10|TicksToRun[20]             ; Laser_Controller:inst10|TicksToRun[13]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.470      ;
; 10.586 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.005      ; 9.457      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 9.452      ;
; 10.588 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.461      ;
; 10.589 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 9.446      ;
; 10.595 ; Laser_Controller:inst10|f_NumTimesLooped[2]        ; Laser_Controller:inst10|f_NumTimesLooped[22]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.004     ; 9.439      ;
; 10.615 ; Laser_Controller:inst10|f_NumTimesLooped[2]        ; Laser_Controller:inst10|LessThan1~17_OTERM169       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 9.424      ;
; 10.615 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 9.422      ;
; 10.620 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 9.418      ;
; 10.630 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|LaserState[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 9.419      ;
+--------+----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 10.359 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 6.918      ;
; 10.443 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 6.833      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 6.792      ;
; 10.486 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 6.792      ;
; 10.618 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.761     ; 6.659      ;
; 10.702 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 6.574      ;
; 10.745 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 6.533      ;
; 10.745 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 6.533      ;
; 11.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 6.080      ;
; 11.455 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.762     ; 5.821      ;
; 12.673 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.610      ;
; 12.795 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 4.483      ;
; 12.925 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.751     ; 4.362      ;
; 13.034 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.752     ; 4.252      ;
; 13.054 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 4.224      ;
; 13.077 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 4.211      ;
; 13.077 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.750     ; 4.211      ;
; 13.259 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.755     ; 4.024      ;
; 13.320 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.962      ;
; 13.364 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.920      ;
; 13.364 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.920      ;
; 13.603 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 3.675      ;
; 13.787 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.752     ; 3.499      ;
; 13.906 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.376      ;
; 13.950 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.334      ;
; 13.950 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.754     ; 3.334      ;
; 14.143 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 3.139      ;
; 14.200 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 3.078      ;
; 14.470 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REFRESH        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.017     ; 5.551      ;
; 14.473 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -0.017     ; 5.548      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.499 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.539      ;
; 14.515 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 2.758      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.544 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.494      ;
; 14.729 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD                                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.553      ;
; 14.732 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.752     ; 2.554      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.744 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.294      ;
; 14.755 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.752     ; 2.531      ;
; 14.758 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                                    ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 2.520      ;
; 14.760 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.752     ; 2.526      ;
; 14.761 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 2.512      ;
; 14.762 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.520      ;
; 14.765 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 2.508      ;
; 14.766 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.765     ; 2.507      ;
; 14.770 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.756     ; 2.512      ;
; 14.774 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 2.504      ;
; 14.780 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                                                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]       ; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.760     ; 2.498      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
; 14.790 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; 0.000      ; 5.248      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.142 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.898      ;
; -2.140 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.900      ;
; -2.140 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.900      ;
; -2.136 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.754      ; 0.904      ;
; -1.391 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.745      ; 1.640      ;
; -1.053 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 1.979      ;
; -1.046 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 1.986      ;
; -1.037 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 1.995      ;
; -1.035 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 1.997      ;
; -1.035 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 1.997      ;
; -1.031 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.001      ;
; -1.029 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.003      ;
; -1.026 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.006      ;
; -0.917 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.115      ;
; -0.901 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.131      ;
; -0.898 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.134      ;
; -0.862 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.746      ; 2.170      ;
; -0.156 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.750      ; 2.880      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                   ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79            ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.901      ;
; 0.615 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.902      ;
; 0.619 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.905      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|READA          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.909      ;
; 0.625 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.911      ;
; 0.629 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.915      ;
; 0.637 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.923      ;
; 0.641 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.927      ;
; 0.664 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.950      ;
; 0.666 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.952      ;
; 0.689 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.975      ;
; 0.690 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.976      ;
; 0.693 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.979      ;
; 0.698 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.984      ;
; 0.701 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.987      ;
; 0.701 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.987      ;
; 0.721 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.007      ;
; 0.760 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.046      ;
; 0.764 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.054      ;
; 0.771 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.057      ;
; 0.774 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.060      ;
; 0.778 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.064      ;
; 0.791 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.076      ;
; 0.807 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.093      ;
; 0.847 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 1.132      ;
; 0.848 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.134      ;
; 0.848 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.134      ;
; 0.851 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.137      ;
; 0.851 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.137      ;
; 0.869 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 1.156      ;
; 0.916 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 1.185      ;
; 0.916 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.017     ; 1.185      ;
; 0.945 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.231      ;
; 0.946 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.232      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.947 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.233      ;
; 0.961 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.247      ;
; 0.963 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.249      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.964 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.250      ;
; 0.966 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.252      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.256      ;
; 0.972 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.258      ;
; 0.976 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.263      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.987 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.274      ;
; 0.995 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.281      ;
; 0.996 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.282      ;
; 0.999 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.285      ;
; 1.002 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.288      ;
; 1.003 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 1.289      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.183 ; 7.183 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 6.965 ; 6.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.117 ; 7.117 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 7.101 ; 7.101 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.149 ; 7.149 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.183 ; 7.183 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.510 ; 6.510 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.364 ; 6.364 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.851 ; 6.851 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.749 ; 6.749 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 6.761 ; 6.761 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 6.808 ; 6.808 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 6.696 ; 6.696 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.451 ; 8.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.451 ; 8.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 6.362 ; 6.362 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 6.362 ; 6.362 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.847 ; 4.847 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.472 ; 4.472 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 4.864 ; 4.864 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.310 ; 6.310 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 6.310 ; 6.310 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 5.754 ; 5.754 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.860 ; 5.860 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 6.000 ; 6.000 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.616 ; 5.616 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 5.532 ; 5.532 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 5.618 ; 5.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.756 ; 5.756 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 5.952 ; 5.952 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.907 ; 5.907 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 5.771 ; 5.771 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.896 ; 5.896 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.402 ; 5.402 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -6.116 ; -6.116 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -6.717 ; -6.717 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -6.869 ; -6.869 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -6.853 ; -6.853 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -6.829 ; -6.829 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -6.851 ; -6.851 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -6.901 ; -6.901 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -6.935 ; -6.935 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -6.905 ; -6.905 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -6.262 ; -6.262 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -6.116 ; -6.116 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -6.603 ; -6.603 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -6.501 ; -6.501 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -6.513 ; -6.513 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -6.560 ; -6.560 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -6.448 ; -6.448 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -6.453 ; -6.453 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -7.131 ; -7.131 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -7.131 ; -7.131 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -5.251 ; -5.251 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -5.251 ; -5.251 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -4.258 ; -4.258 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -4.402 ; -4.402 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -4.224 ; -4.224 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -4.422 ; -4.422 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -4.165 ; -4.165 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -5.154 ; -5.154 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -6.062 ; -6.062 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -5.506 ; -5.506 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -5.612 ; -5.612 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -5.752 ; -5.752 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -5.368 ; -5.368 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -5.741 ; -5.741 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -5.783 ; -5.783 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -5.284 ; -5.284 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -5.370 ; -5.370 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -5.508 ; -5.508 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -5.704 ; -5.704 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -5.659 ; -5.659 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -5.523 ; -5.523 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -5.643 ; -5.643 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -5.648 ; -5.648 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -5.154 ; -5.154 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -4.769 ; -4.769 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.416  ; 6.416  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.878  ; 5.878  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.462  ; 5.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.416  ; 6.416  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.198  ; 5.198  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.524  ; 5.524  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.525  ; 5.525  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.508  ; 5.508  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.409  ; 5.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.788  ; 5.788  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.885  ; 5.885  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.215  ; 5.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.325  ; 6.325  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.452  ; 6.452  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.999  ; 5.999  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.652  ; 5.652  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.106  ; 6.106  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.880  ; 5.880  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.962  ; 4.962  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.697  ; 5.697  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.919  ; 5.919  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.883  ; 5.883  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.877  ; 5.877  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.055  ; 5.055  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 9.066  ; 9.066  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 11.096 ; 11.096 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.662 ; 11.662 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.678 ; 11.678 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.374 ; 11.374 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 11.925 ; 11.925 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.822 ; 11.822 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.355 ; 11.355 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.690 ; 11.690 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.795 ; 10.795 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.809 ; 10.809 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.789 ; 10.789 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.725  ; 9.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.900  ; 9.900  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.437  ; 9.437  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.817  ; 9.817  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.736  ; 9.736  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.624  ; 9.624  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.012  ; 9.012  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.588  ; 9.588  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.047 ; 11.047 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.673  ; 9.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.416  ; 9.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.012 ; 10.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.464  ; 9.464  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.326 ; 10.326 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 11.047 ; 11.047 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.480 ; 10.480 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.821 ; 10.821 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.859  ; 8.859  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.618  ; 9.618  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 10.720 ; 10.720 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.733 ; 10.733 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 10.267 ; 10.267 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.633 ; 10.633 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 10.795 ; 10.795 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.008 ; 10.008 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 10.014 ; 10.014 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.636 ; 10.636 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.664 ; 10.664 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 8.804  ; 8.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.804  ; 8.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.557  ; 8.557  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.296  ; 9.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.603  ; 9.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.271  ; 8.271  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.303  ; 9.303  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.414  ; 9.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 11.513 ; 11.513 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.304 ; 10.304 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 10.973 ; 10.973 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 10.863 ; 10.863 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 11.812 ; 11.812 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.382 ; 11.382 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 10.824 ; 10.824 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 10.612 ; 10.612 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.322 ; 10.322 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 10.835 ; 10.835 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.805 ; 10.805 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.425 ; 10.425 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.537 ; 10.537 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.977  ; 9.977  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.118  ; 9.118  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.407  ; 9.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.850  ; 9.850  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.048  ; 9.048  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.114  ; 9.114  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.959  ; 8.959  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.116  ; 9.116  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.358  ; 9.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.453  ; 9.453  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.920  ; 9.920  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.653 ; 10.653 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.916  ; 9.916  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.727 ; 11.727 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 11.727 ; 11.727 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.979  ; 9.979  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 11.497 ; 11.497 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.694  ; 9.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.406  ; 9.406  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.951  ; 9.951  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.029 ; 10.029 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.168 ; 10.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.646  ; 9.646  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.680  ; 9.680  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.907  ; 9.907  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.189 ; 10.189 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.189 ; 10.189 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.373 ; 10.373 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 10.633 ; 10.633 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.878  ; 5.878  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.462  ; 5.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.416  ; 6.416  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.198  ; 5.198  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.524  ; 5.524  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.525  ; 5.525  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.508  ; 5.508  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.409  ; 5.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.788  ; 5.788  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.885  ; 5.885  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.215  ; 5.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.962  ; 4.962  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.325  ; 6.325  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.452  ; 6.452  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.999  ; 5.999  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.652  ; 5.652  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.106  ; 6.106  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.880  ; 5.880  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.962  ; 4.962  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.697  ; 5.697  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.919  ; 5.919  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.883  ; 5.883  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.877  ; 5.877  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.055  ; 5.055  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 9.066  ; 9.066  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 8.356  ; 8.356  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 10.235 ; 10.235 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 9.491  ; 9.491  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 9.355  ; 9.355  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 9.355  ; 9.355  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 9.022  ; 9.022  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 9.610  ; 9.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 10.092 ; 10.092 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 9.033  ; 9.033  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 9.338  ; 9.338  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 8.495  ; 8.495  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 8.966  ; 8.966  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 8.779  ; 8.779  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 8.566  ; 8.566  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 8.356  ; 8.356  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 8.494  ; 8.494  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 8.608  ; 8.608  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.024  ; 9.024  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.226  ; 9.226  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 8.823  ; 8.823  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 8.843  ; 8.843  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.392  ; 9.392  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 8.198  ; 8.198  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 8.811  ; 8.811  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 8.198  ; 8.198  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 9.101  ; 9.101  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 8.470  ; 8.470  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 9.467  ; 9.467  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 9.047  ; 9.047  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 9.946  ; 9.946  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 9.494  ; 9.494  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.859  ; 8.859  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 8.531  ; 8.531  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 9.257  ; 9.257  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 9.271  ; 9.271  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 9.012  ; 9.012  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 9.356  ; 9.356  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 9.048  ; 9.048  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 9.130  ; 9.130  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 9.396  ; 9.396  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 9.055  ; 9.055  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 9.082  ; 9.082  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.804  ; 8.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 8.271  ; 8.271  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.557  ; 8.557  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.296  ; 9.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.603  ; 9.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.271  ; 8.271  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.303  ; 9.303  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.414  ; 9.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 10.050 ; 10.050 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 8.842  ; 8.842  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 9.328  ; 9.328  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 9.242  ; 9.242  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 10.373 ; 10.373 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 9.784  ; 9.784  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 9.946  ; 9.946  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 9.994  ; 9.994  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 8.741  ; 8.741  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 9.253  ; 9.253  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 8.204  ; 8.204  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.922  ; 8.922  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.567 ; 10.567 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.038 ; 10.038 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.376 ; 10.376 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.816  ; 9.816  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.388  ; 8.388  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.651  ; 8.651  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 8.932  ; 8.932  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.225  ; 8.225  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.204  ; 8.204  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.380  ; 8.380  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.408  ; 8.408  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 8.539  ; 8.539  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 8.766  ; 8.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.864  ; 8.864  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.345  ; 9.345  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.059 ; 10.059 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.330  ; 9.330  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.602  ; 9.602  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 9.772  ; 9.772  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.806  ; 9.806  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 9.553  ; 9.553  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 8.351  ; 8.351  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.349  ; 8.349  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.770  ; 8.770  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.006  ; 9.006  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.457  ; 9.457  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 9.372  ; 9.372  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.974  ; 8.974  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.098  ; 9.098  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.132  ; 9.132  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.359  ; 9.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.996  ; 8.996  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 9.390  ; 9.390  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 9.789  ; 9.789  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 9.993  ; 9.993  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.393 ;        ;        ; 10.393 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.669 ;        ;        ; 10.669 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 10.482 ; 10.482 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.924  ;        ;        ; 9.924  ;
; MainsTrigIn      ; LEDG[7]     ; 10.401 ;        ;        ; 10.401 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.584 ;        ;        ; 10.584 ;
+------------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.393 ;        ;        ; 10.393 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.669 ;        ;        ; 10.669 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 10.482 ; 10.482 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.924  ;        ;        ; 9.924  ;
; MainsTrigIn      ; LEDG[7]     ; 10.401 ;        ;        ; 10.401 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.584 ;        ;        ; 10.584 ;
+------------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.046  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.046  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.036  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.036  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.675  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.645  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.685  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.685  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.898  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.898  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.893  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.893  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.827  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.827  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 9.147  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.540  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.812  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.802  ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.783  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.691 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.701 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.415 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.425 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.104 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.183 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.309 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.783  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.395 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 10.395 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.398 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.111 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.131 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.408 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.408 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.930 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                        ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.046  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.046  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.036  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.036  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.675  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.645  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.685  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.685  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.898  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.898  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.893  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.893  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.289  ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.827  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.827  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.256  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 9.147  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.540  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.812  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.802  ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.143  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.051 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.061 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.775  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.785  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.464  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.543  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.669  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.143  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.755  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.755  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.758  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.471  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.491  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.768  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.768  ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.290 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+--------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.036     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.036     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.675     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.645     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.685     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.685     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.898     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.898     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.893     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.893     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.827     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.827     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 9.147     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.540     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.812     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.802     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.783     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.691    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.701    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 10.415    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 10.425    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 10.104    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 10.183    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 10.309    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.783     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 10.395    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 10.395    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 10.398    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 10.111    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 10.131    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 10.408    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 10.408    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.930    ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 6.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 6.046     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 6.036     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 6.036     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 5.675     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.645     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.685     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.685     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.898     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.898     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.893     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.893     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 5.289     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 8.827     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 8.827     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 8.256     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 9.147     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 8.540     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 8.812     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 8.802     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 9.143     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 10.051    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 10.061    ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 9.775     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 9.785     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 9.464     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 9.543     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 9.669     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 9.143     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 9.755     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 9.755     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 9.758     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 9.471     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 9.491     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 9.768     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 9.768     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 10.290    ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 15.292 ; 0.000         ;
; CLOCK_50                                                                                                  ; 15.982 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                  ; -1.821 ; -26.383       ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.215  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 9.000 ; 0.000         ;
; CLOCK_50                                                                                                  ; 9.000 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                          ; Launch Clock ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.292 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 2.677      ;
; 15.292 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 2.677      ;
; 15.358 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 2.610      ;
; 15.373 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 2.596      ;
; 15.373 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 2.596      ;
; 15.376 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 2.591      ;
; 15.439 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.064     ; 2.529      ;
; 15.457 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 2.510      ;
; 15.649 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 2.318      ;
; 15.730 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.065     ; 2.237      ;
; 16.207 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.763      ;
; 16.255 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.718      ;
; 16.288 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.682      ;
; 16.289 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.688      ;
; 16.289 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.055     ; 1.688      ;
; 16.348 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.628      ;
; 16.373 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.602      ;
; 16.386 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.588      ;
; 16.386 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.588      ;
; 16.468 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                 ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.505      ;
; 16.473 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.499      ;
; 16.562 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.408      ;
; 16.599 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.375      ;
; 16.599 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 1.375      ;
; 16.646 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 1.329      ;
; 16.686 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.286      ;
; 16.759 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.213      ;
; 16.759 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.211      ;
; 16.815 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.149      ;
; 16.924 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.046      ;
; 16.925 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.048      ;
; 16.927 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.046      ;
; 16.928 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.045      ;
; 16.928 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.042      ;
; 16.928 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.045      ;
; 16.929 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.047      ;
; 16.931 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.033      ;
; 16.931 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.042      ;
; 16.932 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.041      ;
; 16.932 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.041      ;
; 16.933 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.043      ;
; 16.934 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.030      ;
; 16.934 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.042      ;
; 16.934 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.042      ;
; 16.934 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.036      ;
; 16.934 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 1.036      ;
; 16.935 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 1.029      ;
; 16.935 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 1.038      ;
; 16.936 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.040      ;
; 16.936 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.040      ;
; 16.939 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.037      ;
; 16.939 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.037      ;
; 16.954 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.015      ;
; 16.955 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 1.014      ;
; 16.961 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 1.015      ;
; 16.972 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.060     ; 1.000      ;
; 17.016 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_Start                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.959      ;
; 17.050 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 0.920      ;
; 17.056 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.062     ; 0.914      ;
; 17.063 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.906      ;
; 17.069 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.900      ;
; 17.070 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.899      ;
; 17.075 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.900      ;
; 17.081 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.063     ; 0.888      ;
; 17.082 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.894      ;
; 17.082 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.894      ;
; 17.083 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.893      ;
; 17.088 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 0.876      ;
; 17.088 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 0.876      ;
; 17.090 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.886      ;
; 17.091 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 0.873      ;
; 17.094 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[1]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.068     ; 0.870      ;
; 17.097 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[13]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.879      ;
; 17.154 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.057     ; 0.821      ;
; 17.195 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.781      ;
; 17.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.779      ;
; 17.197 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.779      ;
; 17.199 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.777      ;
; 17.200 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.776      ;
; 17.201 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.775      ;
; 17.204 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[3]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.069     ; 0.759      ;
; 17.209 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[12]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.767      ;
; 17.213 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[7]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.763      ;
; 17.216 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[5]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.760      ;
; 17.216 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[4]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.760      ;
; 17.218 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[6]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.758      ;
; 17.220 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[9]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.069     ; 0.743      ;
; 17.220 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[10]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.069     ; 0.743      ;
; 17.225 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[11]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.059     ; 0.748      ;
; 17.227 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_DATA[14]                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.749      ;
; 17.231 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.743      ;
; 17.231 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.743      ;
; 17.233 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.741      ;
; 17.234 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]     ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.740      ;
; 17.235 ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_WRn                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                               ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.054     ; 0.743      ;
; 17.235 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.741      ;
; 17.236 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.740      ;
; 17.236 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.056     ; 0.740      ;
; 17.236 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_Select[0]                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11]    ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.058     ; 0.738      ;
; 17.242 ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSDR_ADDR[7]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]  ; CLOCK_50     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 20.000       ; -2.061     ; 0.729      ;
+--------+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                 ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.982 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.059      ;
; 16.026 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.013      ;
; 16.026 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.013      ;
; 16.026 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.013      ;
; 16.026 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.013      ;
; 16.026 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.013      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.036 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 4.005      ;
; 16.122 ; Laser_Controller:inst10|TicksToRun[10]             ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.913      ;
; 16.142 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.892      ;
; 16.168 ; Laser_Controller:inst10|Ticks[5]                   ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.872      ;
; 16.172 ; Laser_Controller:inst10|TicksToRun[7]              ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.863      ;
; 16.176 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.864      ;
; 16.179 ; Laser_Controller:inst10|TicksToRun[8]              ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.856      ;
; 16.184 ; Laser_Controller:inst10|Ticks[7]                   ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.856      ;
; 16.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.846      ;
; 16.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.846      ;
; 16.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.846      ;
; 16.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.846      ;
; 16.186 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.846      ;
; 16.187 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.854      ;
; 16.187 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.854      ;
; 16.187 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.854      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.196 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.838      ;
; 16.226 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.807      ;
; 16.230 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.801      ;
; 16.237 ; Laser_Controller:inst10|TicksToRun[9]              ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.798      ;
; 16.244 ; Laser_Controller:inst10|TicksToRun[13]             ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.788      ;
; 16.256 ; Laser_Controller:inst10|TicksToRun[5]              ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.785      ;
; 16.257 ; Laser_Controller:inst10|TicksToRun[6]              ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.009      ; 3.784      ;
; 16.262 ; Laser_Controller:inst10|Ticks[6]                   ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.778      ;
; 16.270 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.761      ;
; 16.270 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.761      ;
; 16.270 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.761      ;
; 16.270 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.761      ;
; 16.270 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.761      ;
; 16.274 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[15]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.755      ;
; 16.274 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[14]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.755      ;
; 16.274 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[13]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.755      ;
; 16.274 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[12]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.755      ;
; 16.274 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.755      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.280 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.753      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[21]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[20]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[11]      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.284 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.747      ;
; 16.290 ; Laser_Controller:inst10|Ticks[13]                  ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 3.746      ;
; 16.293 ; Laser_Controller:inst10|TicksToRun[11]             ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.742      ;
; 16.301 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.730      ;
; 16.301 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.730      ;
; 16.301 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 3.730      ;
; 16.307 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_Start         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.011      ; 3.736      ;
; 16.307 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.722      ;
; 16.307 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.722      ;
; 16.307 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.722      ;
; 16.307 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_DATA[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.003     ; 3.722      ;
; 16.315 ; Laser_Controller:inst10|i397aLock                  ; Laser_Controller:inst10|LaserState[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.717      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[8]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[6]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.323 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_Lasers[1]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.711      ;
; 16.325 ; Laser_Controller:inst10|TicksToRun[12]             ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.707      ;
; 16.328 ; Laser_Controller:inst10|i397bLock                  ; Laser_Controller:inst10|LaserState[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 3.704      ;
; 16.332 ; Laser_Controller:inst10|Ticks[8]                   ; Laser_Controller:inst10|TicksToRun[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.008      ; 3.708      ;
; 16.333 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[5]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[4]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.700      ;
; 16.335 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[9]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.707      ;
; 16.335 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[7]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.707      ;
; 16.335 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.707      ;
; 16.335 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_ADDR[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.707      ;
; 16.335 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[3]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 3.707      ;
; 16.336 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FLASH           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 3.697      ;
; 16.347 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[5]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.687      ;
; 16.347 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[2]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.687      ;
; 16.347 ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFL_DATA[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 3.687      ;
+--------+----------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                 ; Launch Clock                                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.821 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.389      ;
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.820 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.390      ;
; -1.818 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.058      ; 0.392      ;
; -1.497 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.048      ; 0.703      ;
; -1.414 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.792      ;
; -1.411 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.795      ;
; -1.406 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.800      ;
; -1.405 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.801      ;
; -1.403 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.803      ;
; -1.401 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.805      ;
; -1.400 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.806      ;
; -1.398 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.808      ;
; -1.332 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.874      ;
; -1.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.884      ;
; -1.320 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.886      ;
; -1.298 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 0.908      ;
; -1.097 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DONE        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50    ; 0.000        ; 2.054      ; 1.109      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                         ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_Start                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mResetFPGA                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_StoreCount                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ResetFPGA                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                      ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FileUpload                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                            ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_SR                           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.101                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_WRn                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD         ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SD_DATA_FINISHED_UPLOAD        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mReadingFinished                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                        ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSR_ST.011                       ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001001             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SendCount                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART               ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_DELAY_RESTART              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.000                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                           ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SDRAM                          ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish                ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_ExperimentFinish               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_ReadingFinished                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[0]                                   ; Laser_Controller:inst10|ControlBits[0]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[23]                                   ; Laser_Controller:inst10|TicksToRun[23]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|ControlBits[1]                                   ; Laser_Controller:inst10|ControlBits[1]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SETUPFINISH                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001000             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData              ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFinishedSendingData             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_State.0001                                     ; Laser_Controller:inst10|f_State.0001                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[22]                                   ; Laser_Controller:inst10|TicksToRun[22]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                   ; Laser_Controller:inst10|f_PrepNextInstruction_OTERM113                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                         ; CII_Starter_USB_API:inst|uart:u1|tx_countdown[0]                        ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP                ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_STOP               ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx                                      ; CII_Starter_USB_API:inst|uart:u1|rx                                     ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oExperimentStop                                  ; Laser_Controller:inst10|oExperimentStop                                 ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001010             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[21]                                   ; Laser_Controller:inst10|TicksToRun[21]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|tx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                     ; CII_Starter_USB_API:inst|uart:u1|tx_state.TX_SENDING                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FinishRequest                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000111             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001100             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete               ; CII_Starter_USB_API:inst|CMD_Decode:u5|oFreqChangeComplete              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[20]                                   ; Laser_Controller:inst10|TicksToRun[20]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSD_DATA_READY                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_InstructionState.0001                          ; Laser_Controller:inst10|f_InstructionState.0001                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                   ; CII_Starter_USB_API:inst|CMD_Decode:u5|oInfo_TXD_Start                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                          ; CII_Starter_USB_API:inst|CMD_Decode:u5|sel_Info                         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                       ; CII_Starter_USB_API:inst|uart:u1|rx_clk_divider[0]                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                 ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_READ_BITS                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered             ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_InstructionBuffered            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.101                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|f_MainsPhase                                     ; Laser_Controller:inst10|f_MainsPhase                                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[19]                                   ; Laser_Controller:inst10|TicksToRun[19]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_Transmit_Start             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|oSR_TXD_Start                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79            ; CII_Starter_USB_API:inst|uart:u1|tx_bits_remaining[3]_OTERM79           ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART             ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_DELAY_RESTART            ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START               ; CII_Starter_USB_API:inst|uart:u1|recv_state.RX_CHECK_START              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|mFreqFinished                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                 ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_SD_READ_REQUEST                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[18]                                   ; Laser_Controller:inst10|TicksToRun[18]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000000         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                     ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_RequestInfo                    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[0]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|BufferSmoothed                                   ; Laser_Controller:inst10|BufferSmoothed                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[17]                                   ; Laser_Controller:inst10|TicksToRun[17]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|oSD_DATA_REQUEST                                 ; Laser_Controller:inst10|oSD_DATA_REQUEST                                ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[1]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[2]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                    ; CII_Starter_USB_API:inst|uart:u1|rx_bits_remaining[3]                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD    ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Count_state.00000101             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011              ; CII_Starter_USB_API:inst|CMD_Decode:u5|Final_state.00001011             ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                    ; CII_Starter_USB_API:inst|CMD_Decode:u5|f_FreqFinished                   ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00100              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001               ; CII_Starter_USB_API:inst|CMD_Decode:u5|m_SDDataIO_ST.00001              ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[16]                                   ; Laser_Controller:inst10|TicksToRun[16]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111          ; CII_Starter_USB_API:inst|CMD_Decode:u5|RequestInfo_State.000111         ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                       ; CII_Starter_USB_API:inst|CMD_Decode:u5|mSDR_ST.011                      ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; Laser_Controller:inst10|TicksToRun[15]                                   ; Laser_Controller:inst10|TicksToRun[15]                                  ; CLOCK_50                                                                                                  ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
+--------+--------------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                               ; Launch Clock                                                                                              ; Latch Clock                                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|mDONE                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea                ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|READA          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada                 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.395      ;
; 0.249 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.402      ;
; 0.261 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.413      ;
; 0.263 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                                       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ        ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.415      ;
; 0.274 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.426      ;
; 0.275 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.427      ;
; 0.278 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.430      ;
; 0.283 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.435      ;
; 0.285 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.437      ;
; 0.286 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.438      ;
; 0.288 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.444      ;
; 0.294 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.446      ;
; 0.311 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.463      ;
; 0.312 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.464      ;
; 0.320 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.471      ;
; 0.320 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.472      ;
; 0.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.473      ;
; 0.322 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]                   ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.001     ; 0.475      ;
; 0.325 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]          ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.477      ;
; 0.333 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.001      ; 0.486      ;
; 0.355 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                                      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0]              ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.013     ; 0.499      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1]         ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; -0.013     ; 0.499      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge             ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                                     ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7]                    ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]      ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000        ; 0.000      ; 0.524      ;
+-------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                     ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|BA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CKE                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0]                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[0]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|DQM[1]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|RAS_N                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Read                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[10]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[11]                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|SA[9]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[0]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[1]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[2]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[3]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~0                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[5]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1                  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[7]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|ST[8]                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|WE_N                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|Write                    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                             ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[32] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[33] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[34] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[35] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[36] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[37] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[38] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[39] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[40] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[41] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[42] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[43] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[44] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[45] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[46] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[47] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[48] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[49] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[50] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[51] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[52] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[53] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CII_Starter_USB_API:inst|CMD_Decode:u5|CMD_Tmp[54] ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 4.131 ; 4.131 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 3.965 ; 3.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 4.053 ; 4.053 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 4.055 ; 4.055 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 4.037 ; 4.037 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 4.051 ; 4.051 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 4.131 ; 4.131 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 4.094 ; 4.094 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 3.785 ; 3.785 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 3.691 ; 3.691 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 3.898 ; 3.898 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 3.896 ; 3.896 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 3.915 ; 3.915 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 3.968 ; 3.968 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 3.883 ; 3.883 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 3.904 ; 3.904 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 4.641 ; 4.641 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 4.641 ; 4.641 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 2.034 ; 2.034 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 2.167 ; 2.167 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 2.085 ; 2.085 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 2.185 ; 2.185 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 2.040 ; 2.040 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 2.701 ; 2.701 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 2.493 ; 2.493 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 2.517 ; 2.517 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 2.587 ; 2.587 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 2.421 ; 2.421 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 2.568 ; 2.568 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 2.558 ; 2.558 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 2.374 ; 2.374 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 2.448 ; 2.448 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 2.541 ; 2.541 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 2.575 ; 2.575 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 2.573 ; 2.573 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 2.520 ; 2.520 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 2.574 ; 2.574 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 2.567 ; 2.567 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 2.389 ; 2.389 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 2.299 ; 2.299 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.845 ; -3.845 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.933 ; -3.933 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.935 ; -3.935 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.917 ; -3.917 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -3.931 ; -3.931 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.011 ; -4.011 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -3.974 ; -3.974 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.665 ; -3.665 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.778 ; -3.778 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.776 ; -3.776 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.795 ; -3.795 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -3.763 ; -3.763 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.784 ; -3.784 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.104 ; -4.104 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.104 ; -4.104 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.420 ; -2.420 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.420 ; -2.420 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -1.914 ; -1.914 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.034 ; -2.034 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -1.920 ; -1.920 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.254 ; -2.254 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.581 ; -2.581 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.373 ; -2.373 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.397 ; -2.397 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.301 ; -2.301 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.448 ; -2.448 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.438 ; -2.438 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.254 ; -2.254 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.328 ; -2.328 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.421 ; -2.421 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.455 ; -2.455 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.453 ; -2.453 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.400 ; -2.400 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.454 ; -2.454 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.447 ; -2.447 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.269 ; -2.269 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -2.179 ; -2.179 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.383  ; 2.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.504  ; 2.504  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.102  ; 2.102  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.187  ; 2.187  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.178  ; 2.178  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.159  ; 2.159  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.252  ; 2.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.851  ; 1.851  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.409  ; 2.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.060  ; 2.060  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.832  ; 2.832  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.832  ; 2.832  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.541  ; 2.541  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.188  ; 2.188  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.420  ; 2.420  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.315  ; 2.315  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.311  ; 2.311  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.355  ; 2.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.396  ; 2.396  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.034  ; 2.034  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.283  ; 2.283  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.340  ; 2.340  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.318  ; 2.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.087  ; 2.087  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.692  ; 4.692  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 5.721  ; 5.721  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.721  ; 5.721  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 5.368  ; 5.368  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 5.582  ; 5.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 5.592  ; 5.592  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 5.468  ; 5.468  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 5.670  ; 5.670  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.658  ; 5.658  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 5.458  ; 5.458  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 5.600  ; 5.600  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 5.253  ; 5.253  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 5.241  ; 5.241  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.872  ; 4.872  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.932  ; 4.932  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.869  ; 4.869  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.751  ; 4.751  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.929  ; 4.929  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.922  ; 4.922  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.807  ; 4.807  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.607  ; 4.607  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.812  ; 4.812  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 5.373  ; 5.373  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.836  ; 4.836  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.753  ; 4.753  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.974  ; 4.974  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.776  ; 4.776  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 5.123  ; 5.123  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 5.373  ; 5.373  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 5.195  ; 5.195  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 5.297  ; 5.297  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.804  ; 4.804  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 5.187  ; 5.187  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 5.201  ; 5.201  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 5.021  ; 5.021  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 5.131  ; 5.131  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 5.248  ; 5.248  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 5.139  ; 5.139  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.911  ; 4.911  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.959  ; 4.959  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 5.144  ; 5.144  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 5.168  ; 5.168  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.760  ; 4.760  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.499  ; 4.499  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 5.549  ; 5.549  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 5.107  ; 5.107  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 5.363  ; 5.363  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 5.284  ; 5.284  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.754  ; 5.754  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 5.537  ; 5.537  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 5.299  ; 5.299  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 5.242  ; 5.242  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 5.105  ; 5.105  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 5.297  ; 5.297  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.451  ; 5.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.451  ; 5.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.321  ; 5.321  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.210  ; 5.210  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.227  ; 5.227  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.055  ; 5.055  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.685  ; 4.685  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.792  ; 4.792  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.971  ; 4.971  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.597  ; 4.597  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.593  ; 4.593  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.614  ; 4.614  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.696  ; 4.696  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.791  ; 4.791  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.810  ; 4.810  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.994  ; 4.994  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.368  ; 5.368  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.010  ; 5.010  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.703  ; 5.703  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 5.684  ; 5.684  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 5.703  ; 5.703  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 5.009  ; 5.009  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 5.630  ; 5.630  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.909  ; 4.909  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.901  ; 4.901  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.792  ; 4.792  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.793  ; 4.793  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.993  ; 4.993  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.035  ; 5.035  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 5.056  ; 5.056  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.839  ; 4.839  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.869  ; 4.869  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.938  ; 4.938  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 5.075  ; 5.075  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.064  ; 5.064  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 5.177  ; 5.177  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 5.233  ; 5.233  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.402  ; 4.402  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.851  ; 1.851  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.383  ; 2.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.504  ; 2.504  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.102  ; 2.102  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.187  ; 2.187  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.178  ; 2.178  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.159  ; 2.159  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.252  ; 2.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.851  ; 1.851  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.409  ; 2.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.060  ; 2.060  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.034  ; 2.034  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.832  ; 2.832  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.541  ; 2.541  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.188  ; 2.188  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.420  ; 2.420  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.315  ; 2.315  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.311  ; 2.311  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.355  ; 2.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.396  ; 2.396  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.034  ; 2.034  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.283  ; 2.283  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.340  ; 2.340  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.318  ; 2.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.087  ; 2.087  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.692  ; 4.692  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.725  ; 4.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.039  ; 5.039  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.589  ; 4.589  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.381  ; 4.381  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.451  ; 4.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.394  ; 4.394  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.404  ; 4.404  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.478  ; 4.478  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.663  ; 4.663  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.719  ; 4.719  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.535  ; 4.535  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.531  ; 4.531  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.736  ; 4.736  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.531  ; 4.531  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.414  ; 4.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.810  ; 4.810  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.778  ; 4.778  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.678  ; 4.678  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.545  ; 4.545  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.760  ; 4.760  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.499  ; 4.499  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.991  ; 4.991  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.730  ; 4.730  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 4.660  ; 4.660  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.184  ; 5.184  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 4.927  ; 4.927  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 4.934  ; 4.934  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.957  ; 4.957  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.482  ; 4.482  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.217  ; 5.217  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.022  ; 5.022  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.136  ; 5.136  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.457  ; 4.457  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.313  ; 4.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.343  ; 4.343  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.560  ; 4.560  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.745  ; 4.745  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.138  ; 5.138  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.783  ; 4.783  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.837  ; 4.837  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.929  ; 4.929  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.925  ; 4.925  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.860  ; 4.860  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.594  ; 4.594  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.769  ; 4.769  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.619  ; 4.619  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.649  ; 4.649  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.717  ; 4.717  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.596  ; 4.596  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.975  ; 4.975  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.402  ; 4.402  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.405 ;       ;       ; 5.405 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.495 ;       ;       ; 5.495 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.425 ; 5.425 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.208 ;       ;       ; 5.208 ;
; MainsTrigIn      ; LEDG[7]     ; 5.406 ;       ;       ; 5.406 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.486 ;       ;       ; 5.486 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.405 ;       ;       ; 5.405 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.495 ;       ;       ; 5.495 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.425 ; 5.425 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.208 ;       ;       ; 5.208 ;
; MainsTrigIn      ; LEDG[7]     ; 5.406 ;       ;       ; 5.406 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.486 ;       ;       ; 5.486 ;
+------------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                               ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.421 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.421 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.411 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.411 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.266 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.236 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.276 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.276 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.336 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.336 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.331 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.531 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.531 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.668 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.446 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.544 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.534 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.918 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.272 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.282 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.169 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.179 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.047 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.099 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.092 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.918 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.149 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.149 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.149 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.043 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.063 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.159 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.159 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.339 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                       ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.421 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.421 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.411 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.411 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.266 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.236 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.276 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.276 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.336 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.336 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.331 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.100 ;      ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.531 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.531 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.332 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.668 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.446 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.544 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.534 ;      ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.660 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.014 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.024 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.911 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.921 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.789 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.841 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.834 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.660 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.891 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.891 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.891 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.785 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.805 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.901 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.901 ;      ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.081 ;      ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-------+------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                       ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.421     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.421     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.411     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.411     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.266     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.236     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.276     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.276     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.336     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.336     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.331     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.531     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.531     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.668     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.446     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.544     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.534     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.918     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.272     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.282     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.169     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 5.179     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 5.047     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.099     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.092     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.918     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.149     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.149     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.149     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.043     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.063     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.159     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 5.159     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.339     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                               ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                           ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.421     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.421     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.411     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.411     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.266     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.236     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.276     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.276     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.336     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.336     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.331     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.331     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.100     ;           ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; FL_DQ[*]     ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]    ; CLOCK_50   ; 4.531     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]    ; CLOCK_50   ; 4.531     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]    ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]    ; CLOCK_50   ; 4.332     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]    ; CLOCK_50   ; 4.668     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]    ; CLOCK_50   ; 4.446     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]    ; CLOCK_50   ; 4.544     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]    ; CLOCK_50   ; 4.534     ;           ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]   ; CLOCK_50   ; 4.660     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.014     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.024     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 4.911     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 4.921     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 4.789     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 4.841     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 4.834     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 4.660     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 4.891     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 4.891     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10] ; CLOCK_50   ; 4.891     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11] ; CLOCK_50   ; 4.785     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12] ; CLOCK_50   ; 4.805     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13] ; CLOCK_50   ; 4.901     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14] ; CLOCK_50   ; 4.901     ;           ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15] ; CLOCK_50   ; 5.081     ;           ; Rise       ; CLOCK_50                                                                                                  ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                                                                      ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                           ; 9.766  ; -2.142  ; N/A      ; N/A     ; 8.889               ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 10.359 ; 0.215   ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                                                                                  ; 9.766  ; -2.142  ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                                                                            ; 0.0    ; -26.383 ; 0.0      ; 0.0     ; 0.0                 ;
;  CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000  ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                  ; 0.000  ; -26.383 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------------------------------------------------------+--------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                            ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; 7.183 ; 7.183 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; 6.965 ; 6.965 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; 7.117 ; 7.117 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; 7.101 ; 7.101 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; 7.077 ; 7.077 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; 7.099 ; 7.099 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; 7.149 ; 7.149 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; 7.183 ; 7.183 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; 7.153 ; 7.153 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; 6.510 ; 6.510 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; 6.364 ; 6.364 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; 6.851 ; 6.851 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; 6.749 ; 6.749 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; 6.761 ; 6.761 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; 6.808 ; 6.808 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; 6.696 ; 6.696 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; 6.701 ; 6.701 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 8.451 ; 8.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; 8.451 ; 8.451 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; 6.362 ; 6.362 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; 6.362 ; 6.362 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; 4.507 ; 4.507 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; 4.847 ; 4.847 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; 4.472 ; 4.472 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; 4.864 ; 4.864 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; 4.413 ; 4.413 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; 6.310 ; 6.310 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; 6.310 ; 6.310 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; 5.754 ; 5.754 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; 5.860 ; 5.860 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; 6.000 ; 6.000 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; 5.616 ; 5.616 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; 5.989 ; 5.989 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; 6.031 ; 6.031 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; 5.532 ; 5.532 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; 5.618 ; 5.618 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; 5.756 ; 5.756 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; 5.952 ; 5.952 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; 5.907 ; 5.907 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; 5.771 ; 5.771 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; 5.891 ; 5.891 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; 5.896 ; 5.896 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; 5.402 ; 5.402 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; 5.017 ; 5.017 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                               ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port        ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_DQ[*]       ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]      ; CLOCK_50   ; -3.845 ; -3.845 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]      ; CLOCK_50   ; -3.933 ; -3.933 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]      ; CLOCK_50   ; -3.935 ; -3.935 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]      ; CLOCK_50   ; -3.917 ; -3.917 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]      ; CLOCK_50   ; -3.931 ; -3.931 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]      ; CLOCK_50   ; -3.955 ; -3.955 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]      ; CLOCK_50   ; -4.011 ; -4.011 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]      ; CLOCK_50   ; -3.974 ; -3.974 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]      ; CLOCK_50   ; -3.665 ; -3.665 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]      ; CLOCK_50   ; -3.571 ; -3.571 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]     ; CLOCK_50   ; -3.778 ; -3.778 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]     ; CLOCK_50   ; -3.776 ; -3.776 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]     ; CLOCK_50   ; -3.795 ; -3.795 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]     ; CLOCK_50   ; -3.848 ; -3.848 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]     ; CLOCK_50   ; -3.763 ; -3.763 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]     ; CLOCK_50   ; -3.784 ; -3.784 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -4.104 ; -4.104 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  KEY[0]          ; CLOCK_50   ; -4.104 ; -4.104 ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; KEY[*]           ; CLOCK_50   ; -2.420 ; -2.420 ; Rise       ; CLOCK_50                                                                                                  ;
;  KEY[0]          ; CLOCK_50   ; -2.420 ; -2.420 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_1 ; CLOCK_50   ; -1.914 ; -1.914 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn397_2 ; CLOCK_50   ; -2.012 ; -2.012 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockIn729   ; CLOCK_50   ; -1.944 ; -1.944 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserLockInRedSC ; CLOCK_50   ; -2.034 ; -2.034 ; Rise       ; CLOCK_50                                                                                                  ;
; MainsTrigIn      ; CLOCK_50   ; -1.920 ; -1.920 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]       ; CLOCK_50   ; -2.254 ; -2.254 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]      ; CLOCK_50   ; -2.581 ; -2.581 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]      ; CLOCK_50   ; -2.373 ; -2.373 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]      ; CLOCK_50   ; -2.397 ; -2.397 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]      ; CLOCK_50   ; -2.467 ; -2.467 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]      ; CLOCK_50   ; -2.301 ; -2.301 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]      ; CLOCK_50   ; -2.448 ; -2.448 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]      ; CLOCK_50   ; -2.438 ; -2.438 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]      ; CLOCK_50   ; -2.254 ; -2.254 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]      ; CLOCK_50   ; -2.328 ; -2.328 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]      ; CLOCK_50   ; -2.421 ; -2.421 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]     ; CLOCK_50   ; -2.455 ; -2.455 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]     ; CLOCK_50   ; -2.453 ; -2.453 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]     ; CLOCK_50   ; -2.400 ; -2.400 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]     ; CLOCK_50   ; -2.454 ; -2.454 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]     ; CLOCK_50   ; -2.447 ; -2.447 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]     ; CLOCK_50   ; -2.269 ; -2.269 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialIn         ; CLOCK_50   ; -2.179 ; -2.179 ; Rise       ; CLOCK_50                                                                                                  ;
+------------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.416  ; 6.416  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.878  ; 5.878  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.462  ; 5.462  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.416  ; 6.416  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.251  ; 6.251  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 5.198  ; 5.198  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.524  ; 5.524  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 5.525  ; 5.525  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.508  ; 5.508  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.409  ; 5.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.493  ; 5.493  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 5.551  ; 5.551  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.568  ; 4.568  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 5.788  ; 5.788  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.885  ; 5.885  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 5.215  ; 5.215  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 5.579  ; 5.579  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.789  ; 6.789  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.325  ; 6.325  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.452  ; 6.452  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.231  ; 5.231  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.999  ; 5.999  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.776  ; 5.776  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.652  ; 5.652  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.398  ; 5.398  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.106  ; 6.106  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.880  ; 5.880  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.905  ; 5.905  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.974  ; 5.974  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.552  ; 5.552  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.962  ; 4.962  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.697  ; 5.697  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.318  ; 5.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 5.919  ; 5.919  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 5.883  ; 5.883  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 5.877  ; 5.877  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 5.055  ; 5.055  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; 1.072  ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; 1.072  ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 9.066  ; 9.066  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 11.983 ; 11.983 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 11.096 ; 11.096 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 11.662 ; 11.662 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 11.678 ; 11.678 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 11.374 ; 11.374 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 11.925 ; 11.925 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 11.822 ; 11.822 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 11.355 ; 11.355 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 11.690 ; 11.690 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 10.795 ; 10.795 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 10.809 ; 10.809 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 10.789 ; 10.789 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 9.725  ; 9.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 9.900  ; 9.900  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 9.437  ; 9.437  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 9.817  ; 9.817  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 9.736  ; 9.736  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 9.624  ; 9.624  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 9.012  ; 9.012  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 9.588  ; 9.588  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 11.047 ; 11.047 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 9.673  ; 9.673  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 9.416  ; 9.416  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 10.012 ; 10.012 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 9.464  ; 9.464  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 10.326 ; 10.326 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 11.047 ; 11.047 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 10.480 ; 10.480 ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 10.821 ; 10.821 ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 8.859  ; 8.859  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 9.618  ; 9.618  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 10.720 ; 10.720 ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 10.733 ; 10.733 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 10.267 ; 10.267 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 10.633 ; 10.633 ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 10.795 ; 10.795 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 10.646 ; 10.646 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 10.008 ; 10.008 ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 10.014 ; 10.014 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 10.636 ; 10.636 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 10.664 ; 10.664 ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 8.804  ; 8.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 8.804  ; 8.804  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 8.014  ; 8.014  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 8.557  ; 8.557  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 9.218  ; 9.218  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 9.296  ; 9.296  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 9.603  ; 9.603  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 8.271  ; 8.271  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 9.752  ; 9.752  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 9.303  ; 9.303  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 9.414  ; 9.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 8.919  ; 8.919  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 11.513 ; 11.513 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 10.304 ; 10.304 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 10.973 ; 10.973 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 10.863 ; 10.863 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 11.812 ; 11.812 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 11.382 ; 11.382 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 10.824 ; 10.824 ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 10.612 ; 10.612 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 10.322 ; 10.322 ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 10.835 ; 10.835 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.883 ; 10.883 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 10.805 ; 10.805 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.425 ; 10.425 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 10.537 ; 10.537 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.977  ; 9.977  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.118  ; 9.118  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.407  ; 9.407  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 9.850  ; 9.850  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.048  ; 9.048  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.114  ; 9.114  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.959  ; 8.959  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 8.980  ; 8.980  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.116  ; 9.116  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 9.358  ; 9.358  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 9.453  ; 9.453  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.920  ; 9.920  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 10.653 ; 10.653 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.916  ; 9.916  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 11.727 ; 11.727 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 11.669 ; 11.669 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 11.727 ; 11.727 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 9.979  ; 9.979  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 11.497 ; 11.497 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 9.694  ; 9.694  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 9.686  ; 9.686  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.406  ; 9.406  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 9.409  ; 9.409  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 9.951  ; 9.951  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 10.029 ; 10.029 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 10.168 ; 10.168 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 9.646  ; 9.646  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 9.680  ; 9.680  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 9.907  ; 9.907  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 10.189 ; 10.189 ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 10.189 ; 10.189 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 10.373 ; 10.373 ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 10.633 ; 10.633 ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 8.622  ; 8.622  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                          ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                           ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.851  ; 1.851  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.383  ; 2.383  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.263  ; 2.263  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.600  ; 2.600  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.504  ; 2.504  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.102  ; 2.102  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.190  ; 2.190  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.187  ; 2.187  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.178  ; 2.178  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.159  ; 2.159  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.165  ; 2.165  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.252  ; 2.252  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.851  ; 1.851  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_0      ; CLOCK_50   ; 2.177  ; 2.177  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_BA_1      ; CLOCK_50   ; 2.409  ; 2.409  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.338  ; 2.338  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CKE       ; CLOCK_50   ; 2.060  ; 2.060  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CS_N      ; CLOCK_50   ; 2.212  ; 2.212  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.034  ; 2.034  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.832  ; 2.832  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.541  ; 2.541  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.627  ; 2.627  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.188  ; 2.188  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.420  ; 2.420  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.315  ; 2.315  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.311  ; 2.311  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.225  ; 2.225  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.491  ; 2.491  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.341  ; 2.341  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.355  ; 2.355  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.396  ; 2.396  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.214  ; 2.214  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.034  ; 2.034  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.283  ; 2.283  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.172  ; 2.172  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_LDQM      ; CLOCK_50   ; 2.365  ; 2.365  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.340  ; 2.340  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_UDQM      ; CLOCK_50   ; 2.318  ; 2.318  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_WE_N      ; CLOCK_50   ; 2.087  ; 2.087  ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ;
; DRAM_CLK       ; CLOCK_50   ; -0.119 ;        ; Rise       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.119 ; Fall       ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 ;
; CTS            ; CLOCK_50   ; 4.692  ; 4.692  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_ADDR[*]     ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[0]    ; CLOCK_50   ; 5.086  ; 5.086  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[1]    ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[2]    ; CLOCK_50   ; 4.707  ; 4.707  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[3]    ; CLOCK_50   ; 4.725  ; 4.725  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[4]    ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[5]    ; CLOCK_50   ; 4.808  ; 4.808  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[6]    ; CLOCK_50   ; 5.039  ; 5.039  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[7]    ; CLOCK_50   ; 4.589  ; 4.589  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[8]    ; CLOCK_50   ; 4.712  ; 4.712  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[9]    ; CLOCK_50   ; 4.381  ; 4.381  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[10]   ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[11]   ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[12]   ; CLOCK_50   ; 4.508  ; 4.508  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[13]   ; CLOCK_50   ; 4.451  ; 4.451  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[14]   ; CLOCK_50   ; 4.394  ; 4.394  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[15]   ; CLOCK_50   ; 4.404  ; 4.404  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[16]   ; CLOCK_50   ; 4.478  ; 4.478  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[17]   ; CLOCK_50   ; 4.663  ; 4.663  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[18]   ; CLOCK_50   ; 4.719  ; 4.719  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[19]   ; CLOCK_50   ; 4.535  ; 4.535  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[20]   ; CLOCK_50   ; 4.531  ; 4.531  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_ADDR[21]   ; CLOCK_50   ; 4.736  ; 4.736  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_DQ[*]       ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[0]      ; CLOCK_50   ; 4.531  ; 4.531  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[1]      ; CLOCK_50   ; 4.312  ; 4.312  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[2]      ; CLOCK_50   ; 4.645  ; 4.645  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[3]      ; CLOCK_50   ; 4.414  ; 4.414  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[4]      ; CLOCK_50   ; 4.810  ; 4.810  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[5]      ; CLOCK_50   ; 4.633  ; 4.633  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[6]      ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50                                                                                                  ;
;  FL_DQ[7]      ; CLOCK_50   ; 4.778  ; 4.778  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_OE_N        ; CLOCK_50   ; 4.551  ; 4.551  ; Rise       ; CLOCK_50                                                                                                  ;
; FL_WE_N        ; CLOCK_50   ; 4.454  ; 4.454  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_1       ; CLOCK_50   ; 4.629  ; 4.629  ; Rise       ; CLOCK_50                                                                                                  ;
; LED397_2       ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729         ; CLOCK_50   ; 4.388  ; 4.388  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF1     ; CLOCK_50   ; 4.507  ; 4.507  ; Rise       ; CLOCK_50                                                                                                  ;
; LED729_RF2     ; CLOCK_50   ; 4.678  ; 4.678  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854         ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Freq    ; CLOCK_50   ; 4.546  ; 4.546  ; Rise       ; CLOCK_50                                                                                                  ;
; LED854_Power   ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux1        ; CLOCK_50   ; 4.521  ; 4.521  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDAux2        ; CLOCK_50   ; 4.545  ; 4.545  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDG[*]        ; CLOCK_50   ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[1]       ; CLOCK_50   ; 4.552  ; 4.552  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDG[2]       ; CLOCK_50   ; 4.200  ; 4.200  ; Rise       ; CLOCK_50                                                                                                  ;
; LEDR[*]        ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[0]       ; CLOCK_50   ; 4.359  ; 4.359  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[1]       ; CLOCK_50   ; 4.610  ; 4.610  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[2]       ; CLOCK_50   ; 4.766  ; 4.766  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[3]       ; CLOCK_50   ; 4.795  ; 4.795  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[4]       ; CLOCK_50   ; 4.375  ; 4.375  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[5]       ; CLOCK_50   ; 4.972  ; 4.972  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[6]       ; CLOCK_50   ; 4.760  ; 4.760  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[7]       ; CLOCK_50   ; 4.758  ; 4.758  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[8]       ; CLOCK_50   ; 4.499  ; 4.499  ; Rise       ; CLOCK_50                                                                                                  ;
;  LEDR[9]       ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_1     ; CLOCK_50   ; 4.991  ; 4.991  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser397_2     ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729       ; CLOCK_50   ; 4.730  ; 4.730  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF1   ; CLOCK_50   ; 4.660  ; 4.660  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser729_RF2   ; CLOCK_50   ; 5.184  ; 5.184  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854       ; CLOCK_50   ; 4.927  ; 4.927  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Freq  ; CLOCK_50   ; 4.934  ; 4.934  ; Rise       ; CLOCK_50                                                                                                  ;
; Laser854_Power ; CLOCK_50   ; 4.957  ; 4.957  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux1      ; CLOCK_50   ; 4.482  ; 4.482  ; Rise       ; CLOCK_50                                                                                                  ;
; LaserAux2      ; CLOCK_50   ; 4.674  ; 4.674  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.698  ; 4.698  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 5.217  ; 5.217  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.022  ; 5.022  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 5.136  ; 5.136  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.964  ; 4.964  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.457  ; 4.457  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 4.623  ; 4.623  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.313  ; 4.313  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.304  ; 4.304  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.343  ; 4.343  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 4.370  ; 4.370  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 4.447  ; 4.447  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 4.560  ; 4.560  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.582  ; 4.582  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 4.745  ; 4.745  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 5.138  ; 5.138  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.783  ; 4.783  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.837  ; 4.837  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.929  ; 4.929  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.925  ; 4.925  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.860  ; 4.860  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.342  ; 4.342  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.529  ; 4.529  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.594  ; 4.594  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.769  ; 4.769  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 4.759  ; 4.759  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.576  ; 4.576  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.619  ; 4.619  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.649  ; 4.649  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 4.717  ; 4.717  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.596  ; 4.596  ; Rise       ; CLOCK_50                                                                                                  ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.750  ; 4.750  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_OE_N      ; CLOCK_50   ; 4.916  ; 4.916  ; Rise       ; CLOCK_50                                                                                                  ;
; SRAM_WE_N      ; CLOCK_50   ; 4.975  ; 4.975  ; Rise       ; CLOCK_50                                                                                                  ;
; SerialOut      ; CLOCK_50   ; 4.402  ; 4.402  ; Rise       ; CLOCK_50                                                                                                  ;
+----------------+------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+------------------+-------------+--------+--------+--------+--------+
; Input Port       ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------------+-------------+--------+--------+--------+--------+
; LaserLockIn397_1 ; LEDG[3]     ; 10.393 ;        ;        ; 10.393 ;
; LaserLockIn397_2 ; LEDG[4]     ; 10.669 ;        ;        ; 10.669 ;
; LaserLockIn729   ; LEDG[6]     ;        ; 10.482 ; 10.482 ;        ;
; LaserLockInRedSC ; LEDG[5]     ; 9.924  ;        ;        ; 9.924  ;
; MainsTrigIn      ; LEDG[7]     ; 10.401 ;        ;        ; 10.401 ;
; PMT_In_A         ; HEX0[0]     ; 10.676 ;        ;        ; 10.676 ;
; PMT_In_B         ; HEX1[0]     ; 10.584 ;        ;        ; 10.584 ;
+------------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; LaserLockIn397_1 ; LEDG[3]     ; 5.405 ;       ;       ; 5.405 ;
; LaserLockIn397_2 ; LEDG[4]     ; 5.495 ;       ;       ; 5.495 ;
; LaserLockIn729   ; LEDG[6]     ;       ; 5.425 ; 5.425 ;       ;
; LaserLockInRedSC ; LEDG[5]     ; 5.208 ;       ;       ; 5.208 ;
; MainsTrigIn      ; LEDG[7]     ; 5.406 ;       ;       ; 5.406 ;
; PMT_In_A         ; HEX0[0]     ; 5.523 ;       ;       ; 5.523 ;
; PMT_In_B         ; HEX1[0]     ; 5.486 ;       ;       ; 5.486 ;
+------------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 46364    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                ; To Clock                                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 1376     ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; 192      ; 0        ; 0        ; 0        ;
; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 ; CLOCK_50                                                                                                  ; 18       ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                  ; CLOCK_50                                                                                                  ; 46364    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 327   ; 327  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 441   ; 441  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 20 15:15:55 2013
Info: Command: quartus_sta CII_Starter_USB_API -c CII_Starter_USB_API
Info: qsta_default_script.tcl version: #1
Warning: Parallel compilation is not licensed and has been disabled
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info: Reading SDC File: 'CII_Starter_USB_API.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {inst|u3|u1|sdram_pll1|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2} {inst|u3|u1|sdram_pll1|altpll_component|pll|clk[2]}
Warning: Ignored filter at CII_Starter_USB_API.sdc(25): TCK could not be matched with a port or pin or register or keeper or net
Warning: Ignored create_clock at CII_Starter_USB_API.sdc(25): Argument <targets> is not an object ID
    Info: create_clock -period "2.500 ns" \
             -name {TCK} {TCK}
Warning: Ignored filter at CII_Starter_USB_API.sdc(73): TCK could not be matched with a clock
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Info: Analyzing Slow Model
Info: Worst-case setup slack is 9.766
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.766         0.000 CLOCK_50 
    Info:    10.359         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -2.142
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.142       -21.975 CLOCK_50 
    Info:     0.445         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 8.889
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.889         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     8.889         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning: Node: PMT_In_A was determined to be a clock but was found without an associated clock assignment.
Warning: Node: PMT_In_B was determined to be a clock but was found without an associated clock assignment.
Info: Worst-case setup slack is 15.292
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    15.292         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:    15.982         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -1.821
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.821       -26.383 CLOCK_50 
    Info:     0.215         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.000         0.000 CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 
    Info:     9.000         0.000 CLOCK_50 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 246 megabytes
    Info: Processing ended: Tue Aug 20 15:16:01 2013
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:04


