C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Verilog_1st_year\SPI\synthesis  -sap  E:\Verilog_1st_year\SPI\synthesis\sp.sap  -otap  E:\Verilog_1st_year\SPI\synthesis\sp.tap  -omap  E:\Verilog_1st_year\SPI\synthesis\sp.map   -part M2S050  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile E:\Verilog_1st_year\SPI\synthesis\synlog\report\sp_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  sp  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\Verilog_1st_year\SPI\synthesis\scratchproject.prs  -multisrs  -ovm  E:\Verilog_1st_year\SPI\synthesis\sp.vm   -freq 100.000   -tcl  E:\Verilog_1st_year\SPI\designer\sp\synthesis.fdc  E:\Verilog_1st_year\SPI\synthesis\synwork\sp_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  E:\Verilog_1st_year\SPI\synthesis\syntmp\sp.plg  -osyn  E:\Verilog_1st_year\SPI\synthesis\sp.srm  -prjdir  E:\Verilog_1st_year\SPI\synthesis\  -prjname  sp_syn  -log  E:\Verilog_1st_year\SPI\synthesis\synlog\sp_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\sp.sap -otap ..\sp.tap -omap ..\sp.map -part M2S050 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\sp_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module sp -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\sp.vm -freq 100.000 -tcl ..\..\designer\sp\synthesis.fdc ..\synwork\sp_prem.srd -devicelib C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam sp.plg -osyn ..\sp.srm -prjdir ..\ -prjname sp_syn -log ..\synlog\sp_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\sp.sap|io:o|time:1730734510|size:475|exec:0|csum:
file:..\sp.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\sp.map|io:o|time:1730734513|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1730734237|size:2527|exec:0|csum:
file:..\sp.vm|io:o|time:1730734512|size:2381|exec:0|csum:
file:..\..\designer\sp\synthesis.fdc|io:i|time:1730734495|size:54|exec:0|csum:2D9BBABE4F40E7A3176E4AAFE72D3D59
file:..\synwork\sp_prem.srd|io:i|time:1730734509|size:3763|exec:0|csum:3A2DFED80BBFD5B03DA29337AEEDD48E
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1691490345|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:sp.plg|io:o|time:1730734513|size:718|exec:0|csum:
file:..\sp.srm|io:o|time:1730734512|size:5068|exec:0|csum:
file:..\synlog\sp_fpga_mapper.srr|io:o|time:1730734513|size:12895|exec:0|csum:
file:C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
