verilog work "register.v"
verilog work "FSM.v"
verilog work "controller.v"
verilog work "test_bench.v"
