<stg><name>i_relu4</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i5 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %icmp_ln113 = icmp eq i5 %i_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln113, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="5">
<![CDATA[
.preheader1.preheader:0  %zext_ln116 = zext i5 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader1.preheader:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="7">
<![CDATA[
.preheader1.preheader:2  %zext_ln116_1 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader1.preheader:3  %add_ln116 = add i8 %zext_ln116, %zext_ln116_1

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln118"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_0 = phi i3 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln114 = icmp eq i3 %j_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln114, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %zext_ln116_2 = zext i3 %j_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  %add_ln116_1 = add i8 %add_ln116, %zext_ln116_2

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %zext_ln116_3 = zext i8 %add_ln116_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader.preheader:3  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %add_ln116_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %add_ln116_2 = add i10 %zext_ln116_3, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="add_ln116_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %k_0 = phi i3 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_0"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln115 = icmp eq i3 %k_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %k = add i3 %k_0, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln115, label %.preheader1.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="3">
<![CDATA[
:0  %zext_ln116_4 = zext i3 %k_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %add_ln116_3 = add i10 %add_ln116_2, %zext_ln116_4

]]></Node>
<StgValue><ssdm name="add_ln116_3"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
:2  %zext_ln116_5 = zext i10 %add_ln116_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [400 x float]* %input_r, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
:4  %input_load = load float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:5  %bitcast_ln116 = bitcast float %input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln116"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln116, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="32">
<![CDATA[
:7  %trunc_ln116 = trunc i32 %bitcast_ln116 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %icmp_ln116 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %icmp_ln116_1 = icmp eq i23 %trunc_ln116, 0

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_ln116 = or i1 %icmp_ln116_1, %icmp_ln116

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_4 = fcmp olt float %input_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %and_ln116 = and i1 %or_ln116, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln116"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln116, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="32">
<![CDATA[
:0  store float 0.000000e+00, float* %input_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="input_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="67" from="StgValue_66" to="i_0" fromId="66" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="68" from="br_ln113" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="69" from="i" to="i_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="70" from="br_ln0" to="i_0" fromId="30" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="71" from="i_0" to="icmp_ln113" fromId="8" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln113" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="74" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_76" to="empty" fromId="76" toId="10">
</dataflow>
<dataflow id="80" from="i_0" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="82" from="StgValue_81" to="i" fromId="81" toId="11">
</dataflow>
<dataflow id="83" from="icmp_ln113" to="br_ln113" fromId="9" toId="12">
</dataflow>
<dataflow id="84" from="i_0" to="zext_ln116" fromId="8" toId="13">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_s" fromId="85" toId="14">
</dataflow>
<dataflow id="87" from="i_0" to="tmp_s" fromId="8" toId="14">
</dataflow>
<dataflow id="89" from="StgValue_88" to="tmp_s" fromId="88" toId="14">
</dataflow>
<dataflow id="90" from="tmp_s" to="zext_ln116_1" fromId="14" toId="15">
</dataflow>
<dataflow id="91" from="zext_ln116" to="add_ln116" fromId="13" toId="16">
</dataflow>
<dataflow id="92" from="zext_ln116_1" to="add_ln116" fromId="15" toId="16">
</dataflow>
<dataflow id="94" from="StgValue_93" to="j_0" fromId="93" toId="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="br_ln114" to="j_0" fromId="17" toId="19">
</dataflow>
<dataflow id="96" from="j" to="j_0" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln0" to="j_0" fromId="41" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="98" from="j_0" to="icmp_ln114" fromId="19" toId="20">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln114" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="empty_26" fromId="74" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_102" to="empty_26" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_102" to="empty_26" fromId="102" toId="21">
</dataflow>
<dataflow id="105" from="StgValue_102" to="empty_26" fromId="102" toId="21">
</dataflow>
<dataflow id="106" from="j_0" to="j" fromId="19" toId="22">
</dataflow>
<dataflow id="108" from="StgValue_107" to="j" fromId="107" toId="22">
</dataflow>
<dataflow id="109" from="icmp_ln114" to="br_ln114" fromId="20" toId="23">
</dataflow>
<dataflow id="110" from="j_0" to="zext_ln116_2" fromId="19" toId="24">
</dataflow>
<dataflow id="111" from="add_ln116" to="add_ln116_1" fromId="16" toId="25">
</dataflow>
<dataflow id="112" from="zext_ln116_2" to="add_ln116_1" fromId="24" toId="25">
</dataflow>
<dataflow id="113" from="add_ln116_1" to="zext_ln116_3" fromId="25" toId="26">
</dataflow>
<dataflow id="115" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl1_cast" fromId="114" toId="27">
</dataflow>
<dataflow id="116" from="add_ln116_1" to="p_shl1_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_88" to="p_shl1_cast" fromId="88" toId="27">
</dataflow>
<dataflow id="118" from="zext_ln116_3" to="add_ln116_2" fromId="26" toId="28">
</dataflow>
<dataflow id="119" from="p_shl1_cast" to="add_ln116_2" fromId="27" toId="28">
</dataflow>
<dataflow id="120" from="k" to="k_0" fromId="34" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="br_ln115" to="k_0" fromId="55" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="122" from="StgValue_93" to="k_0" fromId="93" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="br_ln115" to="k_0" fromId="29" toId="31">
</dataflow>
<dataflow id="124" from="k_0" to="icmp_ln115" fromId="31" toId="32">
</dataflow>
<dataflow id="125" from="StgValue_99" to="icmp_ln115" fromId="99" toId="32">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopTripCount" to="empty_27" fromId="74" toId="33">
</dataflow>
<dataflow id="127" from="StgValue_102" to="empty_27" fromId="102" toId="33">
</dataflow>
<dataflow id="128" from="StgValue_102" to="empty_27" fromId="102" toId="33">
</dataflow>
<dataflow id="129" from="StgValue_102" to="empty_27" fromId="102" toId="33">
</dataflow>
<dataflow id="130" from="k_0" to="k" fromId="31" toId="34">
</dataflow>
<dataflow id="131" from="StgValue_107" to="k" fromId="107" toId="34">
</dataflow>
<dataflow id="132" from="icmp_ln115" to="br_ln115" fromId="32" toId="35">
</dataflow>
<dataflow id="133" from="k_0" to="zext_ln116_4" fromId="31" toId="36">
</dataflow>
<dataflow id="134" from="add_ln116_2" to="add_ln116_3" fromId="28" toId="37">
</dataflow>
<dataflow id="135" from="zext_ln116_4" to="add_ln116_3" fromId="36" toId="37">
</dataflow>
<dataflow id="136" from="add_ln116_3" to="zext_ln116_5" fromId="37" toId="38">
</dataflow>
<dataflow id="137" from="input_r" to="input_addr" fromId="65" toId="39">
</dataflow>
<dataflow id="139" from="StgValue_138" to="input_addr" fromId="138" toId="39">
</dataflow>
<dataflow id="140" from="zext_ln116_5" to="input_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="141" from="input_addr" to="input_load" fromId="39" toId="40">
</dataflow>
<dataflow id="142" from="input_addr" to="input_load" fromId="39" toId="42">
</dataflow>
<dataflow id="143" from="input_load" to="bitcast_ln116" fromId="42" toId="43">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="144" toId="44">
</dataflow>
<dataflow id="146" from="bitcast_ln116" to="tmp" fromId="43" toId="44">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp" fromId="147" toId="44">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp" fromId="149" toId="44">
</dataflow>
<dataflow id="151" from="bitcast_ln116" to="trunc_ln116" fromId="43" toId="45">
</dataflow>
<dataflow id="152" from="tmp" to="icmp_ln116" fromId="44" toId="46">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln116" fromId="153" toId="46">
</dataflow>
<dataflow id="155" from="trunc_ln116" to="icmp_ln116_1" fromId="45" toId="47">
</dataflow>
<dataflow id="157" from="StgValue_156" to="icmp_ln116_1" fromId="156" toId="47">
</dataflow>
<dataflow id="158" from="input_load" to="tmp_4" fromId="42" toId="48">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_4" fromId="159" toId="48">
</dataflow>
<dataflow id="161" from="icmp_ln116_1" to="or_ln116" fromId="47" toId="49">
</dataflow>
<dataflow id="162" from="icmp_ln116" to="or_ln116" fromId="46" toId="49">
</dataflow>
<dataflow id="163" from="input_load" to="tmp_4" fromId="42" toId="50">
</dataflow>
<dataflow id="164" from="StgValue_159" to="tmp_4" fromId="159" toId="50">
</dataflow>
<dataflow id="165" from="or_ln116" to="and_ln116" fromId="49" toId="51">
</dataflow>
<dataflow id="166" from="tmp_4" to="and_ln116" fromId="50" toId="51">
</dataflow>
<dataflow id="167" from="and_ln116" to="br_ln116" fromId="51" toId="52">
</dataflow>
<dataflow id="168" from="StgValue_159" to="store_ln117" fromId="159" toId="53">
</dataflow>
<dataflow id="169" from="input_addr" to="store_ln117" fromId="39" toId="53">
</dataflow>
<dataflow id="170" from="icmp_ln113" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="171" from="icmp_ln114" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="172" from="icmp_ln115" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="173" from="and_ln116" to="StgValue_6" fromId="51" toId="6">
</dataflow>
</dataflows>


</stg>
