always_ff @(posedge clk) begin
    out <= ~(in1 | in2);
end

endmodule