# Generate Verilog code
hdl:
	sbt run

test:
	sbt "testOnly SimpleSpec"
