{"vcs1":{"timestamp_begin":1680392658.326506571, "rt":0.99, "ut":0.25, "st":0.15}}
{"vcselab":{"timestamp_begin":1680392659.349903161, "rt":1.04, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1680392660.413143494, "rt":0.23, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680392658.046287361}
{"VCS_COMP_START_TIME": 1680392658.046287361}
{"VCS_COMP_END_TIME": 1680392662.083595772}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340044}}
{"stitch_vcselab": {"peak_mem": 239012}}
