Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Jan 29 14:35:34 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[11]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_15
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[11]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[11]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[13]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_13
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[13]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[15]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_11
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[15]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[17]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_9
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[17]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[17]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[19]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_7
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[19]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[19]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[1]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_25
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[1]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[21]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_5
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[21]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[21]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_2/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_3
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[23]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDRE (Setup_FDRE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[23]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[3]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_23
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[3]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    

Slack (MET) :             2.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.966ns (81.804%)  route 1.327ns (18.196%))
  Logic Levels:           20  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.081     0.081    bd_0_i/hls_inst/inst/tmp_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[1])
                                                      1.200     1.281 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.320    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_0_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.540 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.579    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_1_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     1.799 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     1.838    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_2_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.058 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.097    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_3_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.317 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.356    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_4_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.576 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.615    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_5_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_CASDOUTA[1])
                                                      0.220     2.835 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6/CASDOUTA[1]
                         net (fo=1, unplaced)         0.039     2.874    bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_6_n_37
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[1]_DOUTADOUT[1])
                                                      0.120     2.994 f  bd_0_i/hls_inst/inst/tmp_U/ram_reg_bram_7/DOUTADOUT[1]
                         net (fo=5, unplaced)         0.307     3.301    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/B[1]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[1]_B2_DATA[1])
                                                      0.195     3.496 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, unplaced)         0.000     3.496    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_A_B_DATA.B2_DATA<1>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[1]_B2B1[1])
                                                      0.092     3.588 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, unplaced)         0.000     3.588    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_PREADD_DATA.B2B1<1>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[1]_U[33])
                                                      0.737     4.325 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[33]
                         net (fo=1, unplaced)         0.000     4.325    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_MULTIPLIER.U<33>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[33]_U_DATA[33])
                                                      0.059     4.384 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[33]
                         net (fo=1, unplaced)         0.000     4.384    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<33>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[33]_ALU_OUT[47])
                                                      0.699     5.083 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     5.083    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.159     5.242 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.016     5.258    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.698     5.956 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.956    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.141     6.097 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_product__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, unplaced)         0.229     6.326    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/trunc_ln2_fu_976_p4[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.245     6.571 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.578    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[7]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     6.608 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.007     6.615    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[15]_i_2_n_3
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     6.761 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319_reg[23]_i_3/O[7]
                         net (fo=3, unplaced)         0.163     6.924    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/tmp_20_fu_1012_p3
                         LUT6 (Prop_LUT6_I5_O)        0.040     6.964 f  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6/O
                         net (fo=24, unplaced)        0.267     7.231    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[23]_i_6_n_3
                         LUT4 (Prop_LUT4_I1_O)        0.085     7.316 r  bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1/select_ln42_3_reg_1319[5]_i_1/O
                         net (fo=1, unplaced)         0.058     7.374    bd_0_i/hls_inst/inst/mul_24s_24s_48_1_1_U1_n_21
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=568, unset)          0.026    10.026    bd_0_i/hls_inst/inst/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
                         FDSE (Setup_FDSE_C_D)        0.027    10.018    bd_0_i/hls_inst/inst/select_ln42_3_reg_1319_reg[5]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  2.644    




