
bresen
######



.. rubric:: Entity Declaration:

.. literalinclude:: ../../../src/misc/cvs_bresen.vhdl
   :language: vhdl
   :tab-width: 2
   :linenos:
   :lines: 41-55

Source file: `misc/cvs_bresen.vhdl <https://github.com/VLSI-EDA/PoC/blob/master/src/misc/cvs_bresen.vhdl>`_


	 