<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/Trace_Functionality_And_Capabilities by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:11:05 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Trace Functionality And Capabilities - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Trace_Functionality_And_Capabilities","wgTitle":"Trace Functionality And Capabilities","wgCurRevisionId":130876,"wgRevisionId":130876,"wgArticleId":4260,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":[],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Trace_Functionality_And_Capabilities","wgRelevantArticleId":4260,"wgRequestId":"955a26855f436faf28bf33e7","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-Trace_Functionality_And_Capabilities rootpage-Trace_Functionality_And_Capabilities skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">Trace Functionality And Capabilities</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Trace_Functionality_And_Capabilities"><span class="tocnumber">1</span> <span class="toctext">Trace Functionality And Capabilities</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Overview"><span class="tocnumber">1.1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Trace_Capture_Modes"><span class="tocnumber">1.2</span> <span class="toctext">Trace Capture Modes</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#Stop_on_buffer_full"><span class="tocnumber">1.2.1</span> <span class="toctext">Stop on buffer full</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#Circular_buffer"><span class="tocnumber">1.2.2</span> <span class="toctext">Circular buffer</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-6"><a href="#Standard_Trace"><span class="tocnumber">1.3</span> <span class="toctext">Standard Trace</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Trace_Streams"><span class="tocnumber">1.4</span> <span class="toctext">Trace Streams</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Trace_Triggers"><span class="tocnumber">1.5</span> <span class="toctext">Trace Triggers</span></a>
<ul>
<li class="toclevel-3 tocsection-9"><a href="#Start_Trace_Trigger"><span class="tocnumber">1.5.1</span> <span class="toctext">Start Trace Trigger</span></a></li>
<li class="toclevel-3 tocsection-10"><a href="#End_Trace_Trigger"><span class="tocnumber">1.5.2</span> <span class="toctext">End Trace Trigger</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Store_Trace_Sample_Trigger"><span class="tocnumber">1.5.3</span> <span class="toctext">Store Trace Sample Trigger</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Suspend_Trace_Trigger"><span class="tocnumber">1.5.4</span> <span class="toctext">Suspend Trace Trigger</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Trace_Marker_Trigger"><span class="tocnumber">1.5.5</span> <span class="toctext">Trace Marker Trigger</span></a></li>
<li class="toclevel-3 tocsection-14"><a href="#End_Trace_Trigger_2"><span class="tocnumber">1.5.6</span> <span class="toctext">End Trace Trigger</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-15"><a href="#Trace_Jobs"><span class="tocnumber">1.6</span> <span class="toctext">Trace Jobs</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Event_Trace"><span class="tocnumber">1.7</span> <span class="toctext">Event Trace</span></a>
<ul>
<li class="toclevel-3 tocsection-17"><a href="#Event_Families"><span class="tocnumber">1.7.1</span> <span class="toctext">Event Families</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>

<h1><span class="mw-headline" id="Trace_Functionality_And_Capabilities">Trace Functionality And Capabilities</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=1" title="Edit section: Trace Functionality And Capabilities">edit</a><span class="mw-editsection-bracket">]</span></span></h1>
<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=2" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>This page will give an overview of the functionality and capabilities provided with XDS560 Trace.  It is meant to describe the low level trace functionality in order to give the user an idea of the raw capabilities. There are two different types of trace, Standard Trace and Event Trace.  Standard Trace gives the user the capability to decide what types of data should be captured, and to configure Advanced Event Triggering to specify where in the application execution trace data should be captured.  Event trace is slightly different.  Event trace essentially allows the user to capture a snapshot of the CPU execution, injected with marks indicating a number of various events.
</p>
<h2><span class="mw-headline" id="Trace_Capture_Modes">Trace Capture Modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=3" title="Edit section: Trace Capture Modes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Stop_on_buffer_full">Stop on buffer full</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=4" title="Edit section: Stop on buffer full">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>When trace is configured for stop on buffer full, trace data is captured as it is provided until the trace capture buffer is full.  Once it is full, the trace receiver will automatically stop trace capture.  When the buffer is decoded, it will contain the first N instructions that were executed by the application.
</p>
<h3><span class="mw-headline" id="Circular_buffer">Circular buffer</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=5" title="Edit section: Circular buffer">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>When trace is configured for a circular buffer, once the trace buffer is filled it will wrap with the latest data overwriting the oldest data remaining in the buffer. When trace capture is stopped, and the buffer is decoded, it will contain the last N instructions that were executed by the application.
</p>
<h2><span class="mw-headline" id="Standard_Trace">Standard Trace</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=6" title="Edit section: Standard Trace">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Standard Trace provides export of PC, Timing and processor Data accesses. Complex triggers (AET) provide control over trace combinations that limit the trace data exported to just the data (PC, Timing or Data) needed to provide visibility to the problem. Examples are:
</p>
<ul><li>PC plus Timing from start of execution</li></ul>
<dl><dd><dl><dd>- This can be accomplished with a single Trace On job with PC and Timing data selected to trace.</dd></dl></dd></dl>
<ul><li>PC plus Timing in a range (specific function or loop)</li></ul>
<dl><dd><dl><dd>- This can be accomplished with a single Trace in Range job with the function or loop addresses used to define the range, with PC and Timing data selected to trace.</dd></dl></dd></dl>
<ul><li>PC plus Timing from a Start Trigger PC address to an End Trigger PC address (same as a Trace In Range).</li></ul>
<dl><dd><dl><dd>- This can be accomplished with two trace jobs, one for the Start Trace trigger with PC and Timing selected to trace, and then one for the End Trace trigger with just the PC selected. We don't enable timing in the End Trace job so we can trace the number of cycles that executed between the End Trace trigger address and the next Start Trace trigger address. If we were to select the timing stream in the End Trace job, the next time the Start Trace trigger job enables trace the timing data will start from where it left off (the timing stream is made up of delta timing only) making it appear the PCs where executed in consecutive cycles.</dd></dl></dd></dl>
<ul><li>PC plus all data reads or writes of a specific location or memory range</li></ul>
<dl><dd><dl><dd>- Note that this can be accomplished with two trace jobs, one using Trace On to trace PC and Timing, and a Store Sample Job at the specific memory point eanbled for reads or writes with read/write addresses and/or memory read/write data enabled along with PC with Data selected for tracing. To see both reads and writes at the same location or different locations you need to setup two Store Sample Jobs, one for reads and one for writes.</dd></dl></dd></dl>
<ul><li>All PCs that write a specific memory location or memory range</li></ul>
<dl><dd><dl><dd>- You just need a single Store Trace job set for a single write address or range of writes with PC and Timing selected for trace. If you want to also see the data associated with the write simply select data address and data writes for tracing.</dd></dl></dd></dl>
<h2><span class="mw-headline" id="Trace_Streams">Trace Streams</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=7" title="Edit section: Trace Streams">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li>PC Trace (Program Trace)
<ul><li>PC Trace allows the user to capture the execution flow of their application. When enabled every program counter change is captured.</li></ul></li>
<li>Timing Trace
<ul><li>By itself, timing trace is not useful.  But in conjunction with PC or Data trace, it allows the user to capture a time stamp with every piece of trace data that was captured. This will give a point of reference to the time between executed instructions, memory accesses and visibility into where stalls may be occurring.</li></ul></li>
<li>Data Trace
<ul><li>Data Trace monitors activity on the processor's memory address and data buses, providing visibility to where memory read/writes are occurring and what the values being read/written are.  <b>Note: Data Trace only provides visibility into memory accesses that originate with the processor.  Data Trace cannot provide direct visibility to processor Register Reads/Writes, or memory accesses that originate with other modules such as DMA Reads/Writes, HPI reads/writes, etc.</b>
<ul><li>Read Address
<ul><li>Read Address Trace captures activity on the data address bus for read operations.</li></ul></li>
<li>Read Data
<ul><li>Read Data Trace captures activity on the data bus for read operations</li></ul></li>
<li>Write Address
<ul><li>Write Address Trace captures activity on the data address bus for write operations.</li></ul></li>
<li>Write Data
<ul><li>Write Data Trace captures activity on the data bus for read operations</li></ul></li></ul></li></ul></li></ul>
<table border="1">
<tbody><tr>
<td>
<div class="floatleft"><a href="File_Helpful_tips_image.html" class="image"><img alt="Helpful tips image.jpg" src="https://processors.wiki.ti.com/images/5/5c/Helpful_tips_image.jpg" width="75" height="76" /></a></div> 
<p><span style="color: Red"><b>Useful Tip</b></span>
</p><p>There is also a PC with Data option that is a data stream configuration option.  It allows the program address to also be captured when any data trace samples are captured.  So, rather than simply recording the address or data that was read/written, the output also contains the program address of the instruction that performed the read/write.  PC with Data is only useful with Data Trace. This option is also referred to as PCTag.
</p>
</td></tr></tbody></table>
<p><span style="position: relative; top: -2px;"><img alt="Warning" src="https://processors.wiki.ti.com/images/c/cb/Warning.png" title="Warning" width="18" height="15" /></span> <b>Warning</b>: 
</p>
<h2><span class="mw-headline" id="Trace_Triggers">Trace Triggers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=8" title="Edit section: Trace Triggers">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Trace Data is captured based on triggers generated by the Advanced Event Triggering (AET) unit (see <a href="Debugging_With_Trace.html#Advanced_Event_Triggering_.28AET.29_Logic" title="Debugging With Trace"><b>AET Logic Unit</b></a> for details). There are a number of different types of triggers that can be used to capture trace data.  The triggers are chosen based on how the data should be captured.  The triggers are generated based on combinations of events that are specified in the AET unit.  Each of the triggers can be generated 
</p>
<h4><span class="mw-headline" id="Start_Trace_Trigger">Start Trace Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=9" title="Edit section: Start Trace Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The Start Trace trigger works like turning on a switch.  When the Start Trace trigger is generated, the trace stream will continue to be active until another trigger is generated to turn the stream off.  If the event that generated the Start trigger ceases to be active, trace data will continue to be captured.  If the streams are already enabled, additional Start Trace triggers for those streams will have no effect.</li></ul>
<p><b>Start Trace Trigger Example</b>
</p><p>Start PC, Timing trace when PC = "main" 
</p><p>When the application is run, PC and timing trace will be turned on whenever the program address is equal to the address of "main".  From then on, PC and Timing data will be captured for every executed instruction until either a) The trace buffer is full (Halt on Buffer Full mode), b) the application is halted or c) End PC/Timing trace triggers are generated.
</p>
<h4><span class="mw-headline" id="End_Trace_Trigger">End Trace Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=10" title="Edit section: End Trace Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The End Trace Trigger works in the opposite manner of the Start Trace Trigger.  When the End Trace trigger is generated, it will turn off the specified trace stream.  An End Trace trigger genenerated without a corresponding trace stream already running has no effect.</li></ul>
<p><b>End Trace Trigger Example</b>
</p><p>Start PC, Timing trace when PC = "func1" 
End PC trace when PC = "func2"
</p><p>In this example, when the address of symbol func1 is encountered for the first time in the execution, Trace will begin capturing PC and timing data.  If "func2" is encountered before "func1", it has no effect because the PC trace stream has not yet been turned on.  Generating an End PC trace trigger when PC trace is not currently on has no effect.  Once "func1" has been encountered, and trace has started, it will capture PC and Timing data until we encounter the address of "func2".  Once we have encountered "func2", the PC trace stream will be turned off.  Note however, that we didn't specify ending the timing trace stream.  So this stream will continue to run.  In effect, it will keep counting CPU cycles even while we are not capturing PC trace information. 
</p><p>If, during the course of application execution, "func1" is called again, the PC trace stream will again be turned on.  The Start Timing trace trigger will have no effect because the timing trace stream is still on from the initial call of "func1".  The effect of keeping the timing stream enabled while PC trace was not being captured will be obvious in the results data.  When func2 is encountered for the first time, trace will capture that instruction, and then subsequently stop capturing PC trace data.  The last instruction captured will be assigned a cycle count.  For the purpose of this example, let's say the value is 10,000.  If the timing stream were turned off with the PC stream, then the cycle count attached to the 2nd execution of "func1" would be 10,001, as if there were no time delay between the two.  But if we allow the timing data to continue execution, the 2nd execution of "func1" will show a cycle count that reflects the time delay between executing "func2" the 1st time and executing "func1" the 2nd time.  For example, the value might be 18000, meaning that 8000 cycles elapsed between the first call of "func2" and the 2nd call of "func1".
</p>
<h4><span class="mw-headline" id="Store_Trace_Sample_Trigger">Store Trace Sample Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=11" title="Edit section: Store Trace Sample Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Where the behavior of the Start Trace Trigger and Stop Trace Trigger could be considered analogous to turning a normal light switch on and off, the behavior of the Store Trace Sample trigger can be considered analogous to a normally open push-button switch.  In the case of the push button switch, when the button is pushed, the light comes on.  And when the button is released, the light goes off.  So it is for the Store Trace Sample Trigger.  When the events that are configured to trigger the event is high (active), trace samples are captured.  When the same events go low (inactive) trace will no longer capture data</li></ul>
<p><b>Store Trace Sample Example</b>
</p><p>Store Read Data Trace Sample when 0x800000 &lt;= Read Address &lt;= 0x800010.
</p><p>When the application goes to read any piece of data to memory, trace will be turned on when the address of that reads in the specified range.  When a read instruction occurs, and the address is outside of the specified range, trace will not capture that read data because the trigger event logic is no longer active.
</p>
<table border="1">
<tbody><tr>
<td>
<p><b><a href="https://processors.wiki.ti.com/index.php?title=Corner_Case&amp;action=edit&amp;redlink=1" class="new" title="Corner Case (page does not exist)">Corner Case</a></b> 
</p>
<div class="floatleft"><a href="File_Corner.html" class="image"><img alt="Corner.jpg" src="https://processors.wiki.ti.com/images/8/8c/Corner.jpg" width="75" height="75" /></a></div> Consider an instance where two data reads occur in parallel.  If one of those reads is inside the specified range, and the other is outside of the specified range, Trace will actually capture both data values.  The triggering logic only specifies when to turn the trace stream on and off.  Trace will then (attempt to) capture all of the data in that stream.  There is no way to filter the additional values out of the trace stream.
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Suspend_Trace_Trigger">Suspend Trace Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=12" title="Edit section: Suspend Trace Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The Suspend Trace Trigger will temporarily turn off a combination of the three trace streams (PC/Timing/Data). When the logic of the trigger builder is true, the designated trace stream is turned off for as long as the logic remains in the true state.  When the logic goes false again, the trace stream is re-enabled.</li></ul>
<p><b>Suspend Trace Example</b>
</p><p>Do NOT trace when 0x08000000 &lt;= Program Address &lt;= 0x08010000
</p><p>This use case actually requires a pair of triggers.  Some trigger needs to initially turn the AET capture of trace on.  Assume that we have created one Trace job that starts capturing PC and Timing trace whenever the program address of MAIN is encountered. The second trigger could be used to suspend Program Trace whenever the Program Address value is in the designated range.  In this manner, any PC execution between 0x8000000 and 0x8010000 would be neglected, but the timing stream would continue to run.  When the execution of the application resumed outside of the specified range, trace capture would then resume.  Because the timing stream was not suspended, the trace output would indicate a difference in cycle count based on the length of execution of the code between 0x08000000 and 0x08001000.
</p>
<h4><span class="mw-headline" id="Trace_Marker_Trigger">Trace Marker Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=13" title="Edit section: Trace Marker Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Insert a marker into the trace stream.  The resulting data display will show where the marker was generated.  The trace marker works in somewhat of a one-shot fashion.  Once the trigger has been generated, it will not trigger again until the trace marker has been cleared.  When using trace through the CCS plugin, this will be done when trace is restarted.</li></ul>
<p><b>Trace Marker Example</b>
</p><p>Insert Trace marker at the point where Interrupt 9 occurs for the first time
</p><p>This use case would work in conjunction with a PC trace capture.  The PC trace data would show where the first instance of interrupt 9 occurred.  This could potentially be used to check for interrupt latency.  
</p>
<h4><span class="mw-headline" id="End_Trace_Trigger_2">End Trace Trigger</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=14" title="Edit section: End Trace Trigger">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>The End Trace Trigger is the highest priority trigger.  It will stop all trace streams.</li></ul>
<h2><span class="mw-headline" id="Trace_Jobs">Trace Jobs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=15" title="Edit section: Trace Jobs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:484px;"><a href="File_AET_High_Level.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/0/01/AET_High_Level.png" width="482" height="353" class="thumbimage" /></a>  <div class="thumbcaption">High Level View of AET Logic</div></div></div>
<p>A <i><b>Trace Job</b></i> is essentially a configuration logically connecting a combination of inputs to the AET Block to a specified output trigger, or set of output triggers.  In the AET Logic High  Level View Diagram, a <i><b>Trace Job</b></i> designates the connections made from the event Generation signals to the Event Combination logic known as a Trigger Builder.  The trace job also defines the logic in the Event Combiner that determines the combination of the four inputs that causes an output to be generated.  
</p><p>In the Code Composer Studio UBM, there are a number of semi-configured jobs provided.  A job can be selected based on the scenario that is desired, and then the specific details can be configured.  Each provided job is detailed below.  In each scenario, the type of data to be captured can also be selected.
</p>
<ul><li>Trace On
<ul><li>A <i>Trace On</i> Job essentially generates a Start Trace trigger for the specified trace streams immediately. If the CPU is halted at main, and a Trace On job is configured, Trace will capture execution beginning at the main statement.  It will continually capture the enabled streams until the streams are turned off by a <i>End All Trace</i> job, or the buffer fills.  A <i>Trace On</i> job can not be terminated with a <i>End Trace</i> job because <i>Trace On</i> is persistent. <i>Trace On</i> jobs are typically used with PC/Timing Trace Streams.  They are not typically useful for Data Streams due to bandwidth limitations.</li></ul></li></ul>
<ul><li>Start Trace
<ul><li>A <i>Start Trace</i> Job is similar to the <i>Trace On</i> Job, but is slightly different.  Where the <i>Trace On</i> job started trace immediately, regardless of what was going on in the application, the <i>Start Trace</i> job allows the user to specify a PC that triggers tracing.  A <i>Start Trace</i> job essentially turns on one or more of the trace streams, and they remain on.  If a Trace Stream is already on, the <i>Start Trace</i> trigger has no effect.  <i>Start Trace</i> jobs are typically used with PC/Timing Trace Streams.  They are not typically useful for Data Streams due to bandwidth limitations. A <i>Start Trace</i> job is not persistent, meaning the trace streams started with a <i>Start Trace</i> job can be turned off with a <i>End Trace</i> job. After a <i>End Trace</i> job is triggered, a <i>Start Trace</i> job can trigger trace to start again.</li></ul></li>
<li>End Trace
<ul><li>An <i>End Trace</i> Job is analogous to a <i>Start Trace</i> job, except with the opposite behavior. It will turn off the specified trace streams.  Creating an <i>End Trace</i> job without a corresponding <i>Start Trace</i> will have no effect, as none of the trace streams will ever get turned on.</li></ul></li>
<li>Trace In Range
<ul><li>A <i>Trace In Range</i> job allows the user to specify a range of PC addresses in which to capture Trace Data.  One use case might be to capture Trace Data only in a specified function.  The selected Trace Streams are turned on when the program address is within the specified range, and are turned off when the program address is outside that range.  <i>Trace in Range</i> jobs can be useful with PC and Data Trace Streams.</li></ul></li>
<li>Don't Trace In Range
<ul><li>A <i>Don't Trace In Range</i> job is the opposite of a <i>Trace in range</i> job.  A range is specified in the same way, except the logic is inverted.  When the program address is within the range, the trace streams are turned off.  When the program address is outside the range, the streams are turned on.  <i>Don't Trace in Range</i> jobs can be useful with PC and Data Trace Streams.</li></ul></li>
<li>Trace Variable
<ul><li>A <i>Trace Variable</i> job is quintessential data trace.  It allows the user to specify a variable, and allows trace to capture all reads and/or writes to that specific variable.  <i>Trace Variable</i> jobs are typically useful with Data Trace streams.</li></ul></li>
<li>Store Sample
<ul><li>A <i>Store Sample</i> job is basically a less restrictive version of the <i>Trace Variable</i>or <i>Trace in Range</i> jobs.  Where the <i>Trace Variable</i> job limits it's active scope to occasions where a specific memory location is read or written, a <i>Store Sample</i> job allows the user to set the parameters for when the trace streams are active or inactive.  Some possibilities are when a range of addresses is read or written to or when an event or set of events occur.  These jobs can be useful with both PC and Data Trace</li></ul></li>
<li>Don't Store Sample
<ul><li>A <i>Don't Store Sample</i> job typically works in conjunction with a <i>Start Trace</i> or <i>Trace On</i> job.  One of these jobs is used to start capturing trace data.  A <i>Don't Store Sample</i> job is used to suppress the trace capture during a specific set of conditions.</li></ul></li>
<li>Insert Trace Marker
<ul><li>An <i>Insert Trace Marker</i> job is typically used with PC trace and a <i>Trace On</i> or <i>Start Trace</i> job.  One of these two jobs will typically start trace, and the <i>Insert Trace Marker</i> job can be used to add a notation to the Trace output when a certain event occurs.  One example case might be noting within a set of PC trace data where a specific variable was written to.</li></ul></li>
<li>End All Trace
<ul><li><i>End All Trace</i> can be used to stop tracing of all streams (PC/Timing/Data).  Generating this trigger will immediately end all trace capture.  This is slightly more restrictive than the <i>End Trace</i> job.  The <i>End Trace</i> job allows the user to select the trace streams to be turned off.  The <i>End All Trace</i> trigger does not.  It will automatically end ALL trace streams. When using CCS an <i>End All Trace</i> trigger will also stop trace recording.</li></ul></li>
<li>User Script
<ul><li>A <i>User Script</i> job allows implementation of some jobs that are too complex to be able to create with the typical trace interface.  They typically generate trace data that can be post processed from some scripts in order to gather application data.  The scripts can be found <a rel="nofollow" class="external text" href="https://www-a.ti.com/downloads/sds_support/applications_packages/trace_csv_scripts/index.htm">here</a>.</li></ul></li></ul>
<h2><span class="mw-headline" id="Event_Trace">Event Trace</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=16" title="Edit section: Event Trace">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Event Trace is slightly different from Standard Trace in that it enables capturing of the CPU execution and timing with markers injected that indicate where selected events are occurring.  Event Trace provides correlation of up to 4 sets of events with PC and Timing data.  Essentially, output will look similar to standard PC+Timing trace output, except various samples will be tagged with the different event numbers.  With Event Trace you don't have the capability to select specific data to trace when the trigger occurs, like you would in a standard trace.  Tracing is essentially always on.
</p>
<h3><span class="mw-headline" id="Event_Families">Event Families</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit&amp;section=17" title="Edit section: Event Families">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are 3 different types of events that can be captured with Event Trace.  They are Memory Events, Stall Events, and Miscellaneous Events.  The list of events for a generic 64x+ device are below.  Each device also implements a custom set of events that are routed through the interrupt controller into the Miscellaneous Event group.  See the datasheet for the specific device for a comprehensive list of events.  
</p><p><br />
The standard list of events is as follows
</p>
<div style="padding:5px; background: #eeeeee; color: #FF0000">
<p><i><b>Important Note:</b></i><br />
</p><p><i><b>The software found on this site is available for download, but is no longer being actively developed. This wiki is in maintenance mode and the software is supported on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/">C64x Multi-core E2E forum</a></b></i>
</p>
</div> <p><br />
</p><p><br />
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">


<tbody><tr style="background: #DDFFDD;" align="center">
<th colspan="5">Memory Events
</th></tr>
<tr style="background: #DDFFFF;" align="center">
<th>Signal #
</th>
<th>Event Number
</th>
<th>Aligned
</th>
<th>Source
</th>
<th>Masked by Emulatable
</th></tr>
<tr>
<td>0
</td>
<td>L1D Read Hit SRAM A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>1
</td>
<td>L1D Read Hit SRAM B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>2
</td>
<td>L1D Read Hit Cache A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>3
</td>
<td>L1D Read Hit Cache B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>4
</td>
<td>L1D Write Hit, Tag Buffer Not Full A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>5
</td>
<td>L1D Write Hit, Tag Buffer Not Full B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>6
</td>
<td>L1D Write Hit, Tag Buffer Full A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>7
</td>
<td>L1D Write Hit, Tag Buffer Full B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>8
</td>
<td>L1D Read Miss, Hits L2 SRAM A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>9
</td>
<td>L1D Read Miss, Hits L2 SRAM B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>10
</td>
<td>L1D Read Miss, Hits L2 Cache A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>11
</td>
<td>L1D Read Miss, Hits L2 Cache B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>12
</td>
<td>L1D Read Miss, Hits External, Cacheable A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>13
</td>
<td>L1D Read Miss, Hits External, Cacheable B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>14
</td>
<td>L1D Read Miss, Hits External, non-Cacheable A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>15
</td>
<td>L1D Read Miss, Hits External, non-Cacheable B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>16
</td>
<td>L1D Write Miss, Write Buffer Not Full A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>17
</td>
<td>L1D Write Miss, Write Buffer Not Full B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>18
</td>
<td>L1D Write Miss, Write Buffer Full A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>19
</td>
<td>L1D Write Miss, Write Buffer Full B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>20
</td>
<td>L1D Read Miss, Tag/Victim/Write Buffer Flush A
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>21
</td>
<td>L1D Read Miss, Tag/Victim/Write Buffer Flush B
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>22
</td>
<td>CPU-CPU Bank Conflict
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>23
</td>
<td>CPU-Snoop Conflict (A or B)
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>24
</td>
<td>CPU-iDMA/EDMA Bank Conflict (A or B)
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>25
</td>
<td>L1P Read Hit SRAM
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>26
</td>
<td>L1P Read Hit Cache
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>27
</td>
<td>L1P Read Miss, Hits L2 SRAM
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>28
</td>
<td>L1P Read Miss, Hits L2 Cache
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>29
</td>
<td>L1P Read Miss, Hits External, Cacheable
</td>
<td>Yes
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>30
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>31
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">


<tbody><tr style="background: #DDFFDD;" align="center">
<th colspan="5">System Stall Events
</th></tr>
<tr style="background: #DDFFFF;" align="center">
<th>Signal #
</th>
<th>Event Number
</th>
<th>Aligned
</th>
<th>Source
</th>
<th>Masked by Emulatable
</th></tr>
<tr>
<td>0
</td>
<td>CPU Pipeline Stall
</td>
<td>No
</td>
<td>CPU
</td>
<td>YES
</td></tr>
<tr>
<td>1
</td>
<td>Cross Path Stall
</td>
<td>No
</td>
<td>CPU
</td>
<td>YES
</td></tr>
<tr>
<td>2
</td>
<td>Branch to Spanning Execute Packet Stall
</td>
<td>No
</td>
<td>CPU
</td>
<td>YES
</td></tr>
<tr>
<td>3
</td>
<td>External Functional Interface Stall
</td>
<td>No
</td>
<td>CPU
</td>
<td>YES
</td></tr>
<tr>
<td>4
</td>
<td>MVC Stall
</td>
<td>No
</td>
<td>CPU
</td>
<td>YES
</td></tr>
<tr>
<td>5
</td>
<td>L1P Other Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1P)
</td>
<td>YES
</td></tr>
<tr>
<td>6
</td>
<td>L1P Wait State Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1P)
</td>
<td>YES
</td></tr>
<tr>
<td>7
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>8
</td>
<td>L1P Miss Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1P)
</td>
<td>YES
</td></tr>
<tr>
<td>9
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>10
</td>
<td>L1D Other Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>11
</td>
<td>L1D Bank Conflict Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>12
</td>
<td>L1D DMA Conflict Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>13
</td>
<td>L1D Write Buffer Full Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>14
</td>
<td>L1D Tag Update Buffer Full Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>15
</td>
<td>L1D Line Fill Stall B
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>16
</td>
<td>L1D Line Fill Stall A
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>17
</td>
<td>L1D Write Buffer Flush Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>18
</td>
<td>L1D Victim Buffer Flush Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>19
</td>
<td>L1D Tag Update Buffer Flush Stall on Write Buffer Full
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>20
</td>
<td>L1D Tag Update Buffer Flush Stall on Read Miss
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>21
</td>
<td>L1D Snoop Conflict Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>22
</td>
<td>L1D Coherence Operation Conflict Stall
</td>
<td>No
</td>
<td>Prioritized (Memory Subsystem L1D)
</td>
<td>YES
</td></tr>
<tr>
<td>23
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>24
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>25
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>26
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>27
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>28
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>29
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>30
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr>
<tr>
<td>31
</td>
<td>RESERVED
</td>
<td>
</td>
<td>
</td>
<td>
</td></tr></tbody></table>
<p><br />
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">


<tbody><tr style="background: #DDFFDD;" align="center">
<th colspan="5">Miscellaneous Events
</th></tr>
<tr style="background: #DDFFFF;" align="center">
<th>Signal #
</th>
<th>Event Number
</th>
<th>Aligned
</th>
<th>Source
</th>
<th>Masked by Emulatable
</th></tr>
<tr>
<td>0
</td>
<td>Execute Cycles
</td>
<td>No
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>1
</td>
<td>Pipeline Stalls
</td>
<td>No
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>2
</td>
<td>Mark 0 Instruction
</td>
<td>Yes
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>3
</td>
<td>Mark 1 Instruction
</td>
<td>Yes
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>4
</td>
<td>Mark 2 Instruction
</td>
<td>Yes
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>5
</td>
<td>Mark 3 Instruction
</td>
<td>Yes
</td>
<td>CPU
</td>
<td>Yes
</td></tr>
<tr>
<td>6
</td>
<td>ET0
</td>
<td>No
</td>
<td>ECM
</td>
<td>No
</td></tr>
<tr>
<td>7
</td>
<td>ET1
</td>
<td>No
</td>
<td>ECM
</td>
<td>No
</td></tr>
<tr>
<td>8
</td>
<td>IACK
</td>
<td>No
</td>
<td>CPU
</td>
<td>No
</td></tr>
<tr>
<td>9
</td>
<td>AEGEVT 0 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>10
</td>
<td>AEGEVT 1 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>11
</td>
<td>AEGEVT 2 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>12
</td>
<td>AEGEVT 3 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>13
</td>
<td>AEGEVT 4 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>14
</td>
<td>AEGEVT 5 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>15
</td>
<td>AEGEVT 6 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>16
</td>
<td>AEGEVT 7 (Configured through the Interrupt Controller)
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>Depends on Int Cntl Configuration
</td></tr>
<tr>
<td>17
</td>
<td>EXCEP
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>No
</td></tr>
<tr>
<td>18
</td>
<td>EXC
</td>
<td>No
</td>
<td>CPU
</td>
<td>No
</td></tr>
<tr>
<td>19
</td>
<td>NMI
</td>
<td>No
</td>
<td>Interrupt Controller
</td>
<td>No
</td></tr>
<tr>
<td>20
</td>
<td>RTDX_RX_END
</td>
<td>No
</td>
<td>RTDX
</td>
<td>No
</td></tr>
<tr>
<td>21
</td>
<td>RTDX_TX_END
</td>
<td>No
</td>
<td>RTDX
</td>
<td>No
</td></tr>
<tr>
<td>22
</td>
<td>DTDMA END
</td>
<td>No
</td>
<td>DTDMA
</td>
<td>No
</td></tr>
<tr>
<td>23
</td>
<td>L1D Write Miss, hits L2 SRAM
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>24
</td>
<td>L1D Write Miss, hits L2 Cache
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>25
</td>
<td>L1D Write Miss, hits external, cacheable
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>26
</td>
<td>L1D Write miss, hits external, non-cacheable
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>27
</td>
<td>Dirty Victim Writeback from L2
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>28
</td>
<td>DMA Snoop read
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>29
</td>
<td>DMA Snoop Write
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>30
</td>
<td>Tag Update Queued Tag Update Buffer
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr>
<tr>
<td>31
</td>
<td>Dirty Victim Writeback from L1D
</td>
<td>No
</td>
<td>Memory Subsystem
</td>
<td>Yes
</td></tr></tbody></table>
<p><br />
</p><p><br />
<a href="https://processors.wiki.ti.com/index.php?title=AET_Logic&amp;action=edit&amp;redlink=1" class="new" title="AET Logic (page does not exist)">AET Logic</a>
</p><p><a href="https://processors.wiki.ti.com/index.php?title=Aetlib&amp;action=edit&amp;redlink=1" class="new" title="Aetlib (page does not exist)">Aetlib</a>
</p>
<!-- 
NewPP limit report
Cached time: 20201130221315
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.106 seconds
Real time usage: 0.111 seconds
Preprocessor visited node count: 106/1000000
Preprocessor generated node count: 287/1000000
Post‐expand include size: 9928/2097152 bytes
Template argument size: 1296/2097152 bytes
Highest expansion depth: 3/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    9.409      1 -total
 39.19%    3.687      1 C64x+_AET_Event_Signals
 17.27%    1.625      1 Template:UsefulTip
 16.87%    1.587      1 Template:Warning
 15.56%    1.464      3 Template:Prettytable
 14.00%    1.317      1 Template:CornerCase
  2.89%    0.272      1 AET_Logic
  2.73%    0.257      1 Aetlib
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:4260-0!canonical and timestamp 20201130221315 and revision id 130876
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Trace Functionality And Capabilities</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>Trace Functionality And Capabilities</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>Trace Functionality And Capabilities</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;oldid=130876">https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;oldid=130876</a>"					</div>
				<div id="catlinks" class="catlinks catlinks-allhidden" data-mw="interface"></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=Trace+Functionality+And+Capabilities" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="Trace_Functionality_And_Capabilities.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:Trace_Functionality_And_Capabilities&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="Trace_Functionality_And_Capabilities.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/Trace_Functionality_And_Capabilities.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/Trace_Functionality_And_Capabilities.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;oldid=130876" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=Trace_Functionality_And_Capabilities&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 1 February 2013, at 11:09.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.106","walltime":"0.111","ppvisitednodes":{"value":106,"limit":1000000},"ppgeneratednodes":{"value":287,"limit":1000000},"postexpandincludesize":{"value":9928,"limit":2097152},"templateargumentsize":{"value":1296,"limit":2097152},"expansiondepth":{"value":3,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    9.409      1 -total"," 39.19%    3.687      1 C64x+_AET_Event_Signals"," 17.27%    1.625      1 Template:UsefulTip"," 16.87%    1.587      1 Template:Warning"," 15.56%    1.464      3 Template:Prettytable"," 14.00%    1.317      1 Template:CornerCase","  2.89%    0.272      1 AET_Logic","  2.73%    0.257      1 Aetlib"]},"cachereport":{"timestamp":"20201130221315","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":229});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/Trace_Functionality_And_Capabilities by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 06:11:08 GMT -->
</html>
