|DE2_115_Default
CLOCK_50 => CLOCK_50.IN6
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => ~NO_FANOUT~
ENETCLK_25 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT <= <GND>
LEDG[0] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= Cont[24].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= Cont[25].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= Cont[26].DB_MAX_OUTPUT_PORT_TYPE
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => KEY[2].IN4
KEY[3] => always2.IN0
KEY[3] => key1_reg.DATAB
SW[0] => always2.IN0
SW[0] => sw0_reg.DATAB
SW[1] => always2.IN0
SW[1] => sw1_reg.DATAB
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => SW[17].IN1
HEX0[0] <= SEG7_LUT_8:u0.oSEG0
HEX0[1] <= SEG7_LUT_8:u0.oSEG0
HEX0[2] <= SEG7_LUT_8:u0.oSEG0
HEX0[3] <= SEG7_LUT_8:u0.oSEG0
HEX0[4] <= SEG7_LUT_8:u0.oSEG0
HEX0[5] <= SEG7_LUT_8:u0.oSEG0
HEX0[6] <= SEG7_LUT_8:u0.oSEG0
HEX1[0] <= SEG7_LUT_8:u0.oSEG1
HEX1[1] <= SEG7_LUT_8:u0.oSEG1
HEX1[2] <= SEG7_LUT_8:u0.oSEG1
HEX1[3] <= SEG7_LUT_8:u0.oSEG1
HEX1[4] <= SEG7_LUT_8:u0.oSEG1
HEX1[5] <= SEG7_LUT_8:u0.oSEG1
HEX1[6] <= SEG7_LUT_8:u0.oSEG1
HEX2[0] <= SEG7_LUT_8:u0.oSEG2
HEX2[1] <= SEG7_LUT_8:u0.oSEG2
HEX2[2] <= SEG7_LUT_8:u0.oSEG2
HEX2[3] <= SEG7_LUT_8:u0.oSEG2
HEX2[4] <= SEG7_LUT_8:u0.oSEG2
HEX2[5] <= SEG7_LUT_8:u0.oSEG2
HEX2[6] <= SEG7_LUT_8:u0.oSEG2
HEX3[0] <= SEG7_LUT_8:u0.oSEG3
HEX3[1] <= SEG7_LUT_8:u0.oSEG3
HEX3[2] <= SEG7_LUT_8:u0.oSEG3
HEX3[3] <= SEG7_LUT_8:u0.oSEG3
HEX3[4] <= SEG7_LUT_8:u0.oSEG3
HEX3[5] <= SEG7_LUT_8:u0.oSEG3
HEX3[6] <= SEG7_LUT_8:u0.oSEG3
HEX4[0] <= SEG7_LUT_8:u0.oSEG4
HEX4[1] <= SEG7_LUT_8:u0.oSEG4
HEX4[2] <= SEG7_LUT_8:u0.oSEG4
HEX4[3] <= SEG7_LUT_8:u0.oSEG4
HEX4[4] <= SEG7_LUT_8:u0.oSEG4
HEX4[5] <= SEG7_LUT_8:u0.oSEG4
HEX4[6] <= SEG7_LUT_8:u0.oSEG4
HEX5[0] <= SEG7_LUT_8:u0.oSEG5
HEX5[1] <= SEG7_LUT_8:u0.oSEG5
HEX5[2] <= SEG7_LUT_8:u0.oSEG5
HEX5[3] <= SEG7_LUT_8:u0.oSEG5
HEX5[4] <= SEG7_LUT_8:u0.oSEG5
HEX5[5] <= SEG7_LUT_8:u0.oSEG5
HEX5[6] <= SEG7_LUT_8:u0.oSEG5
HEX6[0] <= SEG7_LUT_8:u0.oSEG6
HEX6[1] <= SEG7_LUT_8:u0.oSEG6
HEX6[2] <= SEG7_LUT_8:u0.oSEG6
HEX6[3] <= SEG7_LUT_8:u0.oSEG6
HEX6[4] <= SEG7_LUT_8:u0.oSEG6
HEX6[5] <= SEG7_LUT_8:u0.oSEG6
HEX6[6] <= SEG7_LUT_8:u0.oSEG6
HEX7[0] <= SEG7_LUT_8:u0.oSEG7
HEX7[1] <= SEG7_LUT_8:u0.oSEG7
HEX7[2] <= SEG7_LUT_8:u0.oSEG7
HEX7[3] <= SEG7_LUT_8:u0.oSEG7
HEX7[4] <= SEG7_LUT_8:u0.oSEG7
HEX7[5] <= SEG7_LUT_8:u0.oSEG7
HEX7[6] <= SEG7_LUT_8:u0.oSEG7
LCD_BLON <= <GND>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
LCD_EN <= LCD_TEST:u5.LCD_EN
LCD_ON <= <VCC>
LCD_RS <= LCD_TEST:u5.LCD_RS
LCD_RW <= LCD_TEST:u5.LCD_RW
UART_CTS <= <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>
PS2_CLK <> KEYBOARD_DEC:u6.iKeyboard_CLOCK
PS2_DAT <> KEYBOARD_DEC:u6.iKeyboard_DATA
PS2_CLK2 <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK <= SD_CLK.DB_MAX_OUTPUT_PORT_TYPE
SD_CMD <> SD_CMD
SD_DAT[0] <> SD_DAT[0]
SD_DAT[0] <> SD_DAT[0]
SD_DAT[0] <> SD_DAT[0]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[1] <> SD_DAT[1]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[2] <> SD_DAT[2]
SD_DAT[3] <> SD_DAT[3]
SD_DAT[3] <> SD_DAT[3]
SD_DAT[3] <> SD_DAT[3]
SD_WP_N => ~NO_FANOUT~
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_BLANK_N <= VGA_Controller:u1.oVGA_BLANK
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_SYNC_N <= VGA_Controller:u1.oVGA_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_BCLK <> AUDIO_DAC:u4.oAUD_BCK
AUD_BCLK <> AUD_BCLK
AUD_DACDAT <= AUD_DACDAT.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <> AUDIO_DAC:u4.oAUD_LRCK
AUD_DACLRCK <> AUD_DACLRCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SCLK <= EEP_I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SDAT <> EEP_I2C_SDAT
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
I2C_SDAT <> I2C_SDAT
ENET0_GTX_CLK <= <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_MDC <= <GND>
ENET0_MDIO => ~NO_FANOUT~
ENET0_RST_N <= <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] <= <GND>
ENET0_TX_DATA[1] <= <GND>
ENET0_TX_DATA[2] <= <GND>
ENET0_TX_DATA[3] <= <GND>
ENET0_TX_EN <= <GND>
ENET0_TX_ER <= <GND>
ENET0_LINK100 => ~NO_FANOUT~
ENET1_GTX_CLK <= <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_MDC <= <GND>
ENET1_MDIO => ~NO_FANOUT~
ENET1_RST_N <= <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] <= <GND>
ENET1_TX_DATA[1] <= <GND>
ENET1_TX_DATA[2] <= <GND>
ENET1_TX_DATA[3] <= <GND>
ENET1_TX_EN <= <GND>
ENET1_TX_ER <= <GND>
ENET1_LINK100 => ~NO_FANOUT~
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <VCC>
TD_VS => ~NO_FANOUT~
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_WR_N <= <GND>
OTG_RD_N <= <GND>
OTG_INT => ~NO_FANOUT~
OTG_RST_N <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>
DRAM_RAS_N <= <GND>
DRAM_WE_N <= <GND>
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_ADDR[18] <= <GND>
SRAM_ADDR[19] <= <GND>
SRAM_CE_N <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_LB_N <= <GND>
SRAM_OE_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= <GND>
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_ADDR[22] <= <GND>
FL_CE_N <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_OE_N <= <GND>
FL_RST_N <= <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N <= <GND>
FL_WP_N <= <GND>
GPIO[0] <> GPIO[0]
GPIO[0] <> GPIO[0]
GPIO[1] <> GPIO[1]
GPIO[1] <> GPIO[1]
GPIO[2] <> GPIO[2]
GPIO[2] <> GPIO[2]
GPIO[3] <> GPIO[3]
GPIO[3] <> GPIO[3]
GPIO[4] <> GPIO[4]
GPIO[4] <> GPIO[4]
GPIO[5] <> GPIO[5]
GPIO[5] <> GPIO[5]
GPIO[6] <> GPIO[6]
GPIO[6] <> GPIO[6]
GPIO[7] <> GPIO[7]
GPIO[7] <> GPIO[7]
GPIO[8] <> GPIO[8]
GPIO[8] <> GPIO[8]
GPIO[9] <> GPIO[9]
GPIO[9] <> GPIO[9]
GPIO[10] <> GPIO[10]
GPIO[10] <> GPIO[10]
GPIO[11] <> GPIO[11]
GPIO[11] <> GPIO[11]
GPIO[12] <> GPIO[12]
GPIO[12] <> GPIO[12]
GPIO[13] <> GPIO[13]
GPIO[13] <> GPIO[13]
GPIO[14] <> GPIO[14]
GPIO[14] <> GPIO[14]
GPIO[15] <> GPIO[15]
GPIO[15] <> GPIO[15]
GPIO[16] <> GPIO[16]
GPIO[16] <> GPIO[16]
GPIO[17] <> GPIO[17]
GPIO[17] <> GPIO[17]
GPIO[18] <> GPIO[18]
GPIO[18] <> GPIO[18]
GPIO[19] <> GPIO[19]
GPIO[19] <> GPIO[19]
GPIO[20] <> GPIO[20]
GPIO[20] <> GPIO[20]
GPIO[21] <> GPIO[21]
GPIO[21] <> GPIO[21]
GPIO[22] <> GPIO[22]
GPIO[22] <> GPIO[22]
GPIO[23] <> GPIO[23]
GPIO[23] <> GPIO[23]
GPIO[24] <> GPIO[24]
GPIO[24] <> GPIO[24]
GPIO[25] <> GPIO[25]
GPIO[25] <> GPIO[25]
GPIO[26] <> GPIO[26]
GPIO[26] <> GPIO[26]
GPIO[27] <> GPIO[27]
GPIO[27] <> GPIO[27]
GPIO[28] <> GPIO[28]
GPIO[28] <> GPIO[28]
GPIO[29] <> GPIO[29]
GPIO[29] <> GPIO[29]
GPIO[30] <> GPIO[30]
GPIO[30] <> GPIO[30]
GPIO[31] <> GPIO[31]
GPIO[31] <> GPIO[31]
GPIO[32] <> GPIO[32]
GPIO[32] <> GPIO[32]
GPIO[33] <> GPIO[33]
GPIO[33] <> GPIO[33]
GPIO[34] <> GPIO[34]
GPIO[34] <> GPIO[34]
GPIO[35] <> GPIO[35]
GPIO[35] <> GPIO[35]
HSMC_CLKIN_P1 => ~NO_FANOUT~
HSMC_CLKIN_P2 => ~NO_FANOUT~
HSMC_CLKIN0 => ~NO_FANOUT~
HSMC_CLKOUT_P1 <= <GND>
HSMC_CLKOUT_P2 <= <GND>
HSMC_CLKOUT0 <= <GND>
HSMC_D[0] <> <UNC>
HSMC_D[1] <> <UNC>
HSMC_D[2] <> <UNC>
HSMC_D[3] <> <UNC>
HSMC_RX_D_P[0] => ~NO_FANOUT~
HSMC_RX_D_P[1] => ~NO_FANOUT~
HSMC_RX_D_P[2] => ~NO_FANOUT~
HSMC_RX_D_P[3] => ~NO_FANOUT~
HSMC_RX_D_P[4] => ~NO_FANOUT~
HSMC_RX_D_P[5] => ~NO_FANOUT~
HSMC_RX_D_P[6] => ~NO_FANOUT~
HSMC_RX_D_P[7] => ~NO_FANOUT~
HSMC_RX_D_P[8] => ~NO_FANOUT~
HSMC_RX_D_P[9] => ~NO_FANOUT~
HSMC_RX_D_P[10] => ~NO_FANOUT~
HSMC_RX_D_P[11] => ~NO_FANOUT~
HSMC_RX_D_P[12] => ~NO_FANOUT~
HSMC_RX_D_P[13] => ~NO_FANOUT~
HSMC_RX_D_P[14] => ~NO_FANOUT~
HSMC_RX_D_P[15] => ~NO_FANOUT~
HSMC_RX_D_P[16] => ~NO_FANOUT~
HSMC_TX_D_P[0] <= <GND>
HSMC_TX_D_P[1] <= <GND>
HSMC_TX_D_P[2] <= <GND>
HSMC_TX_D_P[3] <= <GND>
HSMC_TX_D_P[4] <= <GND>
HSMC_TX_D_P[5] <= <GND>
HSMC_TX_D_P[6] <= <GND>
HSMC_TX_D_P[7] <= <GND>
HSMC_TX_D_P[8] <= <GND>
HSMC_TX_D_P[9] <= <GND>
HSMC_TX_D_P[10] <= <GND>
HSMC_TX_D_P[11] <= <GND>
HSMC_TX_D_P[12] <= <GND>
HSMC_TX_D_P[13] <= <GND>
HSMC_TX_D_P[14] <= <GND>
HSMC_TX_D_P[15] <= <GND>
HSMC_TX_D_P[16] <= <GND>
EX_IO[0] <> <UNC>
EX_IO[1] <> <UNC>
EX_IO[2] <> <UNC>
EX_IO[3] <> <UNC>
EX_IO[4] <> <UNC>
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>


|DE2_115_Default|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|VGA_Audio_PLL:p1
areset => areset.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => altpll_k3n2:auto_generated.inclk[0]
inclk[1] => altpll_k3n2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_k3n2:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE2_115_Default|SEG7_LUT_8:u0
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_Default|VGA_Controller:u1
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[0] => oVGA_B.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[1] => oVGA_G.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[2] => oVGA_R.OUTPUTSELECT
iCursor_RGB_EN[3] => always1.IN1
iCursor_X[0] => Equal0.IN53
iCursor_X[0] => Add4.IN22
iCursor_X[0] => Add6.IN22
iCursor_X[1] => Equal0.IN52
iCursor_X[1] => Add4.IN21
iCursor_X[1] => Add6.IN21
iCursor_X[2] => Add5.IN3
iCursor_X[3] => Add5.IN2
iCursor_X[4] => Add5.IN1
iCursor_X[5] => Add5.IN8
iCursor_X[6] => Add5.IN7
iCursor_X[7] => Add5.IN0
iCursor_X[8] => Add5.IN6
iCursor_X[9] => Add5.IN5
iCursor_Y[0] => Equal3.IN53
iCursor_Y[0] => Add7.IN22
iCursor_Y[0] => Add9.IN22
iCursor_Y[1] => Add8.IN1
iCursor_Y[2] => Add8.IN9
iCursor_Y[3] => Add8.IN8
iCursor_Y[4] => Add8.IN7
iCursor_Y[5] => Add8.IN0
iCursor_Y[6] => Add8.IN6
iCursor_Y[7] => Add8.IN5
iCursor_Y[8] => Add8.IN4
iCursor_Y[9] => Add8.IN3
iCursor_R[0] => Cur_Color_R.DATAB
iCursor_R[1] => Cur_Color_R.DATAB
iCursor_R[2] => Cur_Color_R.DATAB
iCursor_R[3] => Cur_Color_R.DATAB
iCursor_R[4] => Cur_Color_R.DATAB
iCursor_R[5] => Cur_Color_R.DATAB
iCursor_R[6] => Cur_Color_R.DATAB
iCursor_R[7] => Cur_Color_R.DATAB
iCursor_R[8] => Cur_Color_R.DATAB
iCursor_R[9] => Cur_Color_R.DATAB
iCursor_G[0] => Cur_Color_G.DATAB
iCursor_G[1] => Cur_Color_G.DATAB
iCursor_G[2] => Cur_Color_G.DATAB
iCursor_G[3] => Cur_Color_G.DATAB
iCursor_G[4] => Cur_Color_G.DATAB
iCursor_G[5] => Cur_Color_G.DATAB
iCursor_G[6] => Cur_Color_G.DATAB
iCursor_G[7] => Cur_Color_G.DATAB
iCursor_G[8] => Cur_Color_G.DATAB
iCursor_G[9] => Cur_Color_G.DATAB
iCursor_B[0] => Cur_Color_B.DATAB
iCursor_B[1] => Cur_Color_B.DATAB
iCursor_B[2] => Cur_Color_B.DATAB
iCursor_B[3] => Cur_Color_B.DATAB
iCursor_B[4] => Cur_Color_B.DATAB
iCursor_B[5] => Cur_Color_B.DATAB
iCursor_B[6] => Cur_Color_B.DATAB
iCursor_B[7] => Cur_Color_B.DATAB
iCursor_B[8] => Cur_Color_B.DATAB
iCursor_B[9] => Cur_Color_B.DATAB
iRed[0] => Cur_Color_R.DATAA
iRed[0] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[1] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[2] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[3] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[4] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[5] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[6] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[7] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[8] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iRed[9] => Cur_Color_R.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[0] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[1] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[2] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[3] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[4] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[5] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[6] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[7] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[8] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iGreen[9] => Cur_Color_G.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[0] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[1] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[2] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[3] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[4] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[5] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[6] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[7] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[8] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
iBlue[9] => Cur_Color_B.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWen <= oWen~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[9].CLK
iCLK => oWen~reg0.CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => oWen~reg0.ACLR
iRST_N => oAddress[0]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR


|DE2_115_Default|VGA_OSD_RAM:u2
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => ADDR_d[1].DATAIN
iVGA_ADDR[2] => ADDR_d[2].DATAIN
iVGA_ADDR[3] => iVGA_ADDR[3].IN1
iVGA_ADDR[4] => iVGA_ADDR[4].IN1
iVGA_ADDR[5] => iVGA_ADDR[5].IN1
iVGA_ADDR[6] => iVGA_ADDR[6].IN1
iVGA_ADDR[7] => iVGA_ADDR[7].IN1
iVGA_ADDR[8] => iVGA_ADDR[8].IN1
iVGA_ADDR[9] => iVGA_ADDR[9].IN1
iVGA_ADDR[10] => iVGA_ADDR[10].IN1
iVGA_ADDR[11] => iVGA_ADDR[11].IN1
iVGA_ADDR[12] => iVGA_ADDR[12].IN1
iVGA_ADDR[13] => iVGA_ADDR[13].IN1
iVGA_ADDR[14] => iVGA_ADDR[14].IN1
iVGA_ADDR[15] => iVGA_ADDR[15].IN1
iVGA_ADDR[16] => iVGA_ADDR[16].IN1
iVGA_ADDR[17] => iVGA_ADDR[17].IN1
iVGA_ADDR[18] => iVGA_ADDR[18].IN1
iVGA_CLK => iVGA_CLK.IN1
iWR_DATA => iWR_DATA.IN1
iWR_ADDR[0] => WR_ADDR_d[0].DATAIN
iWR_ADDR[1] => WR_ADDR_d[1].DATAIN
iWR_ADDR[2] => WR_ADDR_d[2].DATAIN
iWR_ADDR[3] => WR_ADDR_d[3].DATAIN
iWR_ADDR[4] => WR_ADDR_d[4].DATAIN
iWR_ADDR[5] => WR_ADDR_d[5].DATAIN
iWR_ADDR[6] => WR_ADDR_d[6].DATAIN
iWR_ADDR[7] => WR_ADDR_d[7].DATAIN
iWR_ADDR[8] => WR_ADDR_d[8].DATAIN
iWR_ADDR[9] => WR_ADDR_d[9].DATAIN
iWR_ADDR[10] => WR_ADDR_d[10].DATAIN
iWR_ADDR[11] => WR_ADDR_d[11].DATAIN
iWR_ADDR[12] => WR_ADDR_d[12].DATAIN
iWR_ADDR[13] => WR_ADDR_d[13].DATAIN
iWR_ADDR[14] => WR_ADDR_d[14].DATAIN
iWR_ADDR[15] => WR_ADDR_d[15].DATAIN
iWR_ADDR[16] => WR_ADDR_d[16].DATAIN
iWR_ADDR[17] => WR_ADDR_d[17].DATAIN
iWR_ADDR[18] => WR_ADDR_d[18].DATAIN
iWR_EN => Wen_d.DATAIN
iWR_CLK => iWR_CLK.IN1
iON_R[0] => oRed.DATAB
iON_R[1] => oRed.DATAB
iON_R[2] => oRed.DATAB
iON_R[3] => oRed.DATAB
iON_R[4] => oRed.DATAB
iON_R[5] => oRed.DATAB
iON_R[6] => oRed.DATAB
iON_R[7] => oRed.DATAB
iON_R[8] => oRed.DATAB
iON_R[9] => oRed.DATAB
iON_G[0] => oGreen.DATAB
iON_G[1] => oGreen.DATAB
iON_G[2] => oGreen.DATAB
iON_G[3] => oGreen.DATAB
iON_G[4] => oGreen.DATAB
iON_G[5] => oGreen.DATAB
iON_G[6] => oGreen.DATAB
iON_G[7] => oGreen.DATAB
iON_G[8] => oGreen.DATAB
iON_G[9] => oGreen.DATAB
iON_B[0] => oBlue.DATAB
iON_B[1] => oBlue.DATAB
iON_B[2] => oBlue.DATAB
iON_B[3] => oBlue.DATAB
iON_B[4] => oBlue.DATAB
iON_B[5] => oBlue.DATAB
iON_B[6] => oBlue.DATAB
iON_B[7] => oBlue.DATAB
iON_B[8] => oBlue.DATAB
iON_B[9] => oBlue.DATAB
iOFF_R[0] => oRed.DATAA
iOFF_R[1] => oRed.DATAA
iOFF_R[2] => oRed.DATAA
iOFF_R[3] => oRed.DATAA
iOFF_R[4] => oRed.DATAA
iOFF_R[5] => oRed.DATAA
iOFF_R[6] => oRed.DATAA
iOFF_R[7] => oRed.DATAA
iOFF_R[8] => oRed.DATAA
iOFF_R[9] => oRed.DATAA
iOFF_G[0] => oGreen.DATAA
iOFF_G[1] => oGreen.DATAA
iOFF_G[2] => oGreen.DATAA
iOFF_G[3] => oGreen.DATAA
iOFF_G[4] => oGreen.DATAA
iOFF_G[5] => oGreen.DATAA
iOFF_G[6] => oGreen.DATAA
iOFF_G[7] => oGreen.DATAA
iOFF_G[8] => oGreen.DATAA
iOFF_G[9] => oGreen.DATAA
iOFF_B[0] => oBlue.DATAA
iOFF_B[1] => oBlue.DATAA
iOFF_B[2] => oBlue.DATAA
iOFF_B[3] => oBlue.DATAA
iOFF_B[4] => oBlue.DATAA
iOFF_B[5] => oBlue.DATAA
iOFF_B[6] => oBlue.DATAA
iOFF_B[7] => oBlue.DATAA
iOFF_B[8] => oBlue.DATAA
iOFF_B[9] => oBlue.DATAA
iRST_N => Wen_ddd.ACLR
iRST_N => Wen_dd.ACLR
iRST_N => Wen_d.ACLR
iRST_N => WR_ADDR_ddd[0].ACLR
iRST_N => WR_ADDR_ddd[1].ACLR
iRST_N => WR_ADDR_ddd[2].ACLR
iRST_N => WR_ADDR_ddd[3].ACLR
iRST_N => WR_ADDR_ddd[4].ACLR
iRST_N => WR_ADDR_ddd[5].ACLR
iRST_N => WR_ADDR_ddd[6].ACLR
iRST_N => WR_ADDR_ddd[7].ACLR
iRST_N => WR_ADDR_ddd[8].ACLR
iRST_N => WR_ADDR_ddd[9].ACLR
iRST_N => WR_ADDR_ddd[10].ACLR
iRST_N => WR_ADDR_ddd[11].ACLR
iRST_N => WR_ADDR_ddd[12].ACLR
iRST_N => WR_ADDR_ddd[13].ACLR
iRST_N => WR_ADDR_ddd[14].ACLR
iRST_N => WR_ADDR_ddd[15].ACLR
iRST_N => WR_ADDR_ddd[16].ACLR
iRST_N => WR_ADDR_ddd[17].ACLR
iRST_N => WR_ADDR_ddd[18].ACLR
iRST_N => WR_ADDR_dd[0].ACLR
iRST_N => WR_ADDR_dd[1].ACLR
iRST_N => WR_ADDR_dd[2].ACLR
iRST_N => WR_ADDR_dd[3].ACLR
iRST_N => WR_ADDR_dd[4].ACLR
iRST_N => WR_ADDR_dd[5].ACLR
iRST_N => WR_ADDR_dd[6].ACLR
iRST_N => WR_ADDR_dd[7].ACLR
iRST_N => WR_ADDR_dd[8].ACLR
iRST_N => WR_ADDR_dd[9].ACLR
iRST_N => WR_ADDR_dd[10].ACLR
iRST_N => WR_ADDR_dd[11].ACLR
iRST_N => WR_ADDR_dd[12].ACLR
iRST_N => WR_ADDR_dd[13].ACLR
iRST_N => WR_ADDR_dd[14].ACLR
iRST_N => WR_ADDR_dd[15].ACLR
iRST_N => WR_ADDR_dd[16].ACLR
iRST_N => WR_ADDR_dd[17].ACLR
iRST_N => WR_ADDR_dd[18].ACLR
iRST_N => WR_ADDR_d[0].ACLR
iRST_N => WR_ADDR_d[1].ACLR
iRST_N => WR_ADDR_d[2].ACLR
iRST_N => WR_ADDR_d[3].ACLR
iRST_N => WR_ADDR_d[4].ACLR
iRST_N => WR_ADDR_d[5].ACLR
iRST_N => WR_ADDR_d[6].ACLR
iRST_N => WR_ADDR_d[7].ACLR
iRST_N => WR_ADDR_d[8].ACLR
iRST_N => WR_ADDR_d[9].ACLR
iRST_N => WR_ADDR_d[10].ACLR
iRST_N => WR_ADDR_d[11].ACLR
iRST_N => WR_ADDR_d[12].ACLR
iRST_N => WR_ADDR_d[13].ACLR
iRST_N => WR_ADDR_d[14].ACLR
iRST_N => WR_ADDR_d[15].ACLR
iRST_N => WR_ADDR_d[16].ACLR
iRST_N => WR_ADDR_d[17].ACLR
iRST_N => WR_ADDR_d[18].ACLR
iRST_N => ADDR_dd[0].ACLR
iRST_N => ADDR_dd[1].ACLR
iRST_N => ADDR_dd[2].ACLR
iRST_N => ADDR_d[0].ACLR
iRST_N => ADDR_d[1].ACLR
iRST_N => ADDR_d[2].ACLR
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[9]~reg0.ACLR


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0
data[0] => data[0].IN1
wren => wren.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wraddress[12] => wraddress[12].IN1
wraddress[13] => wraddress[13].IN1
wraddress[14] => wraddress[14].IN1
wraddress[15] => wraddress[15].IN1
wraddress[16] => wraddress[16].IN1
wraddress[17] => wraddress[17].IN1
wraddress[18] => wraddress[18].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
rdaddress[12] => rdaddress[12].IN1
rdaddress[13] => rdaddress[13].IN1
rdaddress[14] => rdaddress[14].IN1
rdaddress[15] => rdaddress[15].IN1
wrclock => wrclock.IN1
rdclock => rdclock.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_cco1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cco1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_cco1:auto_generated.address_a[0]
address_a[1] => altsyncram_cco1:auto_generated.address_a[1]
address_a[2] => altsyncram_cco1:auto_generated.address_a[2]
address_a[3] => altsyncram_cco1:auto_generated.address_a[3]
address_a[4] => altsyncram_cco1:auto_generated.address_a[4]
address_a[5] => altsyncram_cco1:auto_generated.address_a[5]
address_a[6] => altsyncram_cco1:auto_generated.address_a[6]
address_a[7] => altsyncram_cco1:auto_generated.address_a[7]
address_a[8] => altsyncram_cco1:auto_generated.address_a[8]
address_a[9] => altsyncram_cco1:auto_generated.address_a[9]
address_a[10] => altsyncram_cco1:auto_generated.address_a[10]
address_a[11] => altsyncram_cco1:auto_generated.address_a[11]
address_a[12] => altsyncram_cco1:auto_generated.address_a[12]
address_a[13] => altsyncram_cco1:auto_generated.address_a[13]
address_a[14] => altsyncram_cco1:auto_generated.address_a[14]
address_a[15] => altsyncram_cco1:auto_generated.address_a[15]
address_a[16] => altsyncram_cco1:auto_generated.address_a[16]
address_a[17] => altsyncram_cco1:auto_generated.address_a[17]
address_a[18] => altsyncram_cco1:auto_generated.address_a[18]
address_b[0] => altsyncram_cco1:auto_generated.address_b[0]
address_b[1] => altsyncram_cco1:auto_generated.address_b[1]
address_b[2] => altsyncram_cco1:auto_generated.address_b[2]
address_b[3] => altsyncram_cco1:auto_generated.address_b[3]
address_b[4] => altsyncram_cco1:auto_generated.address_b[4]
address_b[5] => altsyncram_cco1:auto_generated.address_b[5]
address_b[6] => altsyncram_cco1:auto_generated.address_b[6]
address_b[7] => altsyncram_cco1:auto_generated.address_b[7]
address_b[8] => altsyncram_cco1:auto_generated.address_b[8]
address_b[9] => altsyncram_cco1:auto_generated.address_b[9]
address_b[10] => altsyncram_cco1:auto_generated.address_b[10]
address_b[11] => altsyncram_cco1:auto_generated.address_b[11]
address_b[12] => altsyncram_cco1:auto_generated.address_b[12]
address_b[13] => altsyncram_cco1:auto_generated.address_b[13]
address_b[14] => altsyncram_cco1:auto_generated.address_b[14]
address_b[15] => altsyncram_cco1:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cco1:auto_generated.clock0
clock1 => altsyncram_cco1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_cco1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cco1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cco1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cco1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cco1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cco1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cco1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cco1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[13] => decode_hua:decode2.data[0]
address_a[13] => decode_hua:wren_decode_a.data[0]
address_a[14] => decode_hua:decode2.data[1]
address_a[14] => decode_hua:wren_decode_a.data[1]
address_a[15] => decode_hua:decode2.data[2]
address_a[15] => decode_hua:wren_decode_a.data[2]
address_a[16] => decode_hua:decode2.data[3]
address_a[16] => decode_hua:wren_decode_a.data[3]
address_a[17] => decode_hua:decode2.data[4]
address_a[17] => decode_hua:wren_decode_a.data[4]
address_a[18] => decode_hua:decode2.data[5]
address_a[18] => decode_hua:wren_decode_a.data[5]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[10] => address_reg_b[0].DATAIN
address_b[10] => decode_aaa:rden_decode_b.data[0]
address_b[11] => address_reg_b[1].DATAIN
address_b[11] => decode_aaa:rden_decode_b.data[1]
address_b[12] => address_reg_b[2].DATAIN
address_b[12] => decode_aaa:rden_decode_b.data[2]
address_b[13] => address_reg_b[3].DATAIN
address_b[13] => decode_aaa:rden_decode_b.data[3]
address_b[14] => address_reg_b[4].DATAIN
address_b[14] => decode_aaa:rden_decode_b.data[4]
address_b[15] => address_reg_b[5].DATAIN
address_b[15] => decode_aaa:rden_decode_b.data[5]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[5].CLK
clock1 => out_address_reg_b[4].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a1.PORTADATAIN
data_a[0] => ram_block1a2.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a4.PORTADATAIN
data_a[0] => ram_block1a5.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a7.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a10.PORTADATAIN
data_a[0] => ram_block1a11.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a13.PORTADATAIN
data_a[0] => ram_block1a14.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a17.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a19.PORTADATAIN
data_a[0] => ram_block1a20.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a22.PORTADATAIN
data_a[0] => ram_block1a23.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a25.PORTADATAIN
data_a[0] => ram_block1a26.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[0] => ram_block1a28.PORTADATAIN
data_a[0] => ram_block1a29.PORTADATAIN
data_a[0] => ram_block1a30.PORTADATAIN
data_a[0] => ram_block1a31.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a33.PORTADATAIN
data_a[0] => ram_block1a34.PORTADATAIN
data_a[0] => ram_block1a35.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a37.PORTADATAIN
q_b[0] <= mux_1pb:mux3.result[0]
q_b[1] <= mux_1pb:mux3.result[1]
q_b[2] <= mux_1pb:mux3.result[2]
q_b[3] <= mux_1pb:mux3.result[3]
q_b[4] <= mux_1pb:mux3.result[4]
q_b[5] <= mux_1pb:mux3.result[5]
q_b[6] <= mux_1pb:mux3.result[6]
q_b[7] <= mux_1pb:mux3.result[7]
wren_a => decode_hua:decode2.enable
wren_a => decode_hua:wren_decode_a.enable


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_hua:decode2
data[0] => w_anode1362w[1].IN0
data[0] => w_anode1379w[1].IN1
data[0] => w_anode1389w[1].IN0
data[0] => w_anode1399w[1].IN1
data[0] => w_anode1409w[1].IN0
data[0] => w_anode1419w[1].IN1
data[0] => w_anode1429w[1].IN0
data[0] => w_anode1439w[1].IN1
data[0] => w_anode1462w[1].IN0
data[0] => w_anode1473w[1].IN1
data[0] => w_anode1483w[1].IN0
data[0] => w_anode1493w[1].IN1
data[0] => w_anode1503w[1].IN0
data[0] => w_anode1513w[1].IN1
data[0] => w_anode1523w[1].IN0
data[0] => w_anode1533w[1].IN1
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1566w[1].IN1
data[0] => w_anode1576w[1].IN0
data[0] => w_anode1586w[1].IN1
data[0] => w_anode1596w[1].IN0
data[0] => w_anode1606w[1].IN1
data[0] => w_anode1616w[1].IN0
data[0] => w_anode1626w[1].IN1
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1659w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1679w[1].IN1
data[0] => w_anode1689w[1].IN0
data[0] => w_anode1699w[1].IN1
data[0] => w_anode1709w[1].IN0
data[0] => w_anode1719w[1].IN1
data[0] => w_anode1741w[1].IN0
data[0] => w_anode1752w[1].IN1
data[0] => w_anode1762w[1].IN0
data[0] => w_anode1772w[1].IN1
data[0] => w_anode1782w[1].IN0
data[0] => w_anode1792w[1].IN1
data[0] => w_anode1802w[1].IN0
data[0] => w_anode1812w[1].IN1
data[0] => w_anode1834w[1].IN0
data[0] => w_anode1845w[1].IN1
data[0] => w_anode1855w[1].IN0
data[0] => w_anode1865w[1].IN1
data[0] => w_anode1875w[1].IN0
data[0] => w_anode1885w[1].IN1
data[0] => w_anode1895w[1].IN0
data[0] => w_anode1905w[1].IN1
data[0] => w_anode1927w[1].IN0
data[0] => w_anode1938w[1].IN1
data[0] => w_anode1948w[1].IN0
data[0] => w_anode1958w[1].IN1
data[0] => w_anode1968w[1].IN0
data[0] => w_anode1978w[1].IN1
data[0] => w_anode1988w[1].IN0
data[0] => w_anode1998w[1].IN1
data[0] => w_anode2020w[1].IN0
data[0] => w_anode2031w[1].IN1
data[0] => w_anode2041w[1].IN0
data[0] => w_anode2051w[1].IN1
data[0] => w_anode2061w[1].IN0
data[0] => w_anode2071w[1].IN1
data[0] => w_anode2081w[1].IN0
data[0] => w_anode2091w[1].IN1
data[1] => w_anode1362w[2].IN0
data[1] => w_anode1379w[2].IN0
data[1] => w_anode1389w[2].IN1
data[1] => w_anode1399w[2].IN1
data[1] => w_anode1409w[2].IN0
data[1] => w_anode1419w[2].IN0
data[1] => w_anode1429w[2].IN1
data[1] => w_anode1439w[2].IN1
data[1] => w_anode1462w[2].IN0
data[1] => w_anode1473w[2].IN0
data[1] => w_anode1483w[2].IN1
data[1] => w_anode1493w[2].IN1
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1513w[2].IN0
data[1] => w_anode1523w[2].IN1
data[1] => w_anode1533w[2].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1566w[2].IN0
data[1] => w_anode1576w[2].IN1
data[1] => w_anode1586w[2].IN1
data[1] => w_anode1596w[2].IN0
data[1] => w_anode1606w[2].IN0
data[1] => w_anode1616w[2].IN1
data[1] => w_anode1626w[2].IN1
data[1] => w_anode1648w[2].IN0
data[1] => w_anode1659w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1679w[2].IN1
data[1] => w_anode1689w[2].IN0
data[1] => w_anode1699w[2].IN0
data[1] => w_anode1709w[2].IN1
data[1] => w_anode1719w[2].IN1
data[1] => w_anode1741w[2].IN0
data[1] => w_anode1752w[2].IN0
data[1] => w_anode1762w[2].IN1
data[1] => w_anode1772w[2].IN1
data[1] => w_anode1782w[2].IN0
data[1] => w_anode1792w[2].IN0
data[1] => w_anode1802w[2].IN1
data[1] => w_anode1812w[2].IN1
data[1] => w_anode1834w[2].IN0
data[1] => w_anode1845w[2].IN0
data[1] => w_anode1855w[2].IN1
data[1] => w_anode1865w[2].IN1
data[1] => w_anode1875w[2].IN0
data[1] => w_anode1885w[2].IN0
data[1] => w_anode1895w[2].IN1
data[1] => w_anode1905w[2].IN1
data[1] => w_anode1927w[2].IN0
data[1] => w_anode1938w[2].IN0
data[1] => w_anode1948w[2].IN1
data[1] => w_anode1958w[2].IN1
data[1] => w_anode1968w[2].IN0
data[1] => w_anode1978w[2].IN0
data[1] => w_anode1988w[2].IN1
data[1] => w_anode1998w[2].IN1
data[1] => w_anode2020w[2].IN0
data[1] => w_anode2031w[2].IN0
data[1] => w_anode2041w[2].IN1
data[1] => w_anode2051w[2].IN1
data[1] => w_anode2061w[2].IN0
data[1] => w_anode2071w[2].IN0
data[1] => w_anode2081w[2].IN1
data[1] => w_anode2091w[2].IN1
data[2] => w_anode1362w[3].IN0
data[2] => w_anode1379w[3].IN0
data[2] => w_anode1389w[3].IN0
data[2] => w_anode1399w[3].IN0
data[2] => w_anode1409w[3].IN1
data[2] => w_anode1419w[3].IN1
data[2] => w_anode1429w[3].IN1
data[2] => w_anode1439w[3].IN1
data[2] => w_anode1462w[3].IN0
data[2] => w_anode1473w[3].IN0
data[2] => w_anode1483w[3].IN0
data[2] => w_anode1493w[3].IN0
data[2] => w_anode1503w[3].IN1
data[2] => w_anode1513w[3].IN1
data[2] => w_anode1523w[3].IN1
data[2] => w_anode1533w[3].IN1
data[2] => w_anode1555w[3].IN0
data[2] => w_anode1566w[3].IN0
data[2] => w_anode1576w[3].IN0
data[2] => w_anode1586w[3].IN0
data[2] => w_anode1596w[3].IN1
data[2] => w_anode1606w[3].IN1
data[2] => w_anode1616w[3].IN1
data[2] => w_anode1626w[3].IN1
data[2] => w_anode1648w[3].IN0
data[2] => w_anode1659w[3].IN0
data[2] => w_anode1669w[3].IN0
data[2] => w_anode1679w[3].IN0
data[2] => w_anode1689w[3].IN1
data[2] => w_anode1699w[3].IN1
data[2] => w_anode1709w[3].IN1
data[2] => w_anode1719w[3].IN1
data[2] => w_anode1741w[3].IN0
data[2] => w_anode1752w[3].IN0
data[2] => w_anode1762w[3].IN0
data[2] => w_anode1772w[3].IN0
data[2] => w_anode1782w[3].IN1
data[2] => w_anode1792w[3].IN1
data[2] => w_anode1802w[3].IN1
data[2] => w_anode1812w[3].IN1
data[2] => w_anode1834w[3].IN0
data[2] => w_anode1845w[3].IN0
data[2] => w_anode1855w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN1
data[2] => w_anode1885w[3].IN1
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1927w[3].IN0
data[2] => w_anode1938w[3].IN0
data[2] => w_anode1948w[3].IN0
data[2] => w_anode1958w[3].IN0
data[2] => w_anode1968w[3].IN1
data[2] => w_anode1978w[3].IN1
data[2] => w_anode1988w[3].IN1
data[2] => w_anode1998w[3].IN1
data[2] => w_anode2020w[3].IN0
data[2] => w_anode2031w[3].IN0
data[2] => w_anode2041w[3].IN0
data[2] => w_anode2051w[3].IN0
data[2] => w_anode2061w[3].IN1
data[2] => w_anode2071w[3].IN1
data[2] => w_anode2081w[3].IN1
data[2] => w_anode2091w[3].IN1
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1451w[1].IN1
data[3] => w_anode1544w[1].IN0
data[3] => w_anode1637w[1].IN1
data[3] => w_anode1730w[1].IN0
data[3] => w_anode1823w[1].IN1
data[3] => w_anode1916w[1].IN0
data[3] => w_anode2009w[1].IN1
data[4] => w_anode1345w[2].IN0
data[4] => w_anode1451w[2].IN0
data[4] => w_anode1544w[2].IN1
data[4] => w_anode1637w[2].IN1
data[4] => w_anode1730w[2].IN0
data[4] => w_anode1823w[2].IN0
data[4] => w_anode1916w[2].IN1
data[4] => w_anode2009w[2].IN1
data[5] => w_anode1345w[3].IN0
data[5] => w_anode1451w[3].IN0
data[5] => w_anode1544w[3].IN0
data[5] => w_anode1637w[3].IN0
data[5] => w_anode1730w[3].IN1
data[5] => w_anode1823w[3].IN1
data[5] => w_anode1916w[3].IN1
data[5] => w_anode2009w[3].IN1
enable => w_anode1345w[1].IN0
enable => w_anode1451w[1].IN0
enable => w_anode1544w[1].IN0
enable => w_anode1637w[1].IN0
enable => w_anode1730w[1].IN0
enable => w_anode1823w[1].IN0
enable => w_anode1916w[1].IN0
enable => w_anode2009w[1].IN0
eq[0] <= w_anode1362w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1399w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1409w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1419w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1429w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1439w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1462w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1473w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1483w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1493w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1503w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1513w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1523w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1533w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1648w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1689w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1699w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1709w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1741w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1752w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1762w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1772w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1792w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_aaa:rden_decode_b
data[0] => w_anode2123w[1].IN0
data[0] => w_anode2140w[1].IN1
data[0] => w_anode2150w[1].IN0
data[0] => w_anode2160w[1].IN1
data[0] => w_anode2170w[1].IN0
data[0] => w_anode2180w[1].IN1
data[0] => w_anode2190w[1].IN0
data[0] => w_anode2200w[1].IN1
data[0] => w_anode2224w[1].IN0
data[0] => w_anode2235w[1].IN1
data[0] => w_anode2245w[1].IN0
data[0] => w_anode2255w[1].IN1
data[0] => w_anode2265w[1].IN0
data[0] => w_anode2275w[1].IN1
data[0] => w_anode2285w[1].IN0
data[0] => w_anode2295w[1].IN1
data[0] => w_anode2318w[1].IN0
data[0] => w_anode2329w[1].IN1
data[0] => w_anode2339w[1].IN0
data[0] => w_anode2349w[1].IN1
data[0] => w_anode2359w[1].IN0
data[0] => w_anode2369w[1].IN1
data[0] => w_anode2379w[1].IN0
data[0] => w_anode2389w[1].IN1
data[0] => w_anode2412w[1].IN0
data[0] => w_anode2423w[1].IN1
data[0] => w_anode2433w[1].IN0
data[0] => w_anode2443w[1].IN1
data[0] => w_anode2453w[1].IN0
data[0] => w_anode2463w[1].IN1
data[0] => w_anode2473w[1].IN0
data[0] => w_anode2483w[1].IN1
data[0] => w_anode2506w[1].IN0
data[0] => w_anode2517w[1].IN1
data[0] => w_anode2527w[1].IN0
data[0] => w_anode2537w[1].IN1
data[0] => w_anode2547w[1].IN0
data[0] => w_anode2557w[1].IN1
data[0] => w_anode2567w[1].IN0
data[0] => w_anode2577w[1].IN1
data[0] => w_anode2600w[1].IN0
data[0] => w_anode2611w[1].IN1
data[0] => w_anode2621w[1].IN0
data[0] => w_anode2631w[1].IN1
data[0] => w_anode2641w[1].IN0
data[0] => w_anode2651w[1].IN1
data[0] => w_anode2661w[1].IN0
data[0] => w_anode2671w[1].IN1
data[0] => w_anode2694w[1].IN0
data[0] => w_anode2705w[1].IN1
data[0] => w_anode2715w[1].IN0
data[0] => w_anode2725w[1].IN1
data[0] => w_anode2735w[1].IN0
data[0] => w_anode2745w[1].IN1
data[0] => w_anode2755w[1].IN0
data[0] => w_anode2765w[1].IN1
data[0] => w_anode2788w[1].IN0
data[0] => w_anode2799w[1].IN1
data[0] => w_anode2809w[1].IN0
data[0] => w_anode2819w[1].IN1
data[0] => w_anode2829w[1].IN0
data[0] => w_anode2839w[1].IN1
data[0] => w_anode2849w[1].IN0
data[0] => w_anode2859w[1].IN1
data[1] => w_anode2123w[2].IN0
data[1] => w_anode2140w[2].IN0
data[1] => w_anode2150w[2].IN1
data[1] => w_anode2160w[2].IN1
data[1] => w_anode2170w[2].IN0
data[1] => w_anode2180w[2].IN0
data[1] => w_anode2190w[2].IN1
data[1] => w_anode2200w[2].IN1
data[1] => w_anode2224w[2].IN0
data[1] => w_anode2235w[2].IN0
data[1] => w_anode2245w[2].IN1
data[1] => w_anode2255w[2].IN1
data[1] => w_anode2265w[2].IN0
data[1] => w_anode2275w[2].IN0
data[1] => w_anode2285w[2].IN1
data[1] => w_anode2295w[2].IN1
data[1] => w_anode2318w[2].IN0
data[1] => w_anode2329w[2].IN0
data[1] => w_anode2339w[2].IN1
data[1] => w_anode2349w[2].IN1
data[1] => w_anode2359w[2].IN0
data[1] => w_anode2369w[2].IN0
data[1] => w_anode2379w[2].IN1
data[1] => w_anode2389w[2].IN1
data[1] => w_anode2412w[2].IN0
data[1] => w_anode2423w[2].IN0
data[1] => w_anode2433w[2].IN1
data[1] => w_anode2443w[2].IN1
data[1] => w_anode2453w[2].IN0
data[1] => w_anode2463w[2].IN0
data[1] => w_anode2473w[2].IN1
data[1] => w_anode2483w[2].IN1
data[1] => w_anode2506w[2].IN0
data[1] => w_anode2517w[2].IN0
data[1] => w_anode2527w[2].IN1
data[1] => w_anode2537w[2].IN1
data[1] => w_anode2547w[2].IN0
data[1] => w_anode2557w[2].IN0
data[1] => w_anode2567w[2].IN1
data[1] => w_anode2577w[2].IN1
data[1] => w_anode2600w[2].IN0
data[1] => w_anode2611w[2].IN0
data[1] => w_anode2621w[2].IN1
data[1] => w_anode2631w[2].IN1
data[1] => w_anode2641w[2].IN0
data[1] => w_anode2651w[2].IN0
data[1] => w_anode2661w[2].IN1
data[1] => w_anode2671w[2].IN1
data[1] => w_anode2694w[2].IN0
data[1] => w_anode2705w[2].IN0
data[1] => w_anode2715w[2].IN1
data[1] => w_anode2725w[2].IN1
data[1] => w_anode2735w[2].IN0
data[1] => w_anode2745w[2].IN0
data[1] => w_anode2755w[2].IN1
data[1] => w_anode2765w[2].IN1
data[1] => w_anode2788w[2].IN0
data[1] => w_anode2799w[2].IN0
data[1] => w_anode2809w[2].IN1
data[1] => w_anode2819w[2].IN1
data[1] => w_anode2829w[2].IN0
data[1] => w_anode2839w[2].IN0
data[1] => w_anode2849w[2].IN1
data[1] => w_anode2859w[2].IN1
data[2] => w_anode2123w[3].IN0
data[2] => w_anode2140w[3].IN0
data[2] => w_anode2150w[3].IN0
data[2] => w_anode2160w[3].IN0
data[2] => w_anode2170w[3].IN1
data[2] => w_anode2180w[3].IN1
data[2] => w_anode2190w[3].IN1
data[2] => w_anode2200w[3].IN1
data[2] => w_anode2224w[3].IN0
data[2] => w_anode2235w[3].IN0
data[2] => w_anode2245w[3].IN0
data[2] => w_anode2255w[3].IN0
data[2] => w_anode2265w[3].IN1
data[2] => w_anode2275w[3].IN1
data[2] => w_anode2285w[3].IN1
data[2] => w_anode2295w[3].IN1
data[2] => w_anode2318w[3].IN0
data[2] => w_anode2329w[3].IN0
data[2] => w_anode2339w[3].IN0
data[2] => w_anode2349w[3].IN0
data[2] => w_anode2359w[3].IN1
data[2] => w_anode2369w[3].IN1
data[2] => w_anode2379w[3].IN1
data[2] => w_anode2389w[3].IN1
data[2] => w_anode2412w[3].IN0
data[2] => w_anode2423w[3].IN0
data[2] => w_anode2433w[3].IN0
data[2] => w_anode2443w[3].IN0
data[2] => w_anode2453w[3].IN1
data[2] => w_anode2463w[3].IN1
data[2] => w_anode2473w[3].IN1
data[2] => w_anode2483w[3].IN1
data[2] => w_anode2506w[3].IN0
data[2] => w_anode2517w[3].IN0
data[2] => w_anode2527w[3].IN0
data[2] => w_anode2537w[3].IN0
data[2] => w_anode2547w[3].IN1
data[2] => w_anode2557w[3].IN1
data[2] => w_anode2567w[3].IN1
data[2] => w_anode2577w[3].IN1
data[2] => w_anode2600w[3].IN0
data[2] => w_anode2611w[3].IN0
data[2] => w_anode2621w[3].IN0
data[2] => w_anode2631w[3].IN0
data[2] => w_anode2641w[3].IN1
data[2] => w_anode2651w[3].IN1
data[2] => w_anode2661w[3].IN1
data[2] => w_anode2671w[3].IN1
data[2] => w_anode2694w[3].IN0
data[2] => w_anode2705w[3].IN0
data[2] => w_anode2715w[3].IN0
data[2] => w_anode2725w[3].IN0
data[2] => w_anode2735w[3].IN1
data[2] => w_anode2745w[3].IN1
data[2] => w_anode2755w[3].IN1
data[2] => w_anode2765w[3].IN1
data[2] => w_anode2788w[3].IN0
data[2] => w_anode2799w[3].IN0
data[2] => w_anode2809w[3].IN0
data[2] => w_anode2819w[3].IN0
data[2] => w_anode2829w[3].IN1
data[2] => w_anode2839w[3].IN1
data[2] => w_anode2849w[3].IN1
data[2] => w_anode2859w[3].IN1
data[3] => w_anode2105w[1].IN0
data[3] => w_anode2212w[1].IN1
data[3] => w_anode2306w[1].IN0
data[3] => w_anode2400w[1].IN1
data[3] => w_anode2494w[1].IN0
data[3] => w_anode2588w[1].IN1
data[3] => w_anode2682w[1].IN0
data[3] => w_anode2776w[1].IN1
data[4] => w_anode2105w[2].IN0
data[4] => w_anode2212w[2].IN0
data[4] => w_anode2306w[2].IN1
data[4] => w_anode2400w[2].IN1
data[4] => w_anode2494w[2].IN0
data[4] => w_anode2588w[2].IN0
data[4] => w_anode2682w[2].IN1
data[4] => w_anode2776w[2].IN1
data[5] => w_anode2105w[3].IN0
data[5] => w_anode2212w[3].IN0
data[5] => w_anode2306w[3].IN0
data[5] => w_anode2400w[3].IN0
data[5] => w_anode2494w[3].IN1
data[5] => w_anode2588w[3].IN1
data[5] => w_anode2682w[3].IN1
data[5] => w_anode2776w[3].IN1
eq[0] <= w_anode2123w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode2140w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode2150w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode2160w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode2170w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode2180w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode2190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode2200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode2224w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode2235w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode2245w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode2255w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode2265w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode2275w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode2285w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode2295w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode2318w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode2329w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode2339w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode2349w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode2359w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode2369w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode2379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode2389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode2412w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode2423w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode2433w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode2443w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode2453w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode2463w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode2473w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode2483w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode2506w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode2517w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode2527w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode2537w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode2547w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode2557w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_hua:wren_decode_a
data[0] => w_anode1362w[1].IN0
data[0] => w_anode1379w[1].IN1
data[0] => w_anode1389w[1].IN0
data[0] => w_anode1399w[1].IN1
data[0] => w_anode1409w[1].IN0
data[0] => w_anode1419w[1].IN1
data[0] => w_anode1429w[1].IN0
data[0] => w_anode1439w[1].IN1
data[0] => w_anode1462w[1].IN0
data[0] => w_anode1473w[1].IN1
data[0] => w_anode1483w[1].IN0
data[0] => w_anode1493w[1].IN1
data[0] => w_anode1503w[1].IN0
data[0] => w_anode1513w[1].IN1
data[0] => w_anode1523w[1].IN0
data[0] => w_anode1533w[1].IN1
data[0] => w_anode1555w[1].IN0
data[0] => w_anode1566w[1].IN1
data[0] => w_anode1576w[1].IN0
data[0] => w_anode1586w[1].IN1
data[0] => w_anode1596w[1].IN0
data[0] => w_anode1606w[1].IN1
data[0] => w_anode1616w[1].IN0
data[0] => w_anode1626w[1].IN1
data[0] => w_anode1648w[1].IN0
data[0] => w_anode1659w[1].IN1
data[0] => w_anode1669w[1].IN0
data[0] => w_anode1679w[1].IN1
data[0] => w_anode1689w[1].IN0
data[0] => w_anode1699w[1].IN1
data[0] => w_anode1709w[1].IN0
data[0] => w_anode1719w[1].IN1
data[0] => w_anode1741w[1].IN0
data[0] => w_anode1752w[1].IN1
data[0] => w_anode1762w[1].IN0
data[0] => w_anode1772w[1].IN1
data[0] => w_anode1782w[1].IN0
data[0] => w_anode1792w[1].IN1
data[0] => w_anode1802w[1].IN0
data[0] => w_anode1812w[1].IN1
data[0] => w_anode1834w[1].IN0
data[0] => w_anode1845w[1].IN1
data[0] => w_anode1855w[1].IN0
data[0] => w_anode1865w[1].IN1
data[0] => w_anode1875w[1].IN0
data[0] => w_anode1885w[1].IN1
data[0] => w_anode1895w[1].IN0
data[0] => w_anode1905w[1].IN1
data[0] => w_anode1927w[1].IN0
data[0] => w_anode1938w[1].IN1
data[0] => w_anode1948w[1].IN0
data[0] => w_anode1958w[1].IN1
data[0] => w_anode1968w[1].IN0
data[0] => w_anode1978w[1].IN1
data[0] => w_anode1988w[1].IN0
data[0] => w_anode1998w[1].IN1
data[0] => w_anode2020w[1].IN0
data[0] => w_anode2031w[1].IN1
data[0] => w_anode2041w[1].IN0
data[0] => w_anode2051w[1].IN1
data[0] => w_anode2061w[1].IN0
data[0] => w_anode2071w[1].IN1
data[0] => w_anode2081w[1].IN0
data[0] => w_anode2091w[1].IN1
data[1] => w_anode1362w[2].IN0
data[1] => w_anode1379w[2].IN0
data[1] => w_anode1389w[2].IN1
data[1] => w_anode1399w[2].IN1
data[1] => w_anode1409w[2].IN0
data[1] => w_anode1419w[2].IN0
data[1] => w_anode1429w[2].IN1
data[1] => w_anode1439w[2].IN1
data[1] => w_anode1462w[2].IN0
data[1] => w_anode1473w[2].IN0
data[1] => w_anode1483w[2].IN1
data[1] => w_anode1493w[2].IN1
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1513w[2].IN0
data[1] => w_anode1523w[2].IN1
data[1] => w_anode1533w[2].IN1
data[1] => w_anode1555w[2].IN0
data[1] => w_anode1566w[2].IN0
data[1] => w_anode1576w[2].IN1
data[1] => w_anode1586w[2].IN1
data[1] => w_anode1596w[2].IN0
data[1] => w_anode1606w[2].IN0
data[1] => w_anode1616w[2].IN1
data[1] => w_anode1626w[2].IN1
data[1] => w_anode1648w[2].IN0
data[1] => w_anode1659w[2].IN0
data[1] => w_anode1669w[2].IN1
data[1] => w_anode1679w[2].IN1
data[1] => w_anode1689w[2].IN0
data[1] => w_anode1699w[2].IN0
data[1] => w_anode1709w[2].IN1
data[1] => w_anode1719w[2].IN1
data[1] => w_anode1741w[2].IN0
data[1] => w_anode1752w[2].IN0
data[1] => w_anode1762w[2].IN1
data[1] => w_anode1772w[2].IN1
data[1] => w_anode1782w[2].IN0
data[1] => w_anode1792w[2].IN0
data[1] => w_anode1802w[2].IN1
data[1] => w_anode1812w[2].IN1
data[1] => w_anode1834w[2].IN0
data[1] => w_anode1845w[2].IN0
data[1] => w_anode1855w[2].IN1
data[1] => w_anode1865w[2].IN1
data[1] => w_anode1875w[2].IN0
data[1] => w_anode1885w[2].IN0
data[1] => w_anode1895w[2].IN1
data[1] => w_anode1905w[2].IN1
data[1] => w_anode1927w[2].IN0
data[1] => w_anode1938w[2].IN0
data[1] => w_anode1948w[2].IN1
data[1] => w_anode1958w[2].IN1
data[1] => w_anode1968w[2].IN0
data[1] => w_anode1978w[2].IN0
data[1] => w_anode1988w[2].IN1
data[1] => w_anode1998w[2].IN1
data[1] => w_anode2020w[2].IN0
data[1] => w_anode2031w[2].IN0
data[1] => w_anode2041w[2].IN1
data[1] => w_anode2051w[2].IN1
data[1] => w_anode2061w[2].IN0
data[1] => w_anode2071w[2].IN0
data[1] => w_anode2081w[2].IN1
data[1] => w_anode2091w[2].IN1
data[2] => w_anode1362w[3].IN0
data[2] => w_anode1379w[3].IN0
data[2] => w_anode1389w[3].IN0
data[2] => w_anode1399w[3].IN0
data[2] => w_anode1409w[3].IN1
data[2] => w_anode1419w[3].IN1
data[2] => w_anode1429w[3].IN1
data[2] => w_anode1439w[3].IN1
data[2] => w_anode1462w[3].IN0
data[2] => w_anode1473w[3].IN0
data[2] => w_anode1483w[3].IN0
data[2] => w_anode1493w[3].IN0
data[2] => w_anode1503w[3].IN1
data[2] => w_anode1513w[3].IN1
data[2] => w_anode1523w[3].IN1
data[2] => w_anode1533w[3].IN1
data[2] => w_anode1555w[3].IN0
data[2] => w_anode1566w[3].IN0
data[2] => w_anode1576w[3].IN0
data[2] => w_anode1586w[3].IN0
data[2] => w_anode1596w[3].IN1
data[2] => w_anode1606w[3].IN1
data[2] => w_anode1616w[3].IN1
data[2] => w_anode1626w[3].IN1
data[2] => w_anode1648w[3].IN0
data[2] => w_anode1659w[3].IN0
data[2] => w_anode1669w[3].IN0
data[2] => w_anode1679w[3].IN0
data[2] => w_anode1689w[3].IN1
data[2] => w_anode1699w[3].IN1
data[2] => w_anode1709w[3].IN1
data[2] => w_anode1719w[3].IN1
data[2] => w_anode1741w[3].IN0
data[2] => w_anode1752w[3].IN0
data[2] => w_anode1762w[3].IN0
data[2] => w_anode1772w[3].IN0
data[2] => w_anode1782w[3].IN1
data[2] => w_anode1792w[3].IN1
data[2] => w_anode1802w[3].IN1
data[2] => w_anode1812w[3].IN1
data[2] => w_anode1834w[3].IN0
data[2] => w_anode1845w[3].IN0
data[2] => w_anode1855w[3].IN0
data[2] => w_anode1865w[3].IN0
data[2] => w_anode1875w[3].IN1
data[2] => w_anode1885w[3].IN1
data[2] => w_anode1895w[3].IN1
data[2] => w_anode1905w[3].IN1
data[2] => w_anode1927w[3].IN0
data[2] => w_anode1938w[3].IN0
data[2] => w_anode1948w[3].IN0
data[2] => w_anode1958w[3].IN0
data[2] => w_anode1968w[3].IN1
data[2] => w_anode1978w[3].IN1
data[2] => w_anode1988w[3].IN1
data[2] => w_anode1998w[3].IN1
data[2] => w_anode2020w[3].IN0
data[2] => w_anode2031w[3].IN0
data[2] => w_anode2041w[3].IN0
data[2] => w_anode2051w[3].IN0
data[2] => w_anode2061w[3].IN1
data[2] => w_anode2071w[3].IN1
data[2] => w_anode2081w[3].IN1
data[2] => w_anode2091w[3].IN1
data[3] => w_anode1345w[1].IN0
data[3] => w_anode1451w[1].IN1
data[3] => w_anode1544w[1].IN0
data[3] => w_anode1637w[1].IN1
data[3] => w_anode1730w[1].IN0
data[3] => w_anode1823w[1].IN1
data[3] => w_anode1916w[1].IN0
data[3] => w_anode2009w[1].IN1
data[4] => w_anode1345w[2].IN0
data[4] => w_anode1451w[2].IN0
data[4] => w_anode1544w[2].IN1
data[4] => w_anode1637w[2].IN1
data[4] => w_anode1730w[2].IN0
data[4] => w_anode1823w[2].IN0
data[4] => w_anode1916w[2].IN1
data[4] => w_anode2009w[2].IN1
data[5] => w_anode1345w[3].IN0
data[5] => w_anode1451w[3].IN0
data[5] => w_anode1544w[3].IN0
data[5] => w_anode1637w[3].IN0
data[5] => w_anode1730w[3].IN1
data[5] => w_anode1823w[3].IN1
data[5] => w_anode1916w[3].IN1
data[5] => w_anode2009w[3].IN1
enable => w_anode1345w[1].IN0
enable => w_anode1451w[1].IN0
enable => w_anode1544w[1].IN0
enable => w_anode1637w[1].IN0
enable => w_anode1730w[1].IN0
enable => w_anode1823w[1].IN0
enable => w_anode1916w[1].IN0
enable => w_anode2009w[1].IN0
eq[0] <= w_anode1362w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1379w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1389w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1399w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1409w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1419w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1429w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1439w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode1462w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode1473w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode1483w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode1493w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode1503w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode1513w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode1523w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode1533w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode1555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode1566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode1576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode1586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode1596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode1606w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode1616w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode1626w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode1648w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode1659w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode1669w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode1679w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode1689w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode1699w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode1709w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode1719w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode1741w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode1752w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode1762w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode1772w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode1782w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode1792w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|mux_1pb:mux3
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[56] => _.IN0
data[57] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
data[63] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[64] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[65] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[66] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[67] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[68] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[69] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[70] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[71] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[72] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[73] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[74] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[75] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[76] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[77] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[78] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[79] => _.IN0
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[87] => _.IN1
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[88] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[89] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[90] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[91] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[92] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[93] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[94] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[95] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[96] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[97] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[98] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[99] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[100] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[101] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[102] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[103] => _.IN0
data[104] => _.IN0
data[104] => _.IN0
data[105] => _.IN0
data[105] => _.IN0
data[106] => _.IN0
data[106] => _.IN0
data[107] => _.IN0
data[107] => _.IN0
data[108] => _.IN0
data[108] => _.IN0
data[109] => _.IN0
data[109] => _.IN0
data[110] => _.IN0
data[110] => _.IN0
data[111] => _.IN0
data[111] => _.IN0
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[119] => _.IN1
data[120] => _.IN0
data[120] => _.IN0
data[121] => _.IN0
data[121] => _.IN0
data[122] => _.IN0
data[122] => _.IN0
data[123] => _.IN0
data[123] => _.IN0
data[124] => _.IN0
data[124] => _.IN0
data[125] => _.IN0
data[125] => _.IN0
data[126] => _.IN0
data[126] => _.IN0
data[127] => _.IN0
data[127] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[128] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[129] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[130] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[131] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[132] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[133] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[134] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[135] => _.IN0
data[136] => _.IN0
data[136] => _.IN0
data[137] => _.IN0
data[137] => _.IN0
data[138] => _.IN0
data[138] => _.IN0
data[139] => _.IN0
data[139] => _.IN0
data[140] => _.IN0
data[140] => _.IN0
data[141] => _.IN0
data[141] => _.IN0
data[142] => _.IN0
data[142] => _.IN0
data[143] => _.IN0
data[143] => _.IN0
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[151] => _.IN1
data[152] => _.IN0
data[152] => _.IN0
data[153] => _.IN0
data[153] => _.IN0
data[154] => _.IN0
data[154] => _.IN0
data[155] => _.IN0
data[155] => _.IN0
data[156] => _.IN0
data[156] => _.IN0
data[157] => _.IN0
data[157] => _.IN0
data[158] => _.IN0
data[158] => _.IN0
data[159] => _.IN0
data[159] => _.IN0
data[160] => _.IN0
data[160] => _.IN0
data[161] => _.IN0
data[161] => _.IN0
data[162] => _.IN0
data[162] => _.IN0
data[163] => _.IN0
data[163] => _.IN0
data[164] => _.IN0
data[164] => _.IN0
data[165] => _.IN0
data[165] => _.IN0
data[166] => _.IN0
data[166] => _.IN0
data[167] => _.IN0
data[167] => _.IN0
data[168] => _.IN0
data[169] => _.IN0
data[170] => _.IN0
data[171] => _.IN0
data[172] => _.IN0
data[173] => _.IN0
data[174] => _.IN0
data[175] => _.IN0
data[176] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[183] => _.IN1
data[184] => _.IN0
data[185] => _.IN0
data[186] => _.IN0
data[187] => _.IN0
data[188] => _.IN0
data[189] => _.IN0
data[190] => _.IN0
data[191] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[192] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[193] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[194] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[195] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[196] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[197] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[198] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[199] => _.IN0
data[200] => _.IN0
data[200] => _.IN0
data[201] => _.IN0
data[201] => _.IN0
data[202] => _.IN0
data[202] => _.IN0
data[203] => _.IN0
data[203] => _.IN0
data[204] => _.IN0
data[204] => _.IN0
data[205] => _.IN0
data[205] => _.IN0
data[206] => _.IN0
data[206] => _.IN0
data[207] => _.IN0
data[207] => _.IN0
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[208] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[209] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[210] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[211] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[212] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[213] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[214] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[215] => _.IN1
data[216] => _.IN0
data[216] => _.IN0
data[217] => _.IN0
data[217] => _.IN0
data[218] => _.IN0
data[218] => _.IN0
data[219] => _.IN0
data[219] => _.IN0
data[220] => _.IN0
data[220] => _.IN0
data[221] => _.IN0
data[221] => _.IN0
data[222] => _.IN0
data[222] => _.IN0
data[223] => _.IN0
data[223] => _.IN0
data[224] => _.IN0
data[224] => _.IN0
data[225] => _.IN0
data[225] => _.IN0
data[226] => _.IN0
data[226] => _.IN0
data[227] => _.IN0
data[227] => _.IN0
data[228] => _.IN0
data[228] => _.IN0
data[229] => _.IN0
data[229] => _.IN0
data[230] => _.IN0
data[230] => _.IN0
data[231] => _.IN0
data[231] => _.IN0
data[232] => _.IN0
data[233] => _.IN0
data[234] => _.IN0
data[235] => _.IN0
data[236] => _.IN0
data[237] => _.IN0
data[238] => _.IN0
data[239] => _.IN0
data[240] => _.IN1
data[240] => _.IN1
data[241] => _.IN1
data[241] => _.IN1
data[242] => _.IN1
data[242] => _.IN1
data[243] => _.IN1
data[243] => _.IN1
data[244] => _.IN1
data[244] => _.IN1
data[245] => _.IN1
data[245] => _.IN1
data[246] => _.IN1
data[246] => _.IN1
data[247] => _.IN1
data[247] => _.IN1
data[248] => _.IN0
data[249] => _.IN0
data[250] => _.IN0
data[251] => _.IN0
data[252] => _.IN0
data[253] => _.IN0
data[254] => _.IN0
data[255] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[256] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[257] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[258] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[259] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[260] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[261] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[262] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[263] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[264] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[265] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[266] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[267] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[268] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[269] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[270] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[271] => _.IN0
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[272] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[273] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[274] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[275] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[276] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[277] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[278] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[279] => _.IN1
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[280] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[281] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[282] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[283] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[284] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[285] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[286] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[287] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[288] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[289] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[290] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[291] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[292] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[293] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[294] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[295] => _.IN0
data[296] => _.IN0
data[296] => _.IN0
data[297] => _.IN0
data[297] => _.IN0
data[298] => _.IN0
data[298] => _.IN0
data[299] => _.IN0
data[299] => _.IN0
data[300] => _.IN0
data[300] => _.IN0
data[301] => _.IN0
data[301] => _.IN0
data[302] => _.IN0
data[302] => _.IN0
data[303] => _.IN0
data[303] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN1
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[4] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0
sel[5] => _.IN0


|DE2_115_Default|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|AUDIO_DAC:u4
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => LRCK_4X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => SDRAM_Cont[0].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR


|DE2_115_Default|LCD_TEST:u5
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS


|DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => mStart.CLK
iCLK => preStart.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => oDone~reg0.CLK
iCLK => ST~5.DATAIN
iRST_N => Cont[0].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[4].ACLR
iRST_N => mStart.ACLR
iRST_N => preStart.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => oDone~reg0.ACLR
iRST_N => ST~7.DATAIN
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|KEYBOARD_DEC:u6
iClock => iClock.IN1
iReset_N => key_ascii_reg[0].ACLR
iReset_N => key_ascii_reg[1].ACLR
iReset_N => key_ascii_reg[2].ACLR
iReset_N => key_ascii_reg[3].ACLR
iReset_N => key_ascii_reg[4].ACLR
iReset_N => key_ascii_reg[5].ACLR
iReset_N => stopbit_reg.ACLR
iReset_N => parity_reg.ACLR
iReset_N => shift_key.ACLR
iReset_N => break_code.ACLR
iReset_N => cur_key.ACLR
iReset_N => tmp_stroke.ACLR
iReset_N => keyboard_clk_filt.ACLR
iReset_N => filter[0].ACLR
iReset_N => filter[1].ACLR
iReset_N => filter[2].ACLR
iReset_N => filter[3].ACLR
iReset_N => filter[4].ACLR
iReset_N => filter[5].ACLR
iReset_N => filter[6].ACLR
iReset_N => filter[7].ACLR
iReset_N => receive_key.ACLR
iReset_N => k_data[0].ACLR
iReset_N => k_data[1].ACLR
iReset_N => k_data[2].ACLR
iReset_N => k_data[3].ACLR
iReset_N => k_data[4].ACLR
iReset_N => k_data[5].ACLR
iReset_N => k_data[6].ACLR
iReset_N => k_data[7].ACLR
iReset_N => k_data[8].ACLR
iReset_N => k_data[9].ACLR
iReset_N => cnter[0].ACLR
iReset_N => cnter[1].ACLR
iReset_N => cnter[2].ACLR
iReset_N => cnter[3].ACLR
iReset_N => start.ACLR
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => k_data.DATAB
iKeyboard_DATA => always1.IN1
iKeyboard_CLOCK => filter[7].DATAIN
oKey_data_D[0] <= rom_address[0].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[1] <= rom_address[1].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[2] <= rom_address[2].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[3] <= rom_address[3].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[4] <= rom_address[4].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[5] <= rom_address[5].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[6] <= rom_address[6].DB_MAX_OUTPUT_PORT_TYPE
oKey_data_D[7] <= rom_address[7].DB_MAX_OUTPUT_PORT_TYPE
oKey_parity_D <= parity_reg.DB_MAX_OUTPUT_PORT_TYPE
oKey_stopbit_D <= stopbit_reg.DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[0] <= key_ascii_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[1] <= key_ascii_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[2] <= key_ascii_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[3] <= key_ascii_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[4] <= key_ascii_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[5] <= key_ascii_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oKey_ascii_D[6] <= <GND>
oKey_ascii_D[7] <= <GND>
oKey_stroke <= tmp_stroke.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]


|DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_na01:auto_generated.address_a[0]
address_a[1] => altsyncram_na01:auto_generated.address_a[1]
address_a[2] => altsyncram_na01:auto_generated.address_a[2]
address_a[3] => altsyncram_na01:auto_generated.address_a[3]
address_a[4] => altsyncram_na01:auto_generated.address_a[4]
address_a[5] => altsyncram_na01:auto_generated.address_a[5]
address_a[6] => altsyncram_na01:auto_generated.address_a[6]
address_a[7] => altsyncram_na01:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_na01:auto_generated.clock0
clock1 => altsyncram_na01:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_na01:auto_generated.q_a[0]
q_a[1] <= altsyncram_na01:auto_generated.q_a[1]
q_a[2] <= altsyncram_na01:auto_generated.q_a[2]
q_a[3] <= altsyncram_na01:auto_generated.q_a[3]
q_a[4] <= altsyncram_na01:auto_generated.q_a[4]
q_a[5] <= altsyncram_na01:auto_generated.q_a[5]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT


|DE2_115_Default|VGA_CHAR_RAM:u7
oPIXEL_VAL[0] <= oPIXEL_VAL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[1] <= oPIXEL_VAL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[2] <= oPIXEL_VAL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[3] <= oPIXEL_VAL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[4] <= oPIXEL_VAL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[5] <= oPIXEL_VAL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[6] <= oPIXEL_VAL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oPIXEL_VAL[7] <= oPIXEL_VAL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ~NO_FANOUT~
iVGA_ADDR[1] => pixel_sel_d[0].DATAIN
iVGA_ADDR[2] => pixel_sel_d[1].DATAIN
iVGA_ADDR[3] => pixel_sel_d[2].DATAIN
iVGA_ADDR[4] => ~NO_FANOUT~
iVGA_ADDR[5] => ~NO_FANOUT~
iVGA_ADDR[6] => ~NO_FANOUT~
iVGA_ADDR[7] => ~NO_FANOUT~
iVGA_ADDR[8] => ~NO_FANOUT~
iVGA_ADDR[9] => ~NO_FANOUT~
iVGA_ADDR[10] => ~NO_FANOUT~
iVGA_ADDR[11] => ~NO_FANOUT~
iVGA_ADDR[12] => ~NO_FANOUT~
iVGA_ADDR[13] => ~NO_FANOUT~
iVGA_ADDR[14] => ~NO_FANOUT~
iVGA_ADDR[15] => ~NO_FANOUT~
iVGA_ADDR[16] => ~NO_FANOUT~
iVGA_ADDR[17] => ~NO_FANOUT~
iVGA_ADDR[18] => ~NO_FANOUT~
iVGA_CoordX[0] => ~NO_FANOUT~
iVGA_CoordX[1] => ~NO_FANOUT~
iVGA_CoordX[2] => ~NO_FANOUT~
iVGA_CoordX[3] => ~NO_FANOUT~
iVGA_CoordX[4] => ram_address.DATAA
iVGA_CoordX[5] => ram_address.DATAA
iVGA_CoordX[6] => ram_address.DATAA
iVGA_CoordX[7] => Add3.IN14
iVGA_CoordX[8] => Add3.IN13
iVGA_CoordX[9] => Add3.IN12
iVGA_CoordY[0] => ~NO_FANOUT~
iVGA_CoordY[1] => rom_address[0].IN1
iVGA_CoordY[2] => rom_address[1].IN1
iVGA_CoordY[3] => rom_address[2].IN1
iVGA_CoordY[4] => Add2.IN10
iVGA_CoordY[4] => Add3.IN16
iVGA_CoordY[5] => Add2.IN9
iVGA_CoordY[5] => Add3.IN15
iVGA_CoordY[6] => Add2.IN7
iVGA_CoordY[6] => Add2.IN8
iVGA_CoordY[7] => Add2.IN5
iVGA_CoordY[7] => Add2.IN6
iVGA_CoordY[8] => Add2.IN3
iVGA_CoordY[8] => Add2.IN4
iVGA_CoordY[9] => ~NO_FANOUT~
iVGA_CLK => iVGA_CLK.IN3
iWR_DATA[0] => iWR_DATA[0].IN1
iWR_DATA[1] => iWR_DATA[1].IN1
iWR_DATA[2] => iWR_DATA[2].IN1
iWR_DATA[3] => iWR_DATA[3].IN1
iWR_DATA[4] => iWR_DATA[4].IN1
iWR_DATA[5] => iWR_DATA[5].IN1
iWR_DATA[6] => iWR_DATA[6].IN1
iWR_DATA[7] => iWR_DATA[7].IN1
iWR_PUT_ROW[0] => Add0.IN10
iWR_PUT_ROW[0] => Add1.IN13
iWR_PUT_ROW[1] => Add0.IN9
iWR_PUT_ROW[1] => Add1.IN12
iWR_PUT_ROW[2] => Add0.IN7
iWR_PUT_ROW[2] => Add0.IN8
iWR_PUT_ROW[3] => Add0.IN5
iWR_PUT_ROW[3] => Add0.IN6
iWR_PUT_ROW[4] => Add0.IN3
iWR_PUT_ROW[4] => Add0.IN4
iWR_PUT_COL[0] => ram_address.DATAB
iWR_PUT_COL[1] => ram_address.DATAB
iWR_PUT_COL[2] => ram_address.DATAB
iWR_PUT_COL[3] => Add1.IN16
iWR_PUT_COL[4] => Add1.IN15
iWR_PUT_COL[5] => Add1.IN14
iWR_EN => iWR_EN.IN1
iWR_CLK => iWR_CLK.IN1
iRST_N => pixel_sel_dd[0].ACLR
iRST_N => pixel_sel_dd[1].ACLR
iRST_N => pixel_sel_dd[2].ACLR
iRST_N => pixel_sel_d[0].ACLR
iRST_N => pixel_sel_d[1].ACLR
iRST_N => pixel_sel_d[2].ACLR
iRST_N => oPIXEL_VAL[0]~reg0.ACLR
iRST_N => oPIXEL_VAL[1]~reg0.ACLR
iRST_N => oPIXEL_VAL[2]~reg0.ACLR
iRST_N => oPIXEL_VAL[3]~reg0.ACLR
iRST_N => oPIXEL_VAL[4]~reg0.ACLR
iRST_N => oPIXEL_VAL[5]~reg0.ACLR
iRST_N => oPIXEL_VAL[6]~reg0.ACLR
iRST_N => oPIXEL_VAL[7]~reg0.ACLR


|DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component
wren_a => altsyncram_e9b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_e9b1:auto_generated.data_a[0]
data_a[1] => altsyncram_e9b1:auto_generated.data_a[1]
data_a[2] => altsyncram_e9b1:auto_generated.data_a[2]
data_a[3] => altsyncram_e9b1:auto_generated.data_a[3]
data_a[4] => altsyncram_e9b1:auto_generated.data_a[4]
data_a[5] => altsyncram_e9b1:auto_generated.data_a[5]
data_a[6] => altsyncram_e9b1:auto_generated.data_a[6]
data_a[7] => altsyncram_e9b1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_e9b1:auto_generated.address_a[0]
address_a[1] => altsyncram_e9b1:auto_generated.address_a[1]
address_a[2] => altsyncram_e9b1:auto_generated.address_a[2]
address_a[3] => altsyncram_e9b1:auto_generated.address_a[3]
address_a[4] => altsyncram_e9b1:auto_generated.address_a[4]
address_a[5] => altsyncram_e9b1:auto_generated.address_a[5]
address_a[6] => altsyncram_e9b1:auto_generated.address_a[6]
address_a[7] => altsyncram_e9b1:auto_generated.address_a[7]
address_a[8] => altsyncram_e9b1:auto_generated.address_a[8]
address_a[9] => altsyncram_e9b1:auto_generated.address_a[9]
address_a[10] => altsyncram_e9b1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_e9b1:auto_generated.clock0
clock1 => altsyncram_e9b1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_e9b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_e9b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_e9b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_e9b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_e9b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_e9b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_e9b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_e9b1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]


|DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b801:auto_generated.address_a[0]
address_a[1] => altsyncram_b801:auto_generated.address_a[1]
address_a[2] => altsyncram_b801:auto_generated.address_a[2]
address_a[3] => altsyncram_b801:auto_generated.address_a[3]
address_a[4] => altsyncram_b801:auto_generated.address_a[4]
address_a[5] => altsyncram_b801:auto_generated.address_a[5]
address_a[6] => altsyncram_b801:auto_generated.address_a[6]
address_a[7] => altsyncram_b801:auto_generated.address_a[7]
address_a[8] => altsyncram_b801:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b801:auto_generated.clock0
clock1 => altsyncram_b801:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b801:auto_generated.q_a[0]
q_a[1] <= altsyncram_b801:auto_generated.q_a[1]
q_a[2] <= altsyncram_b801:auto_generated.q_a[2]
q_a[3] <= altsyncram_b801:auto_generated.q_a[3]
q_a[4] <= altsyncram_b801:auto_generated.q_a[4]
q_a[5] <= altsyncram_b801:auto_generated.q_a[5]
q_a[6] <= altsyncram_b801:auto_generated.q_a[6]
q_a[7] <= altsyncram_b801:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|DE2_115_Default|update_monitor_rom:update_rom
addr[0] => Equal0.IN31
addr[0] => Equal1.IN0
addr[0] => Equal2.IN31
addr[0] => Equal3.IN1
addr[0] => Equal4.IN31
addr[0] => Equal5.IN1
addr[0] => Equal6.IN31
addr[0] => Equal7.IN2
addr[0] => Equal8.IN31
addr[0] => Equal9.IN1
addr[0] => Equal10.IN31
addr[0] => Equal11.IN2
addr[0] => Equal12.IN31
addr[0] => Equal13.IN2
addr[0] => Equal14.IN31
addr[0] => Equal15.IN3
addr[0] => Equal16.IN31
addr[0] => Equal17.IN1
addr[0] => Equal18.IN31
addr[0] => Equal19.IN2
addr[0] => Equal20.IN31
addr[0] => Equal21.IN2
addr[0] => Equal22.IN31
addr[0] => Equal23.IN3
addr[0] => Equal24.IN31
addr[0] => Equal25.IN2
addr[0] => Equal26.IN31
addr[0] => Equal27.IN3
addr[0] => Equal28.IN31
addr[0] => Equal29.IN3
addr[0] => Equal30.IN31
addr[0] => Equal31.IN4
addr[0] => Equal32.IN31
addr[0] => Equal33.IN1
addr[0] => Equal34.IN31
addr[0] => Equal35.IN2
addr[0] => Equal36.IN31
addr[0] => Equal37.IN2
addr[0] => Equal38.IN31
addr[0] => Equal39.IN3
addr[0] => Equal40.IN31
addr[0] => Equal41.IN2
addr[0] => Equal42.IN31
addr[0] => Equal43.IN3
addr[0] => Equal44.IN31
addr[0] => Equal45.IN3
addr[0] => Equal46.IN31
addr[0] => Equal47.IN4
addr[0] => Equal48.IN31
addr[0] => Equal49.IN2
addr[0] => Equal50.IN31
addr[0] => Equal51.IN3
addr[0] => Equal52.IN31
addr[0] => Equal53.IN3
addr[0] => Equal54.IN31
addr[0] => Equal55.IN4
addr[0] => Equal56.IN31
addr[0] => Equal57.IN3
addr[0] => Equal58.IN31
addr[0] => Equal59.IN4
addr[0] => Equal60.IN31
addr[0] => Equal61.IN4
addr[0] => Equal62.IN31
addr[0] => Equal63.IN5
addr[0] => Equal64.IN31
addr[0] => Equal65.IN1
addr[0] => Equal66.IN31
addr[0] => Equal67.IN2
addr[0] => Equal68.IN31
addr[0] => Equal69.IN2
addr[0] => Equal70.IN31
addr[0] => Equal71.IN3
addr[0] => Equal72.IN31
addr[0] => Equal73.IN2
addr[0] => Equal74.IN31
addr[0] => Equal75.IN3
addr[0] => Equal76.IN31
addr[0] => Equal77.IN3
addr[0] => Equal78.IN31
addr[0] => Equal79.IN4
addr[0] => Equal80.IN31
addr[0] => Equal81.IN2
addr[1] => Equal0.IN30
addr[1] => Equal1.IN31
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
addr[1] => Equal4.IN30
addr[1] => Equal5.IN31
addr[1] => Equal6.IN1
addr[1] => Equal7.IN1
addr[1] => Equal8.IN30
addr[1] => Equal9.IN31
addr[1] => Equal10.IN1
addr[1] => Equal11.IN1
addr[1] => Equal12.IN30
addr[1] => Equal13.IN31
addr[1] => Equal14.IN2
addr[1] => Equal15.IN2
addr[1] => Equal16.IN30
addr[1] => Equal17.IN31
addr[1] => Equal18.IN1
addr[1] => Equal19.IN1
addr[1] => Equal20.IN30
addr[1] => Equal21.IN31
addr[1] => Equal22.IN2
addr[1] => Equal23.IN2
addr[1] => Equal24.IN30
addr[1] => Equal25.IN31
addr[1] => Equal26.IN2
addr[1] => Equal27.IN2
addr[1] => Equal28.IN30
addr[1] => Equal29.IN31
addr[1] => Equal30.IN3
addr[1] => Equal31.IN3
addr[1] => Equal32.IN30
addr[1] => Equal33.IN31
addr[1] => Equal34.IN1
addr[1] => Equal35.IN1
addr[1] => Equal36.IN30
addr[1] => Equal37.IN31
addr[1] => Equal38.IN2
addr[1] => Equal39.IN2
addr[1] => Equal40.IN30
addr[1] => Equal41.IN31
addr[1] => Equal42.IN2
addr[1] => Equal43.IN2
addr[1] => Equal44.IN30
addr[1] => Equal45.IN31
addr[1] => Equal46.IN3
addr[1] => Equal47.IN3
addr[1] => Equal48.IN30
addr[1] => Equal49.IN31
addr[1] => Equal50.IN2
addr[1] => Equal51.IN2
addr[1] => Equal52.IN30
addr[1] => Equal53.IN31
addr[1] => Equal54.IN3
addr[1] => Equal55.IN3
addr[1] => Equal56.IN30
addr[1] => Equal57.IN31
addr[1] => Equal58.IN3
addr[1] => Equal59.IN3
addr[1] => Equal60.IN30
addr[1] => Equal61.IN31
addr[1] => Equal62.IN4
addr[1] => Equal63.IN4
addr[1] => Equal64.IN30
addr[1] => Equal65.IN31
addr[1] => Equal66.IN1
addr[1] => Equal67.IN1
addr[1] => Equal68.IN30
addr[1] => Equal69.IN31
addr[1] => Equal70.IN2
addr[1] => Equal71.IN2
addr[1] => Equal72.IN30
addr[1] => Equal73.IN31
addr[1] => Equal74.IN2
addr[1] => Equal75.IN2
addr[1] => Equal76.IN30
addr[1] => Equal77.IN31
addr[1] => Equal78.IN3
addr[1] => Equal79.IN3
addr[1] => Equal80.IN30
addr[1] => Equal81.IN31
addr[2] => Equal0.IN29
addr[2] => Equal1.IN30
addr[2] => Equal2.IN30
addr[2] => Equal3.IN31
addr[2] => Equal4.IN0
addr[2] => Equal5.IN0
addr[2] => Equal6.IN0
addr[2] => Equal7.IN0
addr[2] => Equal8.IN29
addr[2] => Equal9.IN30
addr[2] => Equal10.IN30
addr[2] => Equal11.IN31
addr[2] => Equal12.IN1
addr[2] => Equal13.IN1
addr[2] => Equal14.IN1
addr[2] => Equal15.IN1
addr[2] => Equal16.IN29
addr[2] => Equal17.IN30
addr[2] => Equal18.IN30
addr[2] => Equal19.IN31
addr[2] => Equal20.IN1
addr[2] => Equal21.IN1
addr[2] => Equal22.IN1
addr[2] => Equal23.IN1
addr[2] => Equal24.IN29
addr[2] => Equal25.IN30
addr[2] => Equal26.IN30
addr[2] => Equal27.IN31
addr[2] => Equal28.IN2
addr[2] => Equal29.IN2
addr[2] => Equal30.IN2
addr[2] => Equal31.IN2
addr[2] => Equal32.IN29
addr[2] => Equal33.IN30
addr[2] => Equal34.IN30
addr[2] => Equal35.IN31
addr[2] => Equal36.IN1
addr[2] => Equal37.IN1
addr[2] => Equal38.IN1
addr[2] => Equal39.IN1
addr[2] => Equal40.IN29
addr[2] => Equal41.IN30
addr[2] => Equal42.IN30
addr[2] => Equal43.IN31
addr[2] => Equal44.IN2
addr[2] => Equal45.IN2
addr[2] => Equal46.IN2
addr[2] => Equal47.IN2
addr[2] => Equal48.IN29
addr[2] => Equal49.IN30
addr[2] => Equal50.IN30
addr[2] => Equal51.IN31
addr[2] => Equal52.IN2
addr[2] => Equal53.IN2
addr[2] => Equal54.IN2
addr[2] => Equal55.IN2
addr[2] => Equal56.IN29
addr[2] => Equal57.IN30
addr[2] => Equal58.IN30
addr[2] => Equal59.IN31
addr[2] => Equal60.IN3
addr[2] => Equal61.IN3
addr[2] => Equal62.IN3
addr[2] => Equal63.IN3
addr[2] => Equal64.IN29
addr[2] => Equal65.IN30
addr[2] => Equal66.IN30
addr[2] => Equal67.IN31
addr[2] => Equal68.IN1
addr[2] => Equal69.IN1
addr[2] => Equal70.IN1
addr[2] => Equal71.IN1
addr[2] => Equal72.IN29
addr[2] => Equal73.IN30
addr[2] => Equal74.IN30
addr[2] => Equal75.IN31
addr[2] => Equal76.IN2
addr[2] => Equal77.IN2
addr[2] => Equal78.IN2
addr[2] => Equal79.IN2
addr[2] => Equal80.IN29
addr[2] => Equal81.IN30
addr[3] => Equal0.IN28
addr[3] => Equal1.IN29
addr[3] => Equal2.IN29
addr[3] => Equal3.IN30
addr[3] => Equal4.IN29
addr[3] => Equal5.IN30
addr[3] => Equal6.IN30
addr[3] => Equal7.IN31
addr[3] => Equal8.IN0
addr[3] => Equal9.IN0
addr[3] => Equal10.IN0
addr[3] => Equal11.IN0
addr[3] => Equal12.IN0
addr[3] => Equal13.IN0
addr[3] => Equal14.IN0
addr[3] => Equal15.IN0
addr[3] => Equal16.IN28
addr[3] => Equal17.IN29
addr[3] => Equal18.IN29
addr[3] => Equal19.IN30
addr[3] => Equal20.IN29
addr[3] => Equal21.IN30
addr[3] => Equal22.IN30
addr[3] => Equal23.IN31
addr[3] => Equal24.IN1
addr[3] => Equal25.IN1
addr[3] => Equal26.IN1
addr[3] => Equal27.IN1
addr[3] => Equal28.IN1
addr[3] => Equal29.IN1
addr[3] => Equal30.IN1
addr[3] => Equal31.IN1
addr[3] => Equal32.IN28
addr[3] => Equal33.IN29
addr[3] => Equal34.IN29
addr[3] => Equal35.IN30
addr[3] => Equal36.IN29
addr[3] => Equal37.IN30
addr[3] => Equal38.IN30
addr[3] => Equal39.IN31
addr[3] => Equal40.IN1
addr[3] => Equal41.IN1
addr[3] => Equal42.IN1
addr[3] => Equal43.IN1
addr[3] => Equal44.IN1
addr[3] => Equal45.IN1
addr[3] => Equal46.IN1
addr[3] => Equal47.IN1
addr[3] => Equal48.IN28
addr[3] => Equal49.IN29
addr[3] => Equal50.IN29
addr[3] => Equal51.IN30
addr[3] => Equal52.IN29
addr[3] => Equal53.IN30
addr[3] => Equal54.IN30
addr[3] => Equal55.IN31
addr[3] => Equal56.IN2
addr[3] => Equal57.IN2
addr[3] => Equal58.IN2
addr[3] => Equal59.IN2
addr[3] => Equal60.IN2
addr[3] => Equal61.IN2
addr[3] => Equal62.IN2
addr[3] => Equal63.IN2
addr[3] => Equal64.IN28
addr[3] => Equal65.IN29
addr[3] => Equal66.IN29
addr[3] => Equal67.IN30
addr[3] => Equal68.IN29
addr[3] => Equal69.IN30
addr[3] => Equal70.IN30
addr[3] => Equal71.IN31
addr[3] => Equal72.IN1
addr[3] => Equal73.IN1
addr[3] => Equal74.IN1
addr[3] => Equal75.IN1
addr[3] => Equal76.IN1
addr[3] => Equal77.IN1
addr[3] => Equal78.IN1
addr[3] => Equal79.IN1
addr[3] => Equal80.IN28
addr[3] => Equal81.IN29
addr[4] => Equal0.IN27
addr[4] => Equal1.IN28
addr[4] => Equal2.IN28
addr[4] => Equal3.IN29
addr[4] => Equal4.IN28
addr[4] => Equal5.IN29
addr[4] => Equal6.IN29
addr[4] => Equal7.IN30
addr[4] => Equal8.IN28
addr[4] => Equal9.IN29
addr[4] => Equal10.IN29
addr[4] => Equal11.IN30
addr[4] => Equal12.IN29
addr[4] => Equal13.IN30
addr[4] => Equal14.IN30
addr[4] => Equal15.IN31
addr[4] => Equal16.IN0
addr[4] => Equal17.IN0
addr[4] => Equal18.IN0
addr[4] => Equal19.IN0
addr[4] => Equal20.IN0
addr[4] => Equal21.IN0
addr[4] => Equal22.IN0
addr[4] => Equal23.IN0
addr[4] => Equal24.IN0
addr[4] => Equal25.IN0
addr[4] => Equal26.IN0
addr[4] => Equal27.IN0
addr[4] => Equal28.IN0
addr[4] => Equal29.IN0
addr[4] => Equal30.IN0
addr[4] => Equal31.IN0
addr[4] => Equal32.IN27
addr[4] => Equal33.IN28
addr[4] => Equal34.IN28
addr[4] => Equal35.IN29
addr[4] => Equal36.IN28
addr[4] => Equal37.IN29
addr[4] => Equal38.IN29
addr[4] => Equal39.IN30
addr[4] => Equal40.IN28
addr[4] => Equal41.IN29
addr[4] => Equal42.IN29
addr[4] => Equal43.IN30
addr[4] => Equal44.IN29
addr[4] => Equal45.IN30
addr[4] => Equal46.IN30
addr[4] => Equal47.IN31
addr[4] => Equal48.IN1
addr[4] => Equal49.IN1
addr[4] => Equal50.IN1
addr[4] => Equal51.IN1
addr[4] => Equal52.IN1
addr[4] => Equal53.IN1
addr[4] => Equal54.IN1
addr[4] => Equal55.IN1
addr[4] => Equal56.IN1
addr[4] => Equal57.IN1
addr[4] => Equal58.IN1
addr[4] => Equal59.IN1
addr[4] => Equal60.IN1
addr[4] => Equal61.IN1
addr[4] => Equal62.IN1
addr[4] => Equal63.IN1
addr[4] => Equal64.IN27
addr[4] => Equal65.IN28
addr[4] => Equal66.IN28
addr[4] => Equal67.IN29
addr[4] => Equal68.IN28
addr[4] => Equal69.IN29
addr[4] => Equal70.IN29
addr[4] => Equal71.IN30
addr[4] => Equal72.IN28
addr[4] => Equal73.IN29
addr[4] => Equal74.IN29
addr[4] => Equal75.IN30
addr[4] => Equal76.IN29
addr[4] => Equal77.IN30
addr[4] => Equal78.IN30
addr[4] => Equal79.IN31
addr[4] => Equal80.IN1
addr[4] => Equal81.IN1
addr[5] => Equal0.IN26
addr[5] => Equal1.IN27
addr[5] => Equal2.IN27
addr[5] => Equal3.IN28
addr[5] => Equal4.IN27
addr[5] => Equal5.IN28
addr[5] => Equal6.IN28
addr[5] => Equal7.IN29
addr[5] => Equal8.IN27
addr[5] => Equal9.IN28
addr[5] => Equal10.IN28
addr[5] => Equal11.IN29
addr[5] => Equal12.IN28
addr[5] => Equal13.IN29
addr[5] => Equal14.IN29
addr[5] => Equal15.IN30
addr[5] => Equal16.IN27
addr[5] => Equal17.IN28
addr[5] => Equal18.IN28
addr[5] => Equal19.IN29
addr[5] => Equal20.IN28
addr[5] => Equal21.IN29
addr[5] => Equal22.IN29
addr[5] => Equal23.IN30
addr[5] => Equal24.IN28
addr[5] => Equal25.IN29
addr[5] => Equal26.IN29
addr[5] => Equal27.IN30
addr[5] => Equal28.IN29
addr[5] => Equal29.IN30
addr[5] => Equal30.IN30
addr[5] => Equal31.IN31
addr[5] => Equal32.IN0
addr[5] => Equal33.IN0
addr[5] => Equal34.IN0
addr[5] => Equal35.IN0
addr[5] => Equal36.IN0
addr[5] => Equal37.IN0
addr[5] => Equal38.IN0
addr[5] => Equal39.IN0
addr[5] => Equal40.IN0
addr[5] => Equal41.IN0
addr[5] => Equal42.IN0
addr[5] => Equal43.IN0
addr[5] => Equal44.IN0
addr[5] => Equal45.IN0
addr[5] => Equal46.IN0
addr[5] => Equal47.IN0
addr[5] => Equal48.IN0
addr[5] => Equal49.IN0
addr[5] => Equal50.IN0
addr[5] => Equal51.IN0
addr[5] => Equal52.IN0
addr[5] => Equal53.IN0
addr[5] => Equal54.IN0
addr[5] => Equal55.IN0
addr[5] => Equal56.IN0
addr[5] => Equal57.IN0
addr[5] => Equal58.IN0
addr[5] => Equal59.IN0
addr[5] => Equal60.IN0
addr[5] => Equal61.IN0
addr[5] => Equal62.IN0
addr[5] => Equal63.IN0
addr[5] => Equal64.IN26
addr[5] => Equal65.IN27
addr[5] => Equal66.IN27
addr[5] => Equal67.IN28
addr[5] => Equal68.IN27
addr[5] => Equal69.IN28
addr[5] => Equal70.IN28
addr[5] => Equal71.IN29
addr[5] => Equal72.IN27
addr[5] => Equal73.IN28
addr[5] => Equal74.IN28
addr[5] => Equal75.IN29
addr[5] => Equal76.IN28
addr[5] => Equal77.IN29
addr[5] => Equal78.IN29
addr[5] => Equal79.IN30
addr[5] => Equal80.IN27
addr[5] => Equal81.IN28
addr[6] => Equal0.IN25
addr[6] => Equal1.IN26
addr[6] => Equal2.IN26
addr[6] => Equal3.IN27
addr[6] => Equal4.IN26
addr[6] => Equal5.IN27
addr[6] => Equal6.IN27
addr[6] => Equal7.IN28
addr[6] => Equal8.IN26
addr[6] => Equal9.IN27
addr[6] => Equal10.IN27
addr[6] => Equal11.IN28
addr[6] => Equal12.IN27
addr[6] => Equal13.IN28
addr[6] => Equal14.IN28
addr[6] => Equal15.IN29
addr[6] => Equal16.IN26
addr[6] => Equal17.IN27
addr[6] => Equal18.IN27
addr[6] => Equal19.IN28
addr[6] => Equal20.IN27
addr[6] => Equal21.IN28
addr[6] => Equal22.IN28
addr[6] => Equal23.IN29
addr[6] => Equal24.IN27
addr[6] => Equal25.IN28
addr[6] => Equal26.IN28
addr[6] => Equal27.IN29
addr[6] => Equal28.IN28
addr[6] => Equal29.IN29
addr[6] => Equal30.IN29
addr[6] => Equal31.IN30
addr[6] => Equal32.IN26
addr[6] => Equal33.IN27
addr[6] => Equal34.IN27
addr[6] => Equal35.IN28
addr[6] => Equal36.IN27
addr[6] => Equal37.IN28
addr[6] => Equal38.IN28
addr[6] => Equal39.IN29
addr[6] => Equal40.IN27
addr[6] => Equal41.IN28
addr[6] => Equal42.IN28
addr[6] => Equal43.IN29
addr[6] => Equal44.IN28
addr[6] => Equal45.IN29
addr[6] => Equal46.IN29
addr[6] => Equal47.IN30
addr[6] => Equal48.IN27
addr[6] => Equal49.IN28
addr[6] => Equal50.IN28
addr[6] => Equal51.IN29
addr[6] => Equal52.IN28
addr[6] => Equal53.IN29
addr[6] => Equal54.IN29
addr[6] => Equal55.IN30
addr[6] => Equal56.IN28
addr[6] => Equal57.IN29
addr[6] => Equal58.IN29
addr[6] => Equal59.IN30
addr[6] => Equal60.IN29
addr[6] => Equal61.IN30
addr[6] => Equal62.IN30
addr[6] => Equal63.IN31
addr[6] => Equal64.IN0
addr[6] => Equal65.IN0
addr[6] => Equal66.IN0
addr[6] => Equal67.IN0
addr[6] => Equal68.IN0
addr[6] => Equal69.IN0
addr[6] => Equal70.IN0
addr[6] => Equal71.IN0
addr[6] => Equal72.IN0
addr[6] => Equal73.IN0
addr[6] => Equal74.IN0
addr[6] => Equal75.IN0
addr[6] => Equal76.IN0
addr[6] => Equal77.IN0
addr[6] => Equal78.IN0
addr[6] => Equal79.IN0
addr[6] => Equal80.IN0
addr[6] => Equal81.IN0
addr[7] => Equal0.IN24
addr[7] => Equal1.IN25
addr[7] => Equal2.IN25
addr[7] => Equal3.IN26
addr[7] => Equal4.IN25
addr[7] => Equal5.IN26
addr[7] => Equal6.IN26
addr[7] => Equal7.IN27
addr[7] => Equal8.IN25
addr[7] => Equal9.IN26
addr[7] => Equal10.IN26
addr[7] => Equal11.IN27
addr[7] => Equal12.IN26
addr[7] => Equal13.IN27
addr[7] => Equal14.IN27
addr[7] => Equal15.IN28
addr[7] => Equal16.IN25
addr[7] => Equal17.IN26
addr[7] => Equal18.IN26
addr[7] => Equal19.IN27
addr[7] => Equal20.IN26
addr[7] => Equal21.IN27
addr[7] => Equal22.IN27
addr[7] => Equal23.IN28
addr[7] => Equal24.IN26
addr[7] => Equal25.IN27
addr[7] => Equal26.IN27
addr[7] => Equal27.IN28
addr[7] => Equal28.IN27
addr[7] => Equal29.IN28
addr[7] => Equal30.IN28
addr[7] => Equal31.IN29
addr[7] => Equal32.IN25
addr[7] => Equal33.IN26
addr[7] => Equal34.IN26
addr[7] => Equal35.IN27
addr[7] => Equal36.IN26
addr[7] => Equal37.IN27
addr[7] => Equal38.IN27
addr[7] => Equal39.IN28
addr[7] => Equal40.IN26
addr[7] => Equal41.IN27
addr[7] => Equal42.IN27
addr[7] => Equal43.IN28
addr[7] => Equal44.IN27
addr[7] => Equal45.IN28
addr[7] => Equal46.IN28
addr[7] => Equal47.IN29
addr[7] => Equal48.IN26
addr[7] => Equal49.IN27
addr[7] => Equal50.IN27
addr[7] => Equal51.IN28
addr[7] => Equal52.IN27
addr[7] => Equal53.IN28
addr[7] => Equal54.IN28
addr[7] => Equal55.IN29
addr[7] => Equal56.IN27
addr[7] => Equal57.IN28
addr[7] => Equal58.IN28
addr[7] => Equal59.IN29
addr[7] => Equal60.IN28
addr[7] => Equal61.IN29
addr[7] => Equal62.IN29
addr[7] => Equal63.IN30
addr[7] => Equal64.IN25
addr[7] => Equal65.IN26
addr[7] => Equal66.IN26
addr[7] => Equal67.IN27
addr[7] => Equal68.IN26
addr[7] => Equal69.IN27
addr[7] => Equal70.IN27
addr[7] => Equal71.IN28
addr[7] => Equal72.IN26
addr[7] => Equal73.IN27
addr[7] => Equal74.IN27
addr[7] => Equal75.IN28
addr[7] => Equal76.IN27
addr[7] => Equal77.IN28
addr[7] => Equal78.IN28
addr[7] => Equal79.IN29
addr[7] => Equal80.IN26
addr[7] => Equal81.IN27
addr[8] => Equal0.IN23
addr[8] => Equal1.IN24
addr[8] => Equal2.IN24
addr[8] => Equal3.IN25
addr[8] => Equal4.IN24
addr[8] => Equal5.IN25
addr[8] => Equal6.IN25
addr[8] => Equal7.IN26
addr[8] => Equal8.IN24
addr[8] => Equal9.IN25
addr[8] => Equal10.IN25
addr[8] => Equal11.IN26
addr[8] => Equal12.IN25
addr[8] => Equal13.IN26
addr[8] => Equal14.IN26
addr[8] => Equal15.IN27
addr[8] => Equal16.IN24
addr[8] => Equal17.IN25
addr[8] => Equal18.IN25
addr[8] => Equal19.IN26
addr[8] => Equal20.IN25
addr[8] => Equal21.IN26
addr[8] => Equal22.IN26
addr[8] => Equal23.IN27
addr[8] => Equal24.IN25
addr[8] => Equal25.IN26
addr[8] => Equal26.IN26
addr[8] => Equal27.IN27
addr[8] => Equal28.IN26
addr[8] => Equal29.IN27
addr[8] => Equal30.IN27
addr[8] => Equal31.IN28
addr[8] => Equal32.IN24
addr[8] => Equal33.IN25
addr[8] => Equal34.IN25
addr[8] => Equal35.IN26
addr[8] => Equal36.IN25
addr[8] => Equal37.IN26
addr[8] => Equal38.IN26
addr[8] => Equal39.IN27
addr[8] => Equal40.IN25
addr[8] => Equal41.IN26
addr[8] => Equal42.IN26
addr[8] => Equal43.IN27
addr[8] => Equal44.IN26
addr[8] => Equal45.IN27
addr[8] => Equal46.IN27
addr[8] => Equal47.IN28
addr[8] => Equal48.IN25
addr[8] => Equal49.IN26
addr[8] => Equal50.IN26
addr[8] => Equal51.IN27
addr[8] => Equal52.IN26
addr[8] => Equal53.IN27
addr[8] => Equal54.IN27
addr[8] => Equal55.IN28
addr[8] => Equal56.IN26
addr[8] => Equal57.IN27
addr[8] => Equal58.IN27
addr[8] => Equal59.IN28
addr[8] => Equal60.IN27
addr[8] => Equal61.IN28
addr[8] => Equal62.IN28
addr[8] => Equal63.IN29
addr[8] => Equal64.IN24
addr[8] => Equal65.IN25
addr[8] => Equal66.IN25
addr[8] => Equal67.IN26
addr[8] => Equal68.IN25
addr[8] => Equal69.IN26
addr[8] => Equal70.IN26
addr[8] => Equal71.IN27
addr[8] => Equal72.IN25
addr[8] => Equal73.IN26
addr[8] => Equal74.IN26
addr[8] => Equal75.IN27
addr[8] => Equal76.IN26
addr[8] => Equal77.IN27
addr[8] => Equal78.IN27
addr[8] => Equal79.IN28
addr[8] => Equal80.IN25
addr[8] => Equal81.IN26
addr[9] => Equal0.IN22
addr[9] => Equal1.IN23
addr[9] => Equal2.IN23
addr[9] => Equal3.IN24
addr[9] => Equal4.IN23
addr[9] => Equal5.IN24
addr[9] => Equal6.IN24
addr[9] => Equal7.IN25
addr[9] => Equal8.IN23
addr[9] => Equal9.IN24
addr[9] => Equal10.IN24
addr[9] => Equal11.IN25
addr[9] => Equal12.IN24
addr[9] => Equal13.IN25
addr[9] => Equal14.IN25
addr[9] => Equal15.IN26
addr[9] => Equal16.IN23
addr[9] => Equal17.IN24
addr[9] => Equal18.IN24
addr[9] => Equal19.IN25
addr[9] => Equal20.IN24
addr[9] => Equal21.IN25
addr[9] => Equal22.IN25
addr[9] => Equal23.IN26
addr[9] => Equal24.IN24
addr[9] => Equal25.IN25
addr[9] => Equal26.IN25
addr[9] => Equal27.IN26
addr[9] => Equal28.IN25
addr[9] => Equal29.IN26
addr[9] => Equal30.IN26
addr[9] => Equal31.IN27
addr[9] => Equal32.IN23
addr[9] => Equal33.IN24
addr[9] => Equal34.IN24
addr[9] => Equal35.IN25
addr[9] => Equal36.IN24
addr[9] => Equal37.IN25
addr[9] => Equal38.IN25
addr[9] => Equal39.IN26
addr[9] => Equal40.IN24
addr[9] => Equal41.IN25
addr[9] => Equal42.IN25
addr[9] => Equal43.IN26
addr[9] => Equal44.IN25
addr[9] => Equal45.IN26
addr[9] => Equal46.IN26
addr[9] => Equal47.IN27
addr[9] => Equal48.IN24
addr[9] => Equal49.IN25
addr[9] => Equal50.IN25
addr[9] => Equal51.IN26
addr[9] => Equal52.IN25
addr[9] => Equal53.IN26
addr[9] => Equal54.IN26
addr[9] => Equal55.IN27
addr[9] => Equal56.IN25
addr[9] => Equal57.IN26
addr[9] => Equal58.IN26
addr[9] => Equal59.IN27
addr[9] => Equal60.IN26
addr[9] => Equal61.IN27
addr[9] => Equal62.IN27
addr[9] => Equal63.IN28
addr[9] => Equal64.IN23
addr[9] => Equal65.IN24
addr[9] => Equal66.IN24
addr[9] => Equal67.IN25
addr[9] => Equal68.IN24
addr[9] => Equal69.IN25
addr[9] => Equal70.IN25
addr[9] => Equal71.IN26
addr[9] => Equal72.IN24
addr[9] => Equal73.IN25
addr[9] => Equal74.IN25
addr[9] => Equal75.IN26
addr[9] => Equal76.IN25
addr[9] => Equal77.IN26
addr[9] => Equal78.IN26
addr[9] => Equal79.IN27
addr[9] => Equal80.IN24
addr[9] => Equal81.IN25
data[0] <= <GND>
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= <GND>
data[11] <= <GND>
data[12] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data.DB_MAX_OUTPUT_PORT_TYPE
data[18] <= <GND>
data[19] <= <GND>
data[20] <= <GND>
data[21] <= <GND>
data[22] <= <GND>
data[23] <= <GND>
data[24] <= <GND>
data[25] <= <GND>
data[26] <= <GND>
data[27] <= <GND>
data[28] <= <GND>
data[29] <= <GND>
data[30] <= <GND>
data[31] <= <GND>


|DE2_115_Default|VGA_CHAR_Ctrl:u8
ikey_ascii_D[0] => regs_31.DATAA
ikey_ascii_D[0] => regs_30.DATAB
ikey_ascii_D[0] => regs_29.DATAB
ikey_ascii_D[0] => regs_28.DATAB
ikey_ascii_D[0] => regs_27.DATAB
ikey_ascii_D[0] => regs_26.DATAB
ikey_ascii_D[0] => regs_25.DATAB
ikey_ascii_D[0] => regs_24.DATAB
ikey_ascii_D[0] => regs_23.DATAB
ikey_ascii_D[0] => regs_22.DATAB
ikey_ascii_D[0] => regs_21.DATAB
ikey_ascii_D[0] => regs_20.DATAB
ikey_ascii_D[0] => regs_19.DATAB
ikey_ascii_D[0] => regs_18.DATAB
ikey_ascii_D[0] => regs_17.DATAB
ikey_ascii_D[0] => regs_16.DATAB
ikey_ascii_D[0] => regs_15.DATAB
ikey_ascii_D[0] => regs_14.DATAB
ikey_ascii_D[0] => regs_13.DATAB
ikey_ascii_D[0] => regs_12.DATAB
ikey_ascii_D[0] => regs_11.DATAB
ikey_ascii_D[0] => regs_10.DATAB
ikey_ascii_D[0] => regs_09.DATAB
ikey_ascii_D[0] => regs_08.DATAB
ikey_ascii_D[0] => regs_07.DATAB
ikey_ascii_D[0] => regs_06.DATAB
ikey_ascii_D[0] => regs_05.DATAB
ikey_ascii_D[0] => regs_04.DATAB
ikey_ascii_D[0] => regs_03.DATAB
ikey_ascii_D[0] => regs_02.DATAB
ikey_ascii_D[0] => regs_01.DATAB
ikey_ascii_D[0] => regs_00.DATAB
ikey_ascii_D[0] => PUT_DATA_reg.DATAB
ikey_ascii_D[0] => Equal17.IN5
ikey_ascii_D[0] => Equal18.IN5
ikey_ascii_D[1] => regs_31.DATAA
ikey_ascii_D[1] => regs_30.DATAB
ikey_ascii_D[1] => regs_29.DATAB
ikey_ascii_D[1] => regs_28.DATAB
ikey_ascii_D[1] => regs_27.DATAB
ikey_ascii_D[1] => regs_26.DATAB
ikey_ascii_D[1] => regs_25.DATAB
ikey_ascii_D[1] => regs_24.DATAB
ikey_ascii_D[1] => regs_23.DATAB
ikey_ascii_D[1] => regs_22.DATAB
ikey_ascii_D[1] => regs_21.DATAB
ikey_ascii_D[1] => regs_20.DATAB
ikey_ascii_D[1] => regs_19.DATAB
ikey_ascii_D[1] => regs_18.DATAB
ikey_ascii_D[1] => regs_17.DATAB
ikey_ascii_D[1] => regs_16.DATAB
ikey_ascii_D[1] => regs_15.DATAB
ikey_ascii_D[1] => regs_14.DATAB
ikey_ascii_D[1] => regs_13.DATAB
ikey_ascii_D[1] => regs_12.DATAB
ikey_ascii_D[1] => regs_11.DATAB
ikey_ascii_D[1] => regs_10.DATAB
ikey_ascii_D[1] => regs_09.DATAB
ikey_ascii_D[1] => regs_08.DATAB
ikey_ascii_D[1] => regs_07.DATAB
ikey_ascii_D[1] => regs_06.DATAB
ikey_ascii_D[1] => regs_05.DATAB
ikey_ascii_D[1] => regs_04.DATAB
ikey_ascii_D[1] => regs_03.DATAB
ikey_ascii_D[1] => regs_02.DATAB
ikey_ascii_D[1] => regs_01.DATAB
ikey_ascii_D[1] => regs_00.DATAB
ikey_ascii_D[1] => PUT_DATA_reg.DATAB
ikey_ascii_D[1] => Equal17.IN4
ikey_ascii_D[1] => Equal18.IN4
ikey_ascii_D[2] => regs_31.DATAA
ikey_ascii_D[2] => regs_30.DATAB
ikey_ascii_D[2] => regs_29.DATAB
ikey_ascii_D[2] => regs_28.DATAB
ikey_ascii_D[2] => regs_27.DATAB
ikey_ascii_D[2] => regs_26.DATAB
ikey_ascii_D[2] => regs_25.DATAB
ikey_ascii_D[2] => regs_24.DATAB
ikey_ascii_D[2] => regs_23.DATAB
ikey_ascii_D[2] => regs_22.DATAB
ikey_ascii_D[2] => regs_21.DATAB
ikey_ascii_D[2] => regs_20.DATAB
ikey_ascii_D[2] => regs_19.DATAB
ikey_ascii_D[2] => regs_18.DATAB
ikey_ascii_D[2] => regs_17.DATAB
ikey_ascii_D[2] => regs_16.DATAB
ikey_ascii_D[2] => regs_15.DATAB
ikey_ascii_D[2] => regs_14.DATAB
ikey_ascii_D[2] => regs_13.DATAB
ikey_ascii_D[2] => regs_12.DATAB
ikey_ascii_D[2] => regs_11.DATAB
ikey_ascii_D[2] => regs_10.DATAB
ikey_ascii_D[2] => regs_09.DATAB
ikey_ascii_D[2] => regs_08.DATAB
ikey_ascii_D[2] => regs_07.DATAB
ikey_ascii_D[2] => regs_06.DATAB
ikey_ascii_D[2] => regs_05.DATAB
ikey_ascii_D[2] => regs_04.DATAB
ikey_ascii_D[2] => regs_03.DATAB
ikey_ascii_D[2] => regs_02.DATAB
ikey_ascii_D[2] => regs_01.DATAB
ikey_ascii_D[2] => regs_00.DATAB
ikey_ascii_D[2] => PUT_DATA_reg.DATAB
ikey_ascii_D[2] => Equal17.IN3
ikey_ascii_D[2] => Equal18.IN3
ikey_ascii_D[3] => regs_31.DATAA
ikey_ascii_D[3] => regs_30.DATAB
ikey_ascii_D[3] => regs_29.DATAB
ikey_ascii_D[3] => regs_28.DATAB
ikey_ascii_D[3] => regs_27.DATAB
ikey_ascii_D[3] => regs_26.DATAB
ikey_ascii_D[3] => regs_25.DATAB
ikey_ascii_D[3] => regs_24.DATAB
ikey_ascii_D[3] => regs_23.DATAB
ikey_ascii_D[3] => regs_22.DATAB
ikey_ascii_D[3] => regs_21.DATAB
ikey_ascii_D[3] => regs_20.DATAB
ikey_ascii_D[3] => regs_19.DATAB
ikey_ascii_D[3] => regs_18.DATAB
ikey_ascii_D[3] => regs_17.DATAB
ikey_ascii_D[3] => regs_16.DATAB
ikey_ascii_D[3] => regs_15.DATAB
ikey_ascii_D[3] => regs_14.DATAB
ikey_ascii_D[3] => regs_13.DATAB
ikey_ascii_D[3] => regs_12.DATAB
ikey_ascii_D[3] => regs_11.DATAB
ikey_ascii_D[3] => regs_10.DATAB
ikey_ascii_D[3] => regs_09.DATAB
ikey_ascii_D[3] => regs_08.DATAB
ikey_ascii_D[3] => regs_07.DATAB
ikey_ascii_D[3] => regs_06.DATAB
ikey_ascii_D[3] => regs_05.DATAB
ikey_ascii_D[3] => regs_04.DATAB
ikey_ascii_D[3] => regs_03.DATAB
ikey_ascii_D[3] => regs_02.DATAB
ikey_ascii_D[3] => regs_01.DATAB
ikey_ascii_D[3] => regs_00.DATAB
ikey_ascii_D[3] => PUT_DATA_reg.DATAB
ikey_ascii_D[3] => Equal17.IN2
ikey_ascii_D[3] => Equal18.IN2
ikey_ascii_D[4] => regs_31.DATAA
ikey_ascii_D[4] => regs_30.DATAB
ikey_ascii_D[4] => regs_29.DATAB
ikey_ascii_D[4] => regs_28.DATAB
ikey_ascii_D[4] => regs_27.DATAB
ikey_ascii_D[4] => regs_26.DATAB
ikey_ascii_D[4] => regs_25.DATAB
ikey_ascii_D[4] => regs_24.DATAB
ikey_ascii_D[4] => regs_23.DATAB
ikey_ascii_D[4] => regs_22.DATAB
ikey_ascii_D[4] => regs_21.DATAB
ikey_ascii_D[4] => regs_20.DATAB
ikey_ascii_D[4] => regs_19.DATAB
ikey_ascii_D[4] => regs_18.DATAB
ikey_ascii_D[4] => regs_17.DATAB
ikey_ascii_D[4] => regs_16.DATAB
ikey_ascii_D[4] => regs_15.DATAB
ikey_ascii_D[4] => regs_14.DATAB
ikey_ascii_D[4] => regs_13.DATAB
ikey_ascii_D[4] => regs_12.DATAB
ikey_ascii_D[4] => regs_11.DATAB
ikey_ascii_D[4] => regs_10.DATAB
ikey_ascii_D[4] => regs_09.DATAB
ikey_ascii_D[4] => regs_08.DATAB
ikey_ascii_D[4] => regs_07.DATAB
ikey_ascii_D[4] => regs_06.DATAB
ikey_ascii_D[4] => regs_05.DATAB
ikey_ascii_D[4] => regs_04.DATAB
ikey_ascii_D[4] => regs_03.DATAB
ikey_ascii_D[4] => regs_02.DATAB
ikey_ascii_D[4] => regs_01.DATAB
ikey_ascii_D[4] => regs_00.DATAB
ikey_ascii_D[4] => PUT_DATA_reg.DATAB
ikey_ascii_D[4] => Equal17.IN1
ikey_ascii_D[4] => Equal18.IN1
ikey_ascii_D[5] => regs_31.DATAA
ikey_ascii_D[5] => regs_30.DATAB
ikey_ascii_D[5] => regs_29.DATAB
ikey_ascii_D[5] => regs_28.DATAB
ikey_ascii_D[5] => regs_27.DATAB
ikey_ascii_D[5] => regs_26.DATAB
ikey_ascii_D[5] => regs_25.DATAB
ikey_ascii_D[5] => regs_24.DATAB
ikey_ascii_D[5] => regs_23.DATAB
ikey_ascii_D[5] => regs_22.DATAB
ikey_ascii_D[5] => regs_21.DATAB
ikey_ascii_D[5] => regs_20.DATAB
ikey_ascii_D[5] => regs_19.DATAB
ikey_ascii_D[5] => regs_18.DATAB
ikey_ascii_D[5] => regs_17.DATAB
ikey_ascii_D[5] => regs_16.DATAB
ikey_ascii_D[5] => regs_15.DATAB
ikey_ascii_D[5] => regs_14.DATAB
ikey_ascii_D[5] => regs_13.DATAB
ikey_ascii_D[5] => regs_12.DATAB
ikey_ascii_D[5] => regs_11.DATAB
ikey_ascii_D[5] => regs_10.DATAB
ikey_ascii_D[5] => regs_09.DATAB
ikey_ascii_D[5] => regs_08.DATAB
ikey_ascii_D[5] => regs_07.DATAB
ikey_ascii_D[5] => regs_06.DATAB
ikey_ascii_D[5] => regs_05.DATAB
ikey_ascii_D[5] => regs_04.DATAB
ikey_ascii_D[5] => regs_03.DATAB
ikey_ascii_D[5] => regs_02.DATAB
ikey_ascii_D[5] => regs_01.DATAB
ikey_ascii_D[5] => regs_00.DATAB
ikey_ascii_D[5] => PUT_DATA_reg.DATAB
ikey_ascii_D[5] => Equal17.IN0
ikey_ascii_D[5] => Equal18.IN0
ikey_ascii_D[6] => regs_31.DATAA
ikey_ascii_D[6] => regs_30.DATAB
ikey_ascii_D[6] => regs_29.DATAB
ikey_ascii_D[6] => regs_28.DATAB
ikey_ascii_D[6] => regs_27.DATAB
ikey_ascii_D[6] => regs_26.DATAB
ikey_ascii_D[6] => regs_25.DATAB
ikey_ascii_D[6] => regs_24.DATAB
ikey_ascii_D[6] => regs_23.DATAB
ikey_ascii_D[6] => regs_22.DATAB
ikey_ascii_D[6] => regs_21.DATAB
ikey_ascii_D[6] => regs_20.DATAB
ikey_ascii_D[6] => regs_19.DATAB
ikey_ascii_D[6] => regs_18.DATAB
ikey_ascii_D[6] => regs_17.DATAB
ikey_ascii_D[6] => regs_16.DATAB
ikey_ascii_D[6] => regs_15.DATAB
ikey_ascii_D[6] => regs_14.DATAB
ikey_ascii_D[6] => regs_13.DATAB
ikey_ascii_D[6] => regs_12.DATAB
ikey_ascii_D[6] => regs_11.DATAB
ikey_ascii_D[6] => regs_10.DATAB
ikey_ascii_D[6] => regs_09.DATAB
ikey_ascii_D[6] => regs_08.DATAB
ikey_ascii_D[6] => regs_07.DATAB
ikey_ascii_D[6] => regs_06.DATAB
ikey_ascii_D[6] => regs_05.DATAB
ikey_ascii_D[6] => regs_04.DATAB
ikey_ascii_D[6] => regs_03.DATAB
ikey_ascii_D[6] => regs_02.DATAB
ikey_ascii_D[6] => regs_01.DATAB
ikey_ascii_D[6] => regs_00.DATAB
ikey_ascii_D[6] => PUT_DATA_reg.DATAB
ikey_ascii_D[7] => regs_31.DATAA
ikey_ascii_D[7] => regs_30.DATAB
ikey_ascii_D[7] => regs_29.DATAB
ikey_ascii_D[7] => regs_28.DATAB
ikey_ascii_D[7] => regs_27.DATAB
ikey_ascii_D[7] => regs_26.DATAB
ikey_ascii_D[7] => regs_25.DATAB
ikey_ascii_D[7] => regs_24.DATAB
ikey_ascii_D[7] => regs_23.DATAB
ikey_ascii_D[7] => regs_22.DATAB
ikey_ascii_D[7] => regs_21.DATAB
ikey_ascii_D[7] => regs_20.DATAB
ikey_ascii_D[7] => regs_19.DATAB
ikey_ascii_D[7] => regs_18.DATAB
ikey_ascii_D[7] => regs_17.DATAB
ikey_ascii_D[7] => regs_16.DATAB
ikey_ascii_D[7] => regs_15.DATAB
ikey_ascii_D[7] => regs_14.DATAB
ikey_ascii_D[7] => regs_13.DATAB
ikey_ascii_D[7] => regs_12.DATAB
ikey_ascii_D[7] => regs_11.DATAB
ikey_ascii_D[7] => regs_10.DATAB
ikey_ascii_D[7] => regs_09.DATAB
ikey_ascii_D[7] => regs_08.DATAB
ikey_ascii_D[7] => regs_07.DATAB
ikey_ascii_D[7] => regs_06.DATAB
ikey_ascii_D[7] => regs_05.DATAB
ikey_ascii_D[7] => regs_04.DATAB
ikey_ascii_D[7] => regs_03.DATAB
ikey_ascii_D[7] => regs_02.DATAB
ikey_ascii_D[7] => regs_01.DATAB
ikey_ascii_D[7] => regs_00.DATAB
ikey_ascii_D[7] => PUT_DATA_reg.DATAB
ikey_stroke => always1.IN1
ikey_stroke => key_stroke_reg.DATAB
imVGA_WEN => imVGA_WEN_reg.DATAIN
iVGA_CLK => scan_req_reg[0].CLK
iVGA_CLK => scan_req_reg[1].CLK
iVGA_CLK => scan_req_reg[2].CLK
iVGA_CLK => scan_req_reg[3].CLK
iVGA_CLK => scan_req_reg[4].CLK
iVGA_CLK => scan_req_reg[5].CLK
iVGA_CLK => scan_req_reg[6].CLK
iVGA_CLK => scan_req_reg[7].CLK
iVGA_CLK => scan_req_reg[8].CLK
iVGA_CLK => scan_req_reg[9].CLK
iVGA_CLK => scan_req_reg[10].CLK
iVGA_CLK => scan_req_reg[11].CLK
iVGA_CLK => scan_req_reg[12].CLK
iVGA_CLK => scan_req_reg[13].CLK
iVGA_CLK => scan_req_reg[14].CLK
iVGA_CLK => scan_req_reg[15].CLK
iVGA_CLK => scan_req_reg[16].CLK
iVGA_CLK => scan_req_reg[17].CLK
iVGA_CLK => scan_req_reg[18].CLK
iVGA_CLK => scan_req_reg[19].CLK
iVGA_CLK => scan_req_reg[20].CLK
iVGA_CLK => scan_req_reg[21].CLK
iVGA_CLK => scan_req_reg[22].CLK
iVGA_CLK => scan_req_reg[23].CLK
iVGA_CLK => scan_req_reg[24].CLK
iVGA_CLK => scan_req_reg[25].CLK
iVGA_CLK => scan_req_reg[26].CLK
iVGA_CLK => scan_req_reg[27].CLK
iVGA_CLK => scan_req_reg[28].CLK
iVGA_CLK => scan_req_reg[29].CLK
iVGA_CLK => scan_req_reg[30].CLK
iVGA_CLK => scan_req_reg[31].CLK
iVGA_CLK => monitor_st_reg[0].CLK
iVGA_CLK => monitor_st_reg[1].CLK
iVGA_CLK => monitor_st_reg[2].CLK
iVGA_CLK => monitor_st_reg[3].CLK
iVGA_CLK => monitor_st_reg[4].CLK
iVGA_CLK => monitor_st_reg[5].CLK
iVGA_CLK => monitor_st_reg[6].CLK
iVGA_CLK => monitor_st_reg[7].CLK
iVGA_CLK => monitor_st_reg[8].CLK
iVGA_CLK => monitor_st_reg[9].CLK
iVGA_CLK => imVGA_WEN_reg.CLK
iVGA_CLK => RAM_WEN_reg.CLK
iVGA_CLK => RAM_WDATA_reg[0].CLK
iVGA_CLK => RAM_WDATA_reg[1].CLK
iVGA_CLK => RAM_WDATA_reg[2].CLK
iVGA_CLK => RAM_WDATA_reg[3].CLK
iVGA_CLK => RAM_WDATA_reg[4].CLK
iVGA_CLK => RAM_WDATA_reg[5].CLK
iVGA_CLK => RAM_WDATA_reg[6].CLK
iVGA_CLK => RAM_WDATA_reg[7].CLK
iVGA_CLK => RAM_WDATA_reg[8].CLK
iVGA_CLK => RAM_WDATA_reg[9].CLK
iVGA_CLK => RAM_WDATA_reg[10].CLK
iVGA_CLK => RAM_WDATA_reg[11].CLK
iVGA_CLK => RAM_WDATA_reg[12].CLK
iVGA_CLK => RAM_WDATA_reg[13].CLK
iVGA_CLK => RAM_WDATA_reg[14].CLK
iVGA_CLK => RAM_WDATA_reg[15].CLK
iVGA_CLK => RAM_WDATA_reg[16].CLK
iVGA_CLK => RAM_WDATA_reg[17].CLK
iVGA_CLK => RAM_WDATA_reg[18].CLK
iVGA_CLK => RAM_WDATA_reg[19].CLK
iVGA_CLK => RAM_WDATA_reg[20].CLK
iVGA_CLK => RAM_WDATA_reg[21].CLK
iVGA_CLK => RAM_WDATA_reg[22].CLK
iVGA_CLK => RAM_WDATA_reg[23].CLK
iVGA_CLK => RAM_WDATA_reg[24].CLK
iVGA_CLK => RAM_WDATA_reg[25].CLK
iVGA_CLK => RAM_WDATA_reg[26].CLK
iVGA_CLK => RAM_WDATA_reg[27].CLK
iVGA_CLK => RAM_WDATA_reg[28].CLK
iVGA_CLK => RAM_WDATA_reg[29].CLK
iVGA_CLK => RAM_WDATA_reg[30].CLK
iVGA_CLK => RAM_WDATA_reg[31].CLK
iVGA_CLK => RAM_ADDR_reg[0].CLK
iVGA_CLK => RAM_ADDR_reg[1].CLK
iVGA_CLK => RAM_ADDR_reg[2].CLK
iVGA_CLK => RAM_ADDR_reg[3].CLK
iVGA_CLK => RAM_ADDR_reg[4].CLK
iVGA_CLK => RAM_ADDR_reg[5].CLK
iVGA_CLK => RAM_ADDR_reg[6].CLK
iVGA_CLK => RAM_ADDR_reg[7].CLK
iVGA_CLK => RAM_ADDR_reg[8].CLK
iVGA_CLK => RAM_ADDR_reg[9].CLK
iVGA_CLK => RAM_ADDR_reg[10].CLK
iVGA_CLK => RAM_ADDR_reg[11].CLK
iVGA_CLK => RAM_ADDR_reg[12].CLK
iVGA_CLK => reg_idx[0].CLK
iVGA_CLK => reg_idx[1].CLK
iVGA_CLK => reg_idx[2].CLK
iVGA_CLK => reg_idx[3].CLK
iVGA_CLK => reg_idx[4].CLK
iVGA_CLK => reg_idx[5].CLK
iVGA_CLK => regs_31[0].CLK
iVGA_CLK => regs_31[1].CLK
iVGA_CLK => regs_31[2].CLK
iVGA_CLK => regs_31[3].CLK
iVGA_CLK => regs_31[4].CLK
iVGA_CLK => regs_31[5].CLK
iVGA_CLK => regs_31[6].CLK
iVGA_CLK => regs_31[7].CLK
iVGA_CLK => regs_30[0].CLK
iVGA_CLK => regs_30[1].CLK
iVGA_CLK => regs_30[2].CLK
iVGA_CLK => regs_30[3].CLK
iVGA_CLK => regs_30[4].CLK
iVGA_CLK => regs_30[5].CLK
iVGA_CLK => regs_30[6].CLK
iVGA_CLK => regs_30[7].CLK
iVGA_CLK => regs_29[0].CLK
iVGA_CLK => regs_29[1].CLK
iVGA_CLK => regs_29[2].CLK
iVGA_CLK => regs_29[3].CLK
iVGA_CLK => regs_29[4].CLK
iVGA_CLK => regs_29[5].CLK
iVGA_CLK => regs_29[6].CLK
iVGA_CLK => regs_29[7].CLK
iVGA_CLK => regs_28[0].CLK
iVGA_CLK => regs_28[1].CLK
iVGA_CLK => regs_28[2].CLK
iVGA_CLK => regs_28[3].CLK
iVGA_CLK => regs_28[4].CLK
iVGA_CLK => regs_28[5].CLK
iVGA_CLK => regs_28[6].CLK
iVGA_CLK => regs_28[7].CLK
iVGA_CLK => regs_27[0].CLK
iVGA_CLK => regs_27[1].CLK
iVGA_CLK => regs_27[2].CLK
iVGA_CLK => regs_27[3].CLK
iVGA_CLK => regs_27[4].CLK
iVGA_CLK => regs_27[5].CLK
iVGA_CLK => regs_27[6].CLK
iVGA_CLK => regs_27[7].CLK
iVGA_CLK => regs_26[0].CLK
iVGA_CLK => regs_26[1].CLK
iVGA_CLK => regs_26[2].CLK
iVGA_CLK => regs_26[3].CLK
iVGA_CLK => regs_26[4].CLK
iVGA_CLK => regs_26[5].CLK
iVGA_CLK => regs_26[6].CLK
iVGA_CLK => regs_26[7].CLK
iVGA_CLK => regs_25[0].CLK
iVGA_CLK => regs_25[1].CLK
iVGA_CLK => regs_25[2].CLK
iVGA_CLK => regs_25[3].CLK
iVGA_CLK => regs_25[4].CLK
iVGA_CLK => regs_25[5].CLK
iVGA_CLK => regs_25[6].CLK
iVGA_CLK => regs_25[7].CLK
iVGA_CLK => regs_24[0].CLK
iVGA_CLK => regs_24[1].CLK
iVGA_CLK => regs_24[2].CLK
iVGA_CLK => regs_24[3].CLK
iVGA_CLK => regs_24[4].CLK
iVGA_CLK => regs_24[5].CLK
iVGA_CLK => regs_24[6].CLK
iVGA_CLK => regs_24[7].CLK
iVGA_CLK => regs_23[0].CLK
iVGA_CLK => regs_23[1].CLK
iVGA_CLK => regs_23[2].CLK
iVGA_CLK => regs_23[3].CLK
iVGA_CLK => regs_23[4].CLK
iVGA_CLK => regs_23[5].CLK
iVGA_CLK => regs_23[6].CLK
iVGA_CLK => regs_23[7].CLK
iVGA_CLK => regs_22[0].CLK
iVGA_CLK => regs_22[1].CLK
iVGA_CLK => regs_22[2].CLK
iVGA_CLK => regs_22[3].CLK
iVGA_CLK => regs_22[4].CLK
iVGA_CLK => regs_22[5].CLK
iVGA_CLK => regs_22[6].CLK
iVGA_CLK => regs_22[7].CLK
iVGA_CLK => regs_21[0].CLK
iVGA_CLK => regs_21[1].CLK
iVGA_CLK => regs_21[2].CLK
iVGA_CLK => regs_21[3].CLK
iVGA_CLK => regs_21[4].CLK
iVGA_CLK => regs_21[5].CLK
iVGA_CLK => regs_21[6].CLK
iVGA_CLK => regs_21[7].CLK
iVGA_CLK => regs_20[0].CLK
iVGA_CLK => regs_20[1].CLK
iVGA_CLK => regs_20[2].CLK
iVGA_CLK => regs_20[3].CLK
iVGA_CLK => regs_20[4].CLK
iVGA_CLK => regs_20[5].CLK
iVGA_CLK => regs_20[6].CLK
iVGA_CLK => regs_20[7].CLK
iVGA_CLK => regs_19[0].CLK
iVGA_CLK => regs_19[1].CLK
iVGA_CLK => regs_19[2].CLK
iVGA_CLK => regs_19[3].CLK
iVGA_CLK => regs_19[4].CLK
iVGA_CLK => regs_19[5].CLK
iVGA_CLK => regs_19[6].CLK
iVGA_CLK => regs_19[7].CLK
iVGA_CLK => regs_18[0].CLK
iVGA_CLK => regs_18[1].CLK
iVGA_CLK => regs_18[2].CLK
iVGA_CLK => regs_18[3].CLK
iVGA_CLK => regs_18[4].CLK
iVGA_CLK => regs_18[5].CLK
iVGA_CLK => regs_18[6].CLK
iVGA_CLK => regs_18[7].CLK
iVGA_CLK => regs_17[0].CLK
iVGA_CLK => regs_17[1].CLK
iVGA_CLK => regs_17[2].CLK
iVGA_CLK => regs_17[3].CLK
iVGA_CLK => regs_17[4].CLK
iVGA_CLK => regs_17[5].CLK
iVGA_CLK => regs_17[6].CLK
iVGA_CLK => regs_17[7].CLK
iVGA_CLK => regs_16[0].CLK
iVGA_CLK => regs_16[1].CLK
iVGA_CLK => regs_16[2].CLK
iVGA_CLK => regs_16[3].CLK
iVGA_CLK => regs_16[4].CLK
iVGA_CLK => regs_16[5].CLK
iVGA_CLK => regs_16[6].CLK
iVGA_CLK => regs_16[7].CLK
iVGA_CLK => regs_15[0].CLK
iVGA_CLK => regs_15[1].CLK
iVGA_CLK => regs_15[2].CLK
iVGA_CLK => regs_15[3].CLK
iVGA_CLK => regs_15[4].CLK
iVGA_CLK => regs_15[5].CLK
iVGA_CLK => regs_15[6].CLK
iVGA_CLK => regs_15[7].CLK
iVGA_CLK => regs_14[0].CLK
iVGA_CLK => regs_14[1].CLK
iVGA_CLK => regs_14[2].CLK
iVGA_CLK => regs_14[3].CLK
iVGA_CLK => regs_14[4].CLK
iVGA_CLK => regs_14[5].CLK
iVGA_CLK => regs_14[6].CLK
iVGA_CLK => regs_14[7].CLK
iVGA_CLK => regs_13[0].CLK
iVGA_CLK => regs_13[1].CLK
iVGA_CLK => regs_13[2].CLK
iVGA_CLK => regs_13[3].CLK
iVGA_CLK => regs_13[4].CLK
iVGA_CLK => regs_13[5].CLK
iVGA_CLK => regs_13[6].CLK
iVGA_CLK => regs_13[7].CLK
iVGA_CLK => regs_12[0].CLK
iVGA_CLK => regs_12[1].CLK
iVGA_CLK => regs_12[2].CLK
iVGA_CLK => regs_12[3].CLK
iVGA_CLK => regs_12[4].CLK
iVGA_CLK => regs_12[5].CLK
iVGA_CLK => regs_12[6].CLK
iVGA_CLK => regs_12[7].CLK
iVGA_CLK => regs_11[0].CLK
iVGA_CLK => regs_11[1].CLK
iVGA_CLK => regs_11[2].CLK
iVGA_CLK => regs_11[3].CLK
iVGA_CLK => regs_11[4].CLK
iVGA_CLK => regs_11[5].CLK
iVGA_CLK => regs_11[6].CLK
iVGA_CLK => regs_11[7].CLK
iVGA_CLK => regs_10[0].CLK
iVGA_CLK => regs_10[1].CLK
iVGA_CLK => regs_10[2].CLK
iVGA_CLK => regs_10[3].CLK
iVGA_CLK => regs_10[4].CLK
iVGA_CLK => regs_10[5].CLK
iVGA_CLK => regs_10[6].CLK
iVGA_CLK => regs_10[7].CLK
iVGA_CLK => regs_09[0].CLK
iVGA_CLK => regs_09[1].CLK
iVGA_CLK => regs_09[2].CLK
iVGA_CLK => regs_09[3].CLK
iVGA_CLK => regs_09[4].CLK
iVGA_CLK => regs_09[5].CLK
iVGA_CLK => regs_09[6].CLK
iVGA_CLK => regs_09[7].CLK
iVGA_CLK => regs_08[0].CLK
iVGA_CLK => regs_08[1].CLK
iVGA_CLK => regs_08[2].CLK
iVGA_CLK => regs_08[3].CLK
iVGA_CLK => regs_08[4].CLK
iVGA_CLK => regs_08[5].CLK
iVGA_CLK => regs_08[6].CLK
iVGA_CLK => regs_08[7].CLK
iVGA_CLK => regs_07[0].CLK
iVGA_CLK => regs_07[1].CLK
iVGA_CLK => regs_07[2].CLK
iVGA_CLK => regs_07[3].CLK
iVGA_CLK => regs_07[4].CLK
iVGA_CLK => regs_07[5].CLK
iVGA_CLK => regs_07[6].CLK
iVGA_CLK => regs_07[7].CLK
iVGA_CLK => regs_06[0].CLK
iVGA_CLK => regs_06[1].CLK
iVGA_CLK => regs_06[2].CLK
iVGA_CLK => regs_06[3].CLK
iVGA_CLK => regs_06[4].CLK
iVGA_CLK => regs_06[5].CLK
iVGA_CLK => regs_06[6].CLK
iVGA_CLK => regs_06[7].CLK
iVGA_CLK => regs_05[0].CLK
iVGA_CLK => regs_05[1].CLK
iVGA_CLK => regs_05[2].CLK
iVGA_CLK => regs_05[3].CLK
iVGA_CLK => regs_05[4].CLK
iVGA_CLK => regs_05[5].CLK
iVGA_CLK => regs_05[6].CLK
iVGA_CLK => regs_05[7].CLK
iVGA_CLK => regs_04[0].CLK
iVGA_CLK => regs_04[1].CLK
iVGA_CLK => regs_04[2].CLK
iVGA_CLK => regs_04[3].CLK
iVGA_CLK => regs_04[4].CLK
iVGA_CLK => regs_04[5].CLK
iVGA_CLK => regs_04[6].CLK
iVGA_CLK => regs_04[7].CLK
iVGA_CLK => regs_03[0].CLK
iVGA_CLK => regs_03[1].CLK
iVGA_CLK => regs_03[2].CLK
iVGA_CLK => regs_03[3].CLK
iVGA_CLK => regs_03[4].CLK
iVGA_CLK => regs_03[5].CLK
iVGA_CLK => regs_03[6].CLK
iVGA_CLK => regs_03[7].CLK
iVGA_CLK => regs_02[0].CLK
iVGA_CLK => regs_02[1].CLK
iVGA_CLK => regs_02[2].CLK
iVGA_CLK => regs_02[3].CLK
iVGA_CLK => regs_02[4].CLK
iVGA_CLK => regs_02[5].CLK
iVGA_CLK => regs_02[6].CLK
iVGA_CLK => regs_02[7].CLK
iVGA_CLK => regs_01[0].CLK
iVGA_CLK => regs_01[1].CLK
iVGA_CLK => regs_01[2].CLK
iVGA_CLK => regs_01[3].CLK
iVGA_CLK => regs_01[4].CLK
iVGA_CLK => regs_01[5].CLK
iVGA_CLK => regs_01[6].CLK
iVGA_CLK => regs_01[7].CLK
iVGA_CLK => regs_00[0].CLK
iVGA_CLK => regs_00[1].CLK
iVGA_CLK => regs_00[2].CLK
iVGA_CLK => regs_00[3].CLK
iVGA_CLK => regs_00[4].CLK
iVGA_CLK => regs_00[5].CLK
iVGA_CLK => regs_00[6].CLK
iVGA_CLK => regs_00[7].CLK
iVGA_CLK => current_scan_stroke_reg[0].CLK
iVGA_CLK => current_scan_stroke_reg[1].CLK
iVGA_CLK => current_scan_stroke_reg[2].CLK
iVGA_CLK => current_scan_stroke_reg[3].CLK
iVGA_CLK => current_scan_stroke_reg[4].CLK
iVGA_CLK => current_scan_stroke_reg[5].CLK
iVGA_CLK => current_scan_stroke_reg[6].CLK
iVGA_CLK => current_scan_stroke_reg[7].CLK
iVGA_CLK => current_scan_stroke_reg[8].CLK
iVGA_CLK => current_scan_stroke_reg[9].CLK
iVGA_CLK => current_scan_stroke_reg[10].CLK
iVGA_CLK => current_scan_stroke_reg[11].CLK
iVGA_CLK => current_scan_stroke_reg[12].CLK
iVGA_CLK => current_scan_stroke_reg[13].CLK
iVGA_CLK => current_scan_stroke_reg[14].CLK
iVGA_CLK => current_scan_stroke_reg[15].CLK
iVGA_CLK => current_scan_stroke_reg[16].CLK
iVGA_CLK => current_scan_stroke_reg[17].CLK
iVGA_CLK => current_scan_stroke_reg[18].CLK
iVGA_CLK => current_scan_stroke_reg[19].CLK
iVGA_CLK => current_scan_stroke_reg[20].CLK
iVGA_CLK => current_scan_stroke_reg[21].CLK
iVGA_CLK => current_scan_stroke_reg[22].CLK
iVGA_CLK => current_scan_stroke_reg[23].CLK
iVGA_CLK => current_scan_stroke_reg[24].CLK
iVGA_CLK => current_scan_stroke_reg[25].CLK
iVGA_CLK => current_scan_stroke_reg[26].CLK
iVGA_CLK => current_scan_stroke_reg[27].CLK
iVGA_CLK => current_scan_stroke_reg[28].CLK
iVGA_CLK => current_scan_stroke_reg[29].CLK
iVGA_CLK => current_scan_stroke_reg[30].CLK
iVGA_CLK => current_scan_stroke_reg[31].CLK
iVGA_CLK => scan_stroke_reg[0].CLK
iVGA_CLK => scan_stroke_reg[1].CLK
iVGA_CLK => scan_stroke_reg[2].CLK
iVGA_CLK => scan_stroke_reg[3].CLK
iVGA_CLK => scan_stroke_reg[4].CLK
iVGA_CLK => scan_stroke_reg[5].CLK
iVGA_CLK => scan_stroke_reg[6].CLK
iVGA_CLK => scan_stroke_reg[7].CLK
iVGA_CLK => scan_stroke_reg[8].CLK
iVGA_CLK => scan_stroke_reg[9].CLK
iVGA_CLK => scan_stroke_reg[10].CLK
iVGA_CLK => scan_stroke_reg[11].CLK
iVGA_CLK => scan_stroke_reg[12].CLK
iVGA_CLK => scan_stroke_reg[13].CLK
iVGA_CLK => scan_stroke_reg[14].CLK
iVGA_CLK => scan_stroke_reg[15].CLK
iVGA_CLK => scan_stroke_reg[16].CLK
iVGA_CLK => scan_stroke_reg[17].CLK
iVGA_CLK => scan_stroke_reg[18].CLK
iVGA_CLK => scan_stroke_reg[19].CLK
iVGA_CLK => scan_stroke_reg[20].CLK
iVGA_CLK => scan_stroke_reg[21].CLK
iVGA_CLK => scan_stroke_reg[22].CLK
iVGA_CLK => scan_stroke_reg[23].CLK
iVGA_CLK => scan_stroke_reg[24].CLK
iVGA_CLK => scan_stroke_reg[25].CLK
iVGA_CLK => scan_stroke_reg[26].CLK
iVGA_CLK => scan_stroke_reg[27].CLK
iVGA_CLK => scan_stroke_reg[28].CLK
iVGA_CLK => scan_stroke_reg[29].CLK
iVGA_CLK => scan_stroke_reg[30].CLK
iVGA_CLK => scan_stroke_reg[31].CLK
iVGA_CLK => current_print_stroke_reg[0].CLK
iVGA_CLK => current_print_stroke_reg[1].CLK
iVGA_CLK => current_print_stroke_reg[2].CLK
iVGA_CLK => current_print_stroke_reg[3].CLK
iVGA_CLK => current_print_stroke_reg[4].CLK
iVGA_CLK => current_print_stroke_reg[5].CLK
iVGA_CLK => current_print_stroke_reg[6].CLK
iVGA_CLK => current_print_stroke_reg[7].CLK
iVGA_CLK => current_print_stroke_reg[8].CLK
iVGA_CLK => current_print_stroke_reg[9].CLK
iVGA_CLK => current_print_stroke_reg[10].CLK
iVGA_CLK => current_print_stroke_reg[11].CLK
iVGA_CLK => current_print_stroke_reg[12].CLK
iVGA_CLK => current_print_stroke_reg[13].CLK
iVGA_CLK => current_print_stroke_reg[14].CLK
iVGA_CLK => current_print_stroke_reg[15].CLK
iVGA_CLK => current_print_stroke_reg[16].CLK
iVGA_CLK => current_print_stroke_reg[17].CLK
iVGA_CLK => current_print_stroke_reg[18].CLK
iVGA_CLK => current_print_stroke_reg[19].CLK
iVGA_CLK => current_print_stroke_reg[20].CLK
iVGA_CLK => current_print_stroke_reg[21].CLK
iVGA_CLK => current_print_stroke_reg[22].CLK
iVGA_CLK => current_print_stroke_reg[23].CLK
iVGA_CLK => current_print_stroke_reg[24].CLK
iVGA_CLK => current_print_stroke_reg[25].CLK
iVGA_CLK => current_print_stroke_reg[26].CLK
iVGA_CLK => current_print_stroke_reg[27].CLK
iVGA_CLK => current_print_stroke_reg[28].CLK
iVGA_CLK => current_print_stroke_reg[29].CLK
iVGA_CLK => current_print_stroke_reg[30].CLK
iVGA_CLK => current_print_stroke_reg[31].CLK
iVGA_CLK => print_stroke_reg[0].CLK
iVGA_CLK => print_stroke_reg[1].CLK
iVGA_CLK => print_stroke_reg[2].CLK
iVGA_CLK => print_stroke_reg[3].CLK
iVGA_CLK => print_stroke_reg[4].CLK
iVGA_CLK => print_stroke_reg[5].CLK
iVGA_CLK => print_stroke_reg[6].CLK
iVGA_CLK => print_stroke_reg[7].CLK
iVGA_CLK => print_stroke_reg[8].CLK
iVGA_CLK => print_stroke_reg[9].CLK
iVGA_CLK => print_stroke_reg[10].CLK
iVGA_CLK => print_stroke_reg[11].CLK
iVGA_CLK => print_stroke_reg[12].CLK
iVGA_CLK => print_stroke_reg[13].CLK
iVGA_CLK => print_stroke_reg[14].CLK
iVGA_CLK => print_stroke_reg[15].CLK
iVGA_CLK => print_stroke_reg[16].CLK
iVGA_CLK => print_stroke_reg[17].CLK
iVGA_CLK => print_stroke_reg[18].CLK
iVGA_CLK => print_stroke_reg[19].CLK
iVGA_CLK => print_stroke_reg[20].CLK
iVGA_CLK => print_stroke_reg[21].CLK
iVGA_CLK => print_stroke_reg[22].CLK
iVGA_CLK => print_stroke_reg[23].CLK
iVGA_CLK => print_stroke_reg[24].CLK
iVGA_CLK => print_stroke_reg[25].CLK
iVGA_CLK => print_stroke_reg[26].CLK
iVGA_CLK => print_stroke_reg[27].CLK
iVGA_CLK => print_stroke_reg[28].CLK
iVGA_CLK => print_stroke_reg[29].CLK
iVGA_CLK => print_stroke_reg[30].CLK
iVGA_CLK => print_stroke_reg[31].CLK
iVGA_CLK => print_ascii_reg[0].CLK
iVGA_CLK => print_ascii_reg[1].CLK
iVGA_CLK => print_ascii_reg[2].CLK
iVGA_CLK => print_ascii_reg[3].CLK
iVGA_CLK => print_ascii_reg[4].CLK
iVGA_CLK => print_ascii_reg[5].CLK
iVGA_CLK => print_ascii_reg[6].CLK
iVGA_CLK => print_ascii_reg[7].CLK
iVGA_CLK => iPCdd_reg[0].CLK
iVGA_CLK => iPCdd_reg[1].CLK
iVGA_CLK => iPCdd_reg[2].CLK
iVGA_CLK => iPCdd_reg[3].CLK
iVGA_CLK => iPCdd_reg[4].CLK
iVGA_CLK => iPCdd_reg[5].CLK
iVGA_CLK => iPCdd_reg[6].CLK
iVGA_CLK => iPCdd_reg[7].CLK
iVGA_CLK => iPCdd_reg[8].CLK
iVGA_CLK => iPCdd_reg[9].CLK
iVGA_CLK => iPCdd_reg[10].CLK
iVGA_CLK => iPCdd_reg[11].CLK
iVGA_CLK => iPCd_reg[0].CLK
iVGA_CLK => iPCd_reg[1].CLK
iVGA_CLK => iPCd_reg[2].CLK
iVGA_CLK => iPCd_reg[3].CLK
iVGA_CLK => iPCd_reg[4].CLK
iVGA_CLK => iPCd_reg[5].CLK
iVGA_CLK => iPCd_reg[6].CLK
iVGA_CLK => iPCd_reg[7].CLK
iVGA_CLK => iPCd_reg[8].CLK
iVGA_CLK => iPCd_reg[9].CLK
iVGA_CLK => iPCd_reg[10].CLK
iVGA_CLK => iPCd_reg[11].CLK
iVGA_CLK => PC_reg[0].CLK
iVGA_CLK => PC_reg[1].CLK
iVGA_CLK => PC_reg[2].CLK
iVGA_CLK => PC_reg[3].CLK
iVGA_CLK => PC_reg[4].CLK
iVGA_CLK => PC_reg[5].CLK
iVGA_CLK => PC_reg[6].CLK
iVGA_CLK => PC_reg[7].CLK
iVGA_CLK => PC_reg[8].CLK
iVGA_CLK => PC_reg[9].CLK
iVGA_CLK => PC_reg[10].CLK
iVGA_CLK => PC_reg[11].CLK
iVGA_CLK => PUT_DATA_reg[0].CLK
iVGA_CLK => PUT_DATA_reg[1].CLK
iVGA_CLK => PUT_DATA_reg[2].CLK
iVGA_CLK => PUT_DATA_reg[3].CLK
iVGA_CLK => PUT_DATA_reg[4].CLK
iVGA_CLK => PUT_DATA_reg[5].CLK
iVGA_CLK => PUT_DATA_reg[6].CLK
iVGA_CLK => PUT_DATA_reg[7].CLK
iVGA_CLK => PUT_EN_reg.CLK
iVGA_CLK => key_stroke_reg.CLK
iVGA_CLK => KeyCurrentPosRow_reg[0].CLK
iVGA_CLK => KeyCurrentPosRow_reg[1].CLK
iVGA_CLK => KeyCurrentPosRow_reg[2].CLK
iVGA_CLK => KeyCurrentPosRow_reg[3].CLK
iVGA_CLK => KeyCurrentPosRow_reg[4].CLK
iVGA_CLK => KeyCurrentPosCol_reg[0].CLK
iVGA_CLK => KeyCurrentPosCol_reg[1].CLK
iVGA_CLK => KeyCurrentPosCol_reg[2].CLK
iVGA_CLK => KeyCurrentPosCol_reg[3].CLK
iVGA_CLK => KeyCurrentPosCol_reg[4].CLK
iVGA_CLK => KeyCurrentPosCol_reg[5].CLK
iVGA_CLK => CurrentPosRow_reg[0].CLK
iVGA_CLK => CurrentPosRow_reg[1].CLK
iVGA_CLK => CurrentPosRow_reg[2].CLK
iVGA_CLK => CurrentPosRow_reg[3].CLK
iVGA_CLK => CurrentPosRow_reg[4].CLK
iVGA_CLK => CurrentPosCol_reg[0].CLK
iVGA_CLK => CurrentPosCol_reg[1].CLK
iVGA_CLK => CurrentPosCol_reg[2].CLK
iVGA_CLK => CurrentPosCol_reg[3].CLK
iVGA_CLK => CurrentPosCol_reg[4].CLK
iVGA_CLK => CurrentPosCol_reg[5].CLK
iVGA_CLK => main_st_reg~4.DATAIN
iVGA_CLK => scan_st_reg~4.DATAIN
iCLOCK => PUT_DATA_src_tmp[0].CLK
iCLOCK => PUT_DATA_src_tmp[1].CLK
iCLOCK => PUT_DATA_src_tmp[2].CLK
iCLOCK => PUT_DATA_src_tmp[3].CLK
iCLOCK => iROMmonitorRDAT_reg[7].CLK
iCLOCK => iROMmonitorRDAT_reg[8].CLK
iCLOCK => iROMmonitorRDAT_reg[9].CLK
iCLOCK => iROMmonitorRDAT_reg[10].CLK
iCLOCK => iROMmonitorRDAT_reg[11].CLK
iCLOCK => iROMmonitorRDAT_reg[12].CLK
iCLOCK => iROMmonitorRDAT_reg[13].CLK
iCLOCK => iROMmonitorRDAT_reg[14].CLK
iCLOCK => iROMmonitorRDAT_reg[15].CLK
iCLOCK => iROMmonitorRDAT_reg[16].CLK
iCLOCK => iROMmonitorRDAT_reg[17].CLK
iCLOCK => iRAM_WEN_reg.CLK
iCLOCK => iRAM_WDATA_reg[0].CLK
iCLOCK => iRAM_WDATA_reg[1].CLK
iCLOCK => iRAM_WDATA_reg[2].CLK
iCLOCK => iRAM_WDATA_reg[3].CLK
iCLOCK => iRAM_WDATA_reg[4].CLK
iCLOCK => iRAM_WDATA_reg[5].CLK
iCLOCK => iRAM_WDATA_reg[6].CLK
iCLOCK => iRAM_WDATA_reg[7].CLK
iCLOCK => iRAM_WDATA_reg[8].CLK
iCLOCK => iRAM_WDATA_reg[9].CLK
iCLOCK => iRAM_WDATA_reg[10].CLK
iCLOCK => iRAM_WDATA_reg[11].CLK
iCLOCK => iRAM_WDATA_reg[12].CLK
iCLOCK => iRAM_WDATA_reg[13].CLK
iCLOCK => iRAM_WDATA_reg[14].CLK
iCLOCK => iRAM_WDATA_reg[15].CLK
iCLOCK => iRAM_WDATA_reg[16].CLK
iCLOCK => iRAM_WDATA_reg[17].CLK
iCLOCK => iRAM_WDATA_reg[18].CLK
iCLOCK => iRAM_WDATA_reg[19].CLK
iCLOCK => iRAM_WDATA_reg[20].CLK
iCLOCK => iRAM_WDATA_reg[21].CLK
iCLOCK => iRAM_WDATA_reg[22].CLK
iCLOCK => iRAM_WDATA_reg[23].CLK
iCLOCK => iRAM_WDATA_reg[24].CLK
iCLOCK => iRAM_WDATA_reg[25].CLK
iCLOCK => iRAM_WDATA_reg[26].CLK
iCLOCK => iRAM_WDATA_reg[27].CLK
iCLOCK => iRAM_WDATA_reg[28].CLK
iCLOCK => iRAM_WDATA_reg[29].CLK
iCLOCK => iRAM_WDATA_reg[30].CLK
iCLOCK => iRAM_WDATA_reg[31].CLK
iCLOCK => iRAM_RDATA_reg[0].CLK
iCLOCK => iRAM_RDATA_reg[1].CLK
iCLOCK => iRAM_RDATA_reg[2].CLK
iCLOCK => iRAM_RDATA_reg[3].CLK
iCLOCK => iRAM_RDATA_reg[4].CLK
iCLOCK => iRAM_RDATA_reg[5].CLK
iCLOCK => iRAM_RDATA_reg[6].CLK
iCLOCK => iRAM_RDATA_reg[7].CLK
iCLOCK => iRAM_RDATA_reg[8].CLK
iCLOCK => iRAM_RDATA_reg[9].CLK
iCLOCK => iRAM_RDATA_reg[10].CLK
iCLOCK => iRAM_RDATA_reg[11].CLK
iCLOCK => iRAM_RDATA_reg[12].CLK
iCLOCK => iRAM_RDATA_reg[13].CLK
iCLOCK => iRAM_RDATA_reg[14].CLK
iCLOCK => iRAM_RDATA_reg[15].CLK
iCLOCK => iRAM_RDATA_reg[16].CLK
iCLOCK => iRAM_RDATA_reg[17].CLK
iCLOCK => iRAM_RDATA_reg[18].CLK
iCLOCK => iRAM_RDATA_reg[19].CLK
iCLOCK => iRAM_RDATA_reg[20].CLK
iCLOCK => iRAM_RDATA_reg[21].CLK
iCLOCK => iRAM_RDATA_reg[22].CLK
iCLOCK => iRAM_RDATA_reg[23].CLK
iCLOCK => iRAM_RDATA_reg[24].CLK
iCLOCK => iRAM_RDATA_reg[25].CLK
iCLOCK => iRAM_RDATA_reg[26].CLK
iCLOCK => iRAM_RDATA_reg[27].CLK
iCLOCK => iRAM_RDATA_reg[28].CLK
iCLOCK => iRAM_RDATA_reg[29].CLK
iCLOCK => iRAM_RDATA_reg[30].CLK
iCLOCK => iRAM_RDATA_reg[31].CLK
iCLOCK => iRAM_ADDR_reg[0].CLK
iCLOCK => iRAM_ADDR_reg[1].CLK
iCLOCK => iRAM_ADDR_reg[2].CLK
iCLOCK => iRAM_ADDR_reg[3].CLK
iCLOCK => iRAM_ADDR_reg[4].CLK
iCLOCK => iRAM_ADDR_reg[5].CLK
iCLOCK => iRAM_ADDR_reg[6].CLK
iCLOCK => iRAM_ADDR_reg[7].CLK
iCLOCK => iRAM_ADDR_reg[8].CLK
iCLOCK => iRAM_ADDR_reg[9].CLK
iCLOCK => iRAM_ADDR_reg[10].CLK
iCLOCK => iRAM_ADDR_reg[11].CLK
iCLOCK => iRAM_ADDR_reg[12].CLK
iCLOCK => iREG_WEN_reg.CLK
iCLOCK => iREG_WIDX_reg[0].CLK
iCLOCK => iREG_WIDX_reg[1].CLK
iCLOCK => iREG_WIDX_reg[2].CLK
iCLOCK => iREG_WIDX_reg[3].CLK
iCLOCK => iREG_WIDX_reg[4].CLK
iCLOCK => iREG_WDATA_reg[0].CLK
iCLOCK => iREG_WDATA_reg[1].CLK
iCLOCK => iREG_WDATA_reg[2].CLK
iCLOCK => iREG_WDATA_reg[3].CLK
iCLOCK => iREG_WDATA_reg[4].CLK
iCLOCK => iREG_WDATA_reg[5].CLK
iCLOCK => iREG_WDATA_reg[6].CLK
iCLOCK => iREG_WDATA_reg[7].CLK
iCLOCK => iREG_WDATA_reg[8].CLK
iCLOCK => iREG_WDATA_reg[9].CLK
iCLOCK => iREG_WDATA_reg[10].CLK
iCLOCK => iREG_WDATA_reg[11].CLK
iCLOCK => iREG_WDATA_reg[12].CLK
iCLOCK => iREG_WDATA_reg[13].CLK
iCLOCK => iREG_WDATA_reg[14].CLK
iCLOCK => iREG_WDATA_reg[15].CLK
iCLOCK => iREG_WDATA_reg[16].CLK
iCLOCK => iREG_WDATA_reg[17].CLK
iCLOCK => iREG_WDATA_reg[18].CLK
iCLOCK => iREG_WDATA_reg[19].CLK
iCLOCK => iREG_WDATA_reg[20].CLK
iCLOCK => iREG_WDATA_reg[21].CLK
iCLOCK => iREG_WDATA_reg[22].CLK
iCLOCK => iREG_WDATA_reg[23].CLK
iCLOCK => iREG_WDATA_reg[24].CLK
iCLOCK => iREG_WDATA_reg[25].CLK
iCLOCK => iREG_WDATA_reg[26].CLK
iCLOCK => iREG_WDATA_reg[27].CLK
iCLOCK => iREG_WDATA_reg[28].CLK
iCLOCK => iREG_WDATA_reg[29].CLK
iCLOCK => iREG_WDATA_reg[30].CLK
iCLOCK => iREG_WDATA_reg[31].CLK
iCLOCK => iREG_IDX2_reg[0].CLK
iCLOCK => iREG_IDX2_reg[1].CLK
iCLOCK => iREG_IDX2_reg[2].CLK
iCLOCK => iREG_IDX2_reg[3].CLK
iCLOCK => iREG_IDX2_reg[4].CLK
iCLOCK => iREG_DATA2_reg[0].CLK
iCLOCK => iREG_DATA2_reg[1].CLK
iCLOCK => iREG_DATA2_reg[2].CLK
iCLOCK => iREG_DATA2_reg[3].CLK
iCLOCK => iREG_DATA2_reg[4].CLK
iCLOCK => iREG_DATA2_reg[5].CLK
iCLOCK => iREG_DATA2_reg[6].CLK
iCLOCK => iREG_DATA2_reg[7].CLK
iCLOCK => iREG_DATA2_reg[8].CLK
iCLOCK => iREG_DATA2_reg[9].CLK
iCLOCK => iREG_DATA2_reg[10].CLK
iCLOCK => iREG_DATA2_reg[11].CLK
iCLOCK => iREG_DATA2_reg[12].CLK
iCLOCK => iREG_DATA2_reg[13].CLK
iCLOCK => iREG_DATA2_reg[14].CLK
iCLOCK => iREG_DATA2_reg[15].CLK
iCLOCK => iREG_DATA2_reg[16].CLK
iCLOCK => iREG_DATA2_reg[17].CLK
iCLOCK => iREG_DATA2_reg[18].CLK
iCLOCK => iREG_DATA2_reg[19].CLK
iCLOCK => iREG_DATA2_reg[20].CLK
iCLOCK => iREG_DATA2_reg[21].CLK
iCLOCK => iREG_DATA2_reg[22].CLK
iCLOCK => iREG_DATA2_reg[23].CLK
iCLOCK => iREG_DATA2_reg[24].CLK
iCLOCK => iREG_DATA2_reg[25].CLK
iCLOCK => iREG_DATA2_reg[26].CLK
iCLOCK => iREG_DATA2_reg[27].CLK
iCLOCK => iREG_DATA2_reg[28].CLK
iCLOCK => iREG_DATA2_reg[29].CLK
iCLOCK => iREG_DATA2_reg[30].CLK
iCLOCK => iREG_DATA2_reg[31].CLK
iCLOCK => iREG_IDX1_reg[0].CLK
iCLOCK => iREG_IDX1_reg[1].CLK
iCLOCK => iREG_IDX1_reg[2].CLK
iCLOCK => iREG_IDX1_reg[3].CLK
iCLOCK => iREG_IDX1_reg[4].CLK
iCLOCK => iREG_DATA1_reg[0].CLK
iCLOCK => iREG_DATA1_reg[1].CLK
iCLOCK => iREG_DATA1_reg[2].CLK
iCLOCK => iREG_DATA1_reg[3].CLK
iCLOCK => iREG_DATA1_reg[4].CLK
iCLOCK => iREG_DATA1_reg[5].CLK
iCLOCK => iREG_DATA1_reg[6].CLK
iCLOCK => iREG_DATA1_reg[7].CLK
iCLOCK => iREG_DATA1_reg[8].CLK
iCLOCK => iREG_DATA1_reg[9].CLK
iCLOCK => iREG_DATA1_reg[10].CLK
iCLOCK => iREG_DATA1_reg[11].CLK
iCLOCK => iREG_DATA1_reg[12].CLK
iCLOCK => iREG_DATA1_reg[13].CLK
iCLOCK => iREG_DATA1_reg[14].CLK
iCLOCK => iREG_DATA1_reg[15].CLK
iCLOCK => iREG_DATA1_reg[16].CLK
iCLOCK => iREG_DATA1_reg[17].CLK
iCLOCK => iREG_DATA1_reg[18].CLK
iCLOCK => iREG_DATA1_reg[19].CLK
iCLOCK => iREG_DATA1_reg[20].CLK
iCLOCK => iREG_DATA1_reg[21].CLK
iCLOCK => iREG_DATA1_reg[22].CLK
iCLOCK => iREG_DATA1_reg[23].CLK
iCLOCK => iREG_DATA1_reg[24].CLK
iCLOCK => iREG_DATA1_reg[25].CLK
iCLOCK => iREG_DATA1_reg[26].CLK
iCLOCK => iREG_DATA1_reg[27].CLK
iCLOCK => iREG_DATA1_reg[28].CLK
iCLOCK => iREG_DATA1_reg[29].CLK
iCLOCK => iREG_DATA1_reg[30].CLK
iCLOCK => iREG_DATA1_reg[31].CLK
iCLOCK => iALU_COMP_reg[0].CLK
iCLOCK => iALU_COMP_reg[1].CLK
iCLOCK => iALU_CTRL_reg[0].CLK
iCLOCK => iALU_CTRL_reg[1].CLK
iCLOCK => iALU_CTRL_reg[2].CLK
iCLOCK => iALU_CTRL_reg[3].CLK
iCLOCK => iALU_B_reg[0].CLK
iCLOCK => iALU_B_reg[1].CLK
iCLOCK => iALU_B_reg[2].CLK
iCLOCK => iALU_B_reg[3].CLK
iCLOCK => iALU_B_reg[4].CLK
iCLOCK => iALU_B_reg[5].CLK
iCLOCK => iALU_B_reg[6].CLK
iCLOCK => iALU_B_reg[7].CLK
iCLOCK => iALU_B_reg[8].CLK
iCLOCK => iALU_B_reg[9].CLK
iCLOCK => iALU_B_reg[10].CLK
iCLOCK => iALU_B_reg[11].CLK
iCLOCK => iALU_B_reg[12].CLK
iCLOCK => iALU_B_reg[13].CLK
iCLOCK => iALU_B_reg[14].CLK
iCLOCK => iALU_B_reg[15].CLK
iCLOCK => iALU_B_reg[16].CLK
iCLOCK => iALU_B_reg[17].CLK
iCLOCK => iALU_B_reg[18].CLK
iCLOCK => iALU_B_reg[19].CLK
iCLOCK => iALU_B_reg[20].CLK
iCLOCK => iALU_B_reg[21].CLK
iCLOCK => iALU_B_reg[22].CLK
iCLOCK => iALU_B_reg[23].CLK
iCLOCK => iALU_B_reg[24].CLK
iCLOCK => iALU_B_reg[25].CLK
iCLOCK => iALU_B_reg[26].CLK
iCLOCK => iALU_B_reg[27].CLK
iCLOCK => iALU_B_reg[28].CLK
iCLOCK => iALU_B_reg[29].CLK
iCLOCK => iALU_B_reg[30].CLK
iCLOCK => iALU_B_reg[31].CLK
iCLOCK => iALU_A_reg[0].CLK
iCLOCK => iALU_A_reg[1].CLK
iCLOCK => iALU_A_reg[2].CLK
iCLOCK => iALU_A_reg[3].CLK
iCLOCK => iALU_A_reg[4].CLK
iCLOCK => iALU_A_reg[5].CLK
iCLOCK => iALU_A_reg[6].CLK
iCLOCK => iALU_A_reg[7].CLK
iCLOCK => iALU_A_reg[8].CLK
iCLOCK => iALU_A_reg[9].CLK
iCLOCK => iALU_A_reg[10].CLK
iCLOCK => iALU_A_reg[11].CLK
iCLOCK => iALU_A_reg[12].CLK
iCLOCK => iALU_A_reg[13].CLK
iCLOCK => iALU_A_reg[14].CLK
iCLOCK => iALU_A_reg[15].CLK
iCLOCK => iALU_A_reg[16].CLK
iCLOCK => iALU_A_reg[17].CLK
iCLOCK => iALU_A_reg[18].CLK
iCLOCK => iALU_A_reg[19].CLK
iCLOCK => iALU_A_reg[20].CLK
iCLOCK => iALU_A_reg[21].CLK
iCLOCK => iALU_A_reg[22].CLK
iCLOCK => iALU_A_reg[23].CLK
iCLOCK => iALU_A_reg[24].CLK
iCLOCK => iALU_A_reg[25].CLK
iCLOCK => iALU_A_reg[26].CLK
iCLOCK => iALU_A_reg[27].CLK
iCLOCK => iALU_A_reg[28].CLK
iCLOCK => iALU_A_reg[29].CLK
iCLOCK => iALU_A_reg[30].CLK
iCLOCK => iALU_A_reg[31].CLK
iCLOCK => iALU_Y_reg[0].CLK
iCLOCK => iALU_Y_reg[1].CLK
iCLOCK => iALU_Y_reg[2].CLK
iCLOCK => iALU_Y_reg[3].CLK
iCLOCK => iALU_Y_reg[4].CLK
iCLOCK => iALU_Y_reg[5].CLK
iCLOCK => iALU_Y_reg[6].CLK
iCLOCK => iALU_Y_reg[7].CLK
iCLOCK => iALU_Y_reg[8].CLK
iCLOCK => iALU_Y_reg[9].CLK
iCLOCK => iALU_Y_reg[10].CLK
iCLOCK => iALU_Y_reg[11].CLK
iCLOCK => iALU_Y_reg[12].CLK
iCLOCK => iALU_Y_reg[13].CLK
iCLOCK => iALU_Y_reg[14].CLK
iCLOCK => iALU_Y_reg[15].CLK
iCLOCK => iALU_Y_reg[16].CLK
iCLOCK => iALU_Y_reg[17].CLK
iCLOCK => iALU_Y_reg[18].CLK
iCLOCK => iALU_Y_reg[19].CLK
iCLOCK => iALU_Y_reg[20].CLK
iCLOCK => iALU_Y_reg[21].CLK
iCLOCK => iALU_Y_reg[22].CLK
iCLOCK => iALU_Y_reg[23].CLK
iCLOCK => iALU_Y_reg[24].CLK
iCLOCK => iALU_Y_reg[25].CLK
iCLOCK => iALU_Y_reg[26].CLK
iCLOCK => iALU_Y_reg[27].CLK
iCLOCK => iALU_Y_reg[28].CLK
iCLOCK => iALU_Y_reg[29].CLK
iCLOCK => iALU_Y_reg[30].CLK
iCLOCK => iALU_Y_reg[31].CLK
iCLOCK => iPC_reg[0].CLK
iCLOCK => iPC_reg[1].CLK
iCLOCK => iPC_reg[2].CLK
iCLOCK => iPC_reg[3].CLK
iCLOCK => iPC_reg[4].CLK
iCLOCK => iPC_reg[5].CLK
iCLOCK => iPC_reg[6].CLK
iCLOCK => iPC_reg[7].CLK
iCLOCK => iPC_reg[8].CLK
iCLOCK => iPC_reg[9].CLK
iCLOCK => iPC_reg[10].CLK
iCLOCK => iPC_reg[11].CLK
iPC[0] => iPC_reg[0].DATAIN
iPC[1] => iPC_reg[1].DATAIN
iPC[2] => iPC_reg[2].DATAIN
iPC[3] => iPC_reg[3].DATAIN
iPC[4] => iPC_reg[4].DATAIN
iPC[5] => iPC_reg[5].DATAIN
iPC[6] => iPC_reg[6].DATAIN
iPC[7] => iPC_reg[7].DATAIN
iPC[8] => iPC_reg[8].DATAIN
iPC[9] => iPC_reg[9].DATAIN
iPC[10] => iPC_reg[10].DATAIN
iPC[11] => iPC_reg[11].DATAIN
iALU_Y[0] => iALU_Y_reg[0].DATAIN
iALU_Y[1] => iALU_Y_reg[1].DATAIN
iALU_Y[2] => iALU_Y_reg[2].DATAIN
iALU_Y[3] => iALU_Y_reg[3].DATAIN
iALU_Y[4] => iALU_Y_reg[4].DATAIN
iALU_Y[5] => iALU_Y_reg[5].DATAIN
iALU_Y[6] => iALU_Y_reg[6].DATAIN
iALU_Y[7] => iALU_Y_reg[7].DATAIN
iALU_Y[8] => iALU_Y_reg[8].DATAIN
iALU_Y[9] => iALU_Y_reg[9].DATAIN
iALU_Y[10] => iALU_Y_reg[10].DATAIN
iALU_Y[11] => iALU_Y_reg[11].DATAIN
iALU_Y[12] => iALU_Y_reg[12].DATAIN
iALU_Y[13] => iALU_Y_reg[13].DATAIN
iALU_Y[14] => iALU_Y_reg[14].DATAIN
iALU_Y[15] => iALU_Y_reg[15].DATAIN
iALU_Y[16] => iALU_Y_reg[16].DATAIN
iALU_Y[17] => iALU_Y_reg[17].DATAIN
iALU_Y[18] => iALU_Y_reg[18].DATAIN
iALU_Y[19] => iALU_Y_reg[19].DATAIN
iALU_Y[20] => iALU_Y_reg[20].DATAIN
iALU_Y[21] => iALU_Y_reg[21].DATAIN
iALU_Y[22] => iALU_Y_reg[22].DATAIN
iALU_Y[23] => iALU_Y_reg[23].DATAIN
iALU_Y[24] => iALU_Y_reg[24].DATAIN
iALU_Y[25] => iALU_Y_reg[25].DATAIN
iALU_Y[26] => iALU_Y_reg[26].DATAIN
iALU_Y[27] => iALU_Y_reg[27].DATAIN
iALU_Y[28] => iALU_Y_reg[28].DATAIN
iALU_Y[29] => iALU_Y_reg[29].DATAIN
iALU_Y[30] => iALU_Y_reg[30].DATAIN
iALU_Y[31] => iALU_Y_reg[31].DATAIN
iALU_A[0] => iALU_A_reg[0].DATAIN
iALU_A[1] => iALU_A_reg[1].DATAIN
iALU_A[2] => iALU_A_reg[2].DATAIN
iALU_A[3] => iALU_A_reg[3].DATAIN
iALU_A[4] => iALU_A_reg[4].DATAIN
iALU_A[5] => iALU_A_reg[5].DATAIN
iALU_A[6] => iALU_A_reg[6].DATAIN
iALU_A[7] => iALU_A_reg[7].DATAIN
iALU_A[8] => iALU_A_reg[8].DATAIN
iALU_A[9] => iALU_A_reg[9].DATAIN
iALU_A[10] => iALU_A_reg[10].DATAIN
iALU_A[11] => iALU_A_reg[11].DATAIN
iALU_A[12] => iALU_A_reg[12].DATAIN
iALU_A[13] => iALU_A_reg[13].DATAIN
iALU_A[14] => iALU_A_reg[14].DATAIN
iALU_A[15] => iALU_A_reg[15].DATAIN
iALU_A[16] => iALU_A_reg[16].DATAIN
iALU_A[17] => iALU_A_reg[17].DATAIN
iALU_A[18] => iALU_A_reg[18].DATAIN
iALU_A[19] => iALU_A_reg[19].DATAIN
iALU_A[20] => iALU_A_reg[20].DATAIN
iALU_A[21] => iALU_A_reg[21].DATAIN
iALU_A[22] => iALU_A_reg[22].DATAIN
iALU_A[23] => iALU_A_reg[23].DATAIN
iALU_A[24] => iALU_A_reg[24].DATAIN
iALU_A[25] => iALU_A_reg[25].DATAIN
iALU_A[26] => iALU_A_reg[26].DATAIN
iALU_A[27] => iALU_A_reg[27].DATAIN
iALU_A[28] => iALU_A_reg[28].DATAIN
iALU_A[29] => iALU_A_reg[29].DATAIN
iALU_A[30] => iALU_A_reg[30].DATAIN
iALU_A[31] => iALU_A_reg[31].DATAIN
iALU_B[0] => iALU_B_reg[0].DATAIN
iALU_B[1] => iALU_B_reg[1].DATAIN
iALU_B[2] => iALU_B_reg[2].DATAIN
iALU_B[3] => iALU_B_reg[3].DATAIN
iALU_B[4] => iALU_B_reg[4].DATAIN
iALU_B[5] => iALU_B_reg[5].DATAIN
iALU_B[6] => iALU_B_reg[6].DATAIN
iALU_B[7] => iALU_B_reg[7].DATAIN
iALU_B[8] => iALU_B_reg[8].DATAIN
iALU_B[9] => iALU_B_reg[9].DATAIN
iALU_B[10] => iALU_B_reg[10].DATAIN
iALU_B[11] => iALU_B_reg[11].DATAIN
iALU_B[12] => iALU_B_reg[12].DATAIN
iALU_B[13] => iALU_B_reg[13].DATAIN
iALU_B[14] => iALU_B_reg[14].DATAIN
iALU_B[15] => iALU_B_reg[15].DATAIN
iALU_B[16] => iALU_B_reg[16].DATAIN
iALU_B[17] => iALU_B_reg[17].DATAIN
iALU_B[18] => iALU_B_reg[18].DATAIN
iALU_B[19] => iALU_B_reg[19].DATAIN
iALU_B[20] => iALU_B_reg[20].DATAIN
iALU_B[21] => iALU_B_reg[21].DATAIN
iALU_B[22] => iALU_B_reg[22].DATAIN
iALU_B[23] => iALU_B_reg[23].DATAIN
iALU_B[24] => iALU_B_reg[24].DATAIN
iALU_B[25] => iALU_B_reg[25].DATAIN
iALU_B[26] => iALU_B_reg[26].DATAIN
iALU_B[27] => iALU_B_reg[27].DATAIN
iALU_B[28] => iALU_B_reg[28].DATAIN
iALU_B[29] => iALU_B_reg[29].DATAIN
iALU_B[30] => iALU_B_reg[30].DATAIN
iALU_B[31] => iALU_B_reg[31].DATAIN
iALU_CTRL[0] => iALU_CTRL_reg[0].DATAIN
iALU_CTRL[1] => iALU_CTRL_reg[1].DATAIN
iALU_CTRL[2] => iALU_CTRL_reg[2].DATAIN
iALU_CTRL[3] => iALU_CTRL_reg[3].DATAIN
iALU_COMP[0] => iALU_COMP_reg[0].DATAIN
iALU_COMP[1] => iALU_COMP_reg[1].DATAIN
iREG_DATA1[0] => iREG_DATA1_reg[0].DATAIN
iREG_DATA1[1] => iREG_DATA1_reg[1].DATAIN
iREG_DATA1[2] => iREG_DATA1_reg[2].DATAIN
iREG_DATA1[3] => iREG_DATA1_reg[3].DATAIN
iREG_DATA1[4] => iREG_DATA1_reg[4].DATAIN
iREG_DATA1[5] => iREG_DATA1_reg[5].DATAIN
iREG_DATA1[6] => iREG_DATA1_reg[6].DATAIN
iREG_DATA1[7] => iREG_DATA1_reg[7].DATAIN
iREG_DATA1[8] => iREG_DATA1_reg[8].DATAIN
iREG_DATA1[9] => iREG_DATA1_reg[9].DATAIN
iREG_DATA1[10] => iREG_DATA1_reg[10].DATAIN
iREG_DATA1[11] => iREG_DATA1_reg[11].DATAIN
iREG_DATA1[12] => iREG_DATA1_reg[12].DATAIN
iREG_DATA1[13] => iREG_DATA1_reg[13].DATAIN
iREG_DATA1[14] => iREG_DATA1_reg[14].DATAIN
iREG_DATA1[15] => iREG_DATA1_reg[15].DATAIN
iREG_DATA1[16] => iREG_DATA1_reg[16].DATAIN
iREG_DATA1[17] => iREG_DATA1_reg[17].DATAIN
iREG_DATA1[18] => iREG_DATA1_reg[18].DATAIN
iREG_DATA1[19] => iREG_DATA1_reg[19].DATAIN
iREG_DATA1[20] => iREG_DATA1_reg[20].DATAIN
iREG_DATA1[21] => iREG_DATA1_reg[21].DATAIN
iREG_DATA1[22] => iREG_DATA1_reg[22].DATAIN
iREG_DATA1[23] => iREG_DATA1_reg[23].DATAIN
iREG_DATA1[24] => iREG_DATA1_reg[24].DATAIN
iREG_DATA1[25] => iREG_DATA1_reg[25].DATAIN
iREG_DATA1[26] => iREG_DATA1_reg[26].DATAIN
iREG_DATA1[27] => iREG_DATA1_reg[27].DATAIN
iREG_DATA1[28] => iREG_DATA1_reg[28].DATAIN
iREG_DATA1[29] => iREG_DATA1_reg[29].DATAIN
iREG_DATA1[30] => iREG_DATA1_reg[30].DATAIN
iREG_DATA1[31] => iREG_DATA1_reg[31].DATAIN
iREG_IDX1[0] => iREG_IDX1_reg[0].DATAIN
iREG_IDX1[1] => iREG_IDX1_reg[1].DATAIN
iREG_IDX1[2] => iREG_IDX1_reg[2].DATAIN
iREG_IDX1[3] => iREG_IDX1_reg[3].DATAIN
iREG_IDX1[4] => iREG_IDX1_reg[4].DATAIN
iREG_DATA2[0] => iREG_DATA2_reg[0].DATAIN
iREG_DATA2[1] => iREG_DATA2_reg[1].DATAIN
iREG_DATA2[2] => iREG_DATA2_reg[2].DATAIN
iREG_DATA2[3] => iREG_DATA2_reg[3].DATAIN
iREG_DATA2[4] => iREG_DATA2_reg[4].DATAIN
iREG_DATA2[5] => iREG_DATA2_reg[5].DATAIN
iREG_DATA2[6] => iREG_DATA2_reg[6].DATAIN
iREG_DATA2[7] => iREG_DATA2_reg[7].DATAIN
iREG_DATA2[8] => iREG_DATA2_reg[8].DATAIN
iREG_DATA2[9] => iREG_DATA2_reg[9].DATAIN
iREG_DATA2[10] => iREG_DATA2_reg[10].DATAIN
iREG_DATA2[11] => iREG_DATA2_reg[11].DATAIN
iREG_DATA2[12] => iREG_DATA2_reg[12].DATAIN
iREG_DATA2[13] => iREG_DATA2_reg[13].DATAIN
iREG_DATA2[14] => iREG_DATA2_reg[14].DATAIN
iREG_DATA2[15] => iREG_DATA2_reg[15].DATAIN
iREG_DATA2[16] => iREG_DATA2_reg[16].DATAIN
iREG_DATA2[17] => iREG_DATA2_reg[17].DATAIN
iREG_DATA2[18] => iREG_DATA2_reg[18].DATAIN
iREG_DATA2[19] => iREG_DATA2_reg[19].DATAIN
iREG_DATA2[20] => iREG_DATA2_reg[20].DATAIN
iREG_DATA2[21] => iREG_DATA2_reg[21].DATAIN
iREG_DATA2[22] => iREG_DATA2_reg[22].DATAIN
iREG_DATA2[23] => iREG_DATA2_reg[23].DATAIN
iREG_DATA2[24] => iREG_DATA2_reg[24].DATAIN
iREG_DATA2[25] => iREG_DATA2_reg[25].DATAIN
iREG_DATA2[26] => iREG_DATA2_reg[26].DATAIN
iREG_DATA2[27] => iREG_DATA2_reg[27].DATAIN
iREG_DATA2[28] => iREG_DATA2_reg[28].DATAIN
iREG_DATA2[29] => iREG_DATA2_reg[29].DATAIN
iREG_DATA2[30] => iREG_DATA2_reg[30].DATAIN
iREG_DATA2[31] => iREG_DATA2_reg[31].DATAIN
iREG_IDX2[0] => iREG_IDX2_reg[0].DATAIN
iREG_IDX2[1] => iREG_IDX2_reg[1].DATAIN
iREG_IDX2[2] => iREG_IDX2_reg[2].DATAIN
iREG_IDX2[3] => iREG_IDX2_reg[3].DATAIN
iREG_IDX2[4] => iREG_IDX2_reg[4].DATAIN
iREG_WDATA[0] => iREG_WDATA_reg[0].DATAIN
iREG_WDATA[1] => iREG_WDATA_reg[1].DATAIN
iREG_WDATA[2] => iREG_WDATA_reg[2].DATAIN
iREG_WDATA[3] => iREG_WDATA_reg[3].DATAIN
iREG_WDATA[4] => iREG_WDATA_reg[4].DATAIN
iREG_WDATA[5] => iREG_WDATA_reg[5].DATAIN
iREG_WDATA[6] => iREG_WDATA_reg[6].DATAIN
iREG_WDATA[7] => iREG_WDATA_reg[7].DATAIN
iREG_WDATA[8] => iREG_WDATA_reg[8].DATAIN
iREG_WDATA[9] => iREG_WDATA_reg[9].DATAIN
iREG_WDATA[10] => iREG_WDATA_reg[10].DATAIN
iREG_WDATA[11] => iREG_WDATA_reg[11].DATAIN
iREG_WDATA[12] => iREG_WDATA_reg[12].DATAIN
iREG_WDATA[13] => iREG_WDATA_reg[13].DATAIN
iREG_WDATA[14] => iREG_WDATA_reg[14].DATAIN
iREG_WDATA[15] => iREG_WDATA_reg[15].DATAIN
iREG_WDATA[16] => iREG_WDATA_reg[16].DATAIN
iREG_WDATA[17] => iREG_WDATA_reg[17].DATAIN
iREG_WDATA[18] => iREG_WDATA_reg[18].DATAIN
iREG_WDATA[19] => iREG_WDATA_reg[19].DATAIN
iREG_WDATA[20] => iREG_WDATA_reg[20].DATAIN
iREG_WDATA[21] => iREG_WDATA_reg[21].DATAIN
iREG_WDATA[22] => iREG_WDATA_reg[22].DATAIN
iREG_WDATA[23] => iREG_WDATA_reg[23].DATAIN
iREG_WDATA[24] => iREG_WDATA_reg[24].DATAIN
iREG_WDATA[25] => iREG_WDATA_reg[25].DATAIN
iREG_WDATA[26] => iREG_WDATA_reg[26].DATAIN
iREG_WDATA[27] => iREG_WDATA_reg[27].DATAIN
iREG_WDATA[28] => iREG_WDATA_reg[28].DATAIN
iREG_WDATA[29] => iREG_WDATA_reg[29].DATAIN
iREG_WDATA[30] => iREG_WDATA_reg[30].DATAIN
iREG_WDATA[31] => iREG_WDATA_reg[31].DATAIN
iREG_WIDX[0] => iREG_WIDX_reg[0].DATAIN
iREG_WIDX[1] => iREG_WIDX_reg[1].DATAIN
iREG_WIDX[2] => iREG_WIDX_reg[2].DATAIN
iREG_WIDX[3] => iREG_WIDX_reg[3].DATAIN
iREG_WIDX[4] => iREG_WIDX_reg[4].DATAIN
iREG_WEN => iREG_WEN_reg.DATAIN
iRAM_ADDR[0] => iRAM_ADDR_reg[0].DATAIN
iRAM_ADDR[0] => Equal4.IN12
iRAM_ADDR[0] => Equal5.IN12
iRAM_ADDR[0] => Equal6.IN12
iRAM_ADDR[0] => Equal16.IN12
iRAM_ADDR[1] => iRAM_ADDR_reg[1].DATAIN
iRAM_ADDR[1] => Equal4.IN11
iRAM_ADDR[1] => Equal5.IN11
iRAM_ADDR[1] => Equal6.IN11
iRAM_ADDR[1] => Equal16.IN11
iRAM_ADDR[2] => iRAM_ADDR_reg[2].DATAIN
iRAM_ADDR[2] => Equal4.IN2
iRAM_ADDR[2] => Equal5.IN10
iRAM_ADDR[2] => Equal6.IN3
iRAM_ADDR[2] => Equal16.IN10
iRAM_ADDR[3] => iRAM_ADDR_reg[3].DATAIN
iRAM_ADDR[3] => Equal4.IN10
iRAM_ADDR[3] => Equal5.IN2
iRAM_ADDR[3] => Equal6.IN2
iRAM_ADDR[3] => Equal16.IN9
iRAM_ADDR[4] => iRAM_ADDR_reg[4].DATAIN
iRAM_ADDR[4] => Equal4.IN9
iRAM_ADDR[4] => Equal5.IN9
iRAM_ADDR[4] => Equal6.IN10
iRAM_ADDR[4] => Equal16.IN8
iRAM_ADDR[5] => iRAM_ADDR_reg[5].DATAIN
iRAM_ADDR[5] => Equal4.IN8
iRAM_ADDR[5] => Equal5.IN8
iRAM_ADDR[5] => Equal6.IN9
iRAM_ADDR[5] => Equal16.IN7
iRAM_ADDR[6] => iRAM_ADDR_reg[6].DATAIN
iRAM_ADDR[6] => Equal4.IN7
iRAM_ADDR[6] => Equal5.IN7
iRAM_ADDR[6] => Equal6.IN8
iRAM_ADDR[6] => Equal16.IN6
iRAM_ADDR[7] => iRAM_ADDR_reg[7].DATAIN
iRAM_ADDR[7] => Equal4.IN6
iRAM_ADDR[7] => Equal5.IN6
iRAM_ADDR[7] => Equal6.IN7
iRAM_ADDR[7] => Equal16.IN5
iRAM_ADDR[8] => iRAM_ADDR_reg[8].DATAIN
iRAM_ADDR[8] => Equal4.IN1
iRAM_ADDR[8] => Equal5.IN1
iRAM_ADDR[8] => Equal6.IN1
iRAM_ADDR[8] => Equal16.IN1
iRAM_ADDR[9] => iRAM_ADDR_reg[9].DATAIN
iRAM_ADDR[9] => Equal4.IN0
iRAM_ADDR[9] => Equal5.IN0
iRAM_ADDR[9] => Equal6.IN0
iRAM_ADDR[9] => Equal16.IN0
iRAM_ADDR[10] => iRAM_ADDR_reg[10].DATAIN
iRAM_ADDR[10] => Equal4.IN5
iRAM_ADDR[10] => Equal5.IN5
iRAM_ADDR[10] => Equal6.IN6
iRAM_ADDR[10] => Equal16.IN4
iRAM_ADDR[11] => iRAM_ADDR_reg[11].DATAIN
iRAM_ADDR[11] => Equal4.IN4
iRAM_ADDR[11] => Equal5.IN4
iRAM_ADDR[11] => Equal6.IN5
iRAM_ADDR[11] => Equal16.IN3
iRAM_ADDR[12] => iRAM_ADDR_reg[12].DATAIN
iRAM_ADDR[12] => Equal4.IN3
iRAM_ADDR[12] => Equal5.IN3
iRAM_ADDR[12] => Equal6.IN4
iRAM_ADDR[12] => Equal16.IN2
iRAM_RDATA[0] => iRAM_RDATA_reg[0].DATAIN
iRAM_RDATA[1] => iRAM_RDATA_reg[1].DATAIN
iRAM_RDATA[2] => iRAM_RDATA_reg[2].DATAIN
iRAM_RDATA[3] => iRAM_RDATA_reg[3].DATAIN
iRAM_RDATA[4] => iRAM_RDATA_reg[4].DATAIN
iRAM_RDATA[5] => iRAM_RDATA_reg[5].DATAIN
iRAM_RDATA[6] => iRAM_RDATA_reg[6].DATAIN
iRAM_RDATA[7] => iRAM_RDATA_reg[7].DATAIN
iRAM_RDATA[8] => iRAM_RDATA_reg[8].DATAIN
iRAM_RDATA[9] => iRAM_RDATA_reg[9].DATAIN
iRAM_RDATA[10] => iRAM_RDATA_reg[10].DATAIN
iRAM_RDATA[11] => iRAM_RDATA_reg[11].DATAIN
iRAM_RDATA[12] => iRAM_RDATA_reg[12].DATAIN
iRAM_RDATA[13] => iRAM_RDATA_reg[13].DATAIN
iRAM_RDATA[14] => iRAM_RDATA_reg[14].DATAIN
iRAM_RDATA[15] => iRAM_RDATA_reg[15].DATAIN
iRAM_RDATA[16] => iRAM_RDATA_reg[16].DATAIN
iRAM_RDATA[17] => iRAM_RDATA_reg[17].DATAIN
iRAM_RDATA[18] => iRAM_RDATA_reg[18].DATAIN
iRAM_RDATA[19] => iRAM_RDATA_reg[19].DATAIN
iRAM_RDATA[20] => iRAM_RDATA_reg[20].DATAIN
iRAM_RDATA[21] => iRAM_RDATA_reg[21].DATAIN
iRAM_RDATA[22] => iRAM_RDATA_reg[22].DATAIN
iRAM_RDATA[23] => iRAM_RDATA_reg[23].DATAIN
iRAM_RDATA[24] => iRAM_RDATA_reg[24].DATAIN
iRAM_RDATA[25] => iRAM_RDATA_reg[25].DATAIN
iRAM_RDATA[26] => iRAM_RDATA_reg[26].DATAIN
iRAM_RDATA[27] => iRAM_RDATA_reg[27].DATAIN
iRAM_RDATA[28] => iRAM_RDATA_reg[28].DATAIN
iRAM_RDATA[29] => iRAM_RDATA_reg[29].DATAIN
iRAM_RDATA[30] => iRAM_RDATA_reg[30].DATAIN
iRAM_RDATA[31] => iRAM_RDATA_reg[31].DATAIN
iRAM_WDATA[0] => print_ascii_reg.DATAB
iRAM_WDATA[0] => print_stroke_reg.DATAB
iRAM_WDATA[0] => scan_stroke_reg.DATAB
iRAM_WDATA[0] => scan_req_reg.DATAB
iRAM_WDATA[0] => iRAM_WDATA_reg[0].DATAIN
iRAM_WDATA[1] => print_ascii_reg.DATAB
iRAM_WDATA[1] => print_stroke_reg.DATAB
iRAM_WDATA[1] => scan_stroke_reg.DATAB
iRAM_WDATA[1] => scan_req_reg.DATAB
iRAM_WDATA[1] => iRAM_WDATA_reg[1].DATAIN
iRAM_WDATA[2] => print_ascii_reg.DATAB
iRAM_WDATA[2] => print_stroke_reg.DATAB
iRAM_WDATA[2] => scan_stroke_reg.DATAB
iRAM_WDATA[2] => scan_req_reg.DATAB
iRAM_WDATA[2] => iRAM_WDATA_reg[2].DATAIN
iRAM_WDATA[3] => print_ascii_reg.DATAB
iRAM_WDATA[3] => print_stroke_reg.DATAB
iRAM_WDATA[3] => scan_stroke_reg.DATAB
iRAM_WDATA[3] => scan_req_reg.DATAB
iRAM_WDATA[3] => iRAM_WDATA_reg[3].DATAIN
iRAM_WDATA[4] => print_ascii_reg.DATAB
iRAM_WDATA[4] => print_stroke_reg.DATAB
iRAM_WDATA[4] => scan_stroke_reg.DATAB
iRAM_WDATA[4] => scan_req_reg.DATAB
iRAM_WDATA[4] => iRAM_WDATA_reg[4].DATAIN
iRAM_WDATA[5] => print_ascii_reg.DATAB
iRAM_WDATA[5] => print_stroke_reg.DATAB
iRAM_WDATA[5] => scan_stroke_reg.DATAB
iRAM_WDATA[5] => scan_req_reg.DATAB
iRAM_WDATA[5] => iRAM_WDATA_reg[5].DATAIN
iRAM_WDATA[6] => print_ascii_reg.DATAB
iRAM_WDATA[6] => print_stroke_reg.DATAB
iRAM_WDATA[6] => scan_stroke_reg.DATAB
iRAM_WDATA[6] => scan_req_reg.DATAB
iRAM_WDATA[6] => iRAM_WDATA_reg[6].DATAIN
iRAM_WDATA[7] => print_ascii_reg.DATAB
iRAM_WDATA[7] => print_stroke_reg.DATAB
iRAM_WDATA[7] => scan_stroke_reg.DATAB
iRAM_WDATA[7] => scan_req_reg.DATAB
iRAM_WDATA[7] => iRAM_WDATA_reg[7].DATAIN
iRAM_WDATA[8] => print_stroke_reg.DATAB
iRAM_WDATA[8] => scan_stroke_reg.DATAB
iRAM_WDATA[8] => scan_req_reg.DATAB
iRAM_WDATA[8] => iRAM_WDATA_reg[8].DATAIN
iRAM_WDATA[9] => print_stroke_reg.DATAB
iRAM_WDATA[9] => scan_stroke_reg.DATAB
iRAM_WDATA[9] => scan_req_reg.DATAB
iRAM_WDATA[9] => iRAM_WDATA_reg[9].DATAIN
iRAM_WDATA[10] => print_stroke_reg.DATAB
iRAM_WDATA[10] => scan_stroke_reg.DATAB
iRAM_WDATA[10] => scan_req_reg.DATAB
iRAM_WDATA[10] => iRAM_WDATA_reg[10].DATAIN
iRAM_WDATA[11] => print_stroke_reg.DATAB
iRAM_WDATA[11] => scan_stroke_reg.DATAB
iRAM_WDATA[11] => scan_req_reg.DATAB
iRAM_WDATA[11] => iRAM_WDATA_reg[11].DATAIN
iRAM_WDATA[12] => print_stroke_reg.DATAB
iRAM_WDATA[12] => scan_stroke_reg.DATAB
iRAM_WDATA[12] => scan_req_reg.DATAB
iRAM_WDATA[12] => iRAM_WDATA_reg[12].DATAIN
iRAM_WDATA[13] => print_stroke_reg.DATAB
iRAM_WDATA[13] => scan_stroke_reg.DATAB
iRAM_WDATA[13] => scan_req_reg.DATAB
iRAM_WDATA[13] => iRAM_WDATA_reg[13].DATAIN
iRAM_WDATA[14] => print_stroke_reg.DATAB
iRAM_WDATA[14] => scan_stroke_reg.DATAB
iRAM_WDATA[14] => scan_req_reg.DATAB
iRAM_WDATA[14] => iRAM_WDATA_reg[14].DATAIN
iRAM_WDATA[15] => print_stroke_reg.DATAB
iRAM_WDATA[15] => scan_stroke_reg.DATAB
iRAM_WDATA[15] => scan_req_reg.DATAB
iRAM_WDATA[15] => iRAM_WDATA_reg[15].DATAIN
iRAM_WDATA[16] => print_stroke_reg.DATAB
iRAM_WDATA[16] => scan_stroke_reg.DATAB
iRAM_WDATA[16] => scan_req_reg.DATAB
iRAM_WDATA[16] => iRAM_WDATA_reg[16].DATAIN
iRAM_WDATA[17] => print_stroke_reg.DATAB
iRAM_WDATA[17] => scan_stroke_reg.DATAB
iRAM_WDATA[17] => scan_req_reg.DATAB
iRAM_WDATA[17] => iRAM_WDATA_reg[17].DATAIN
iRAM_WDATA[18] => print_stroke_reg.DATAB
iRAM_WDATA[18] => scan_stroke_reg.DATAB
iRAM_WDATA[18] => scan_req_reg.DATAB
iRAM_WDATA[18] => iRAM_WDATA_reg[18].DATAIN
iRAM_WDATA[19] => print_stroke_reg.DATAB
iRAM_WDATA[19] => scan_stroke_reg.DATAB
iRAM_WDATA[19] => scan_req_reg.DATAB
iRAM_WDATA[19] => iRAM_WDATA_reg[19].DATAIN
iRAM_WDATA[20] => print_stroke_reg.DATAB
iRAM_WDATA[20] => scan_stroke_reg.DATAB
iRAM_WDATA[20] => scan_req_reg.DATAB
iRAM_WDATA[20] => iRAM_WDATA_reg[20].DATAIN
iRAM_WDATA[21] => print_stroke_reg.DATAB
iRAM_WDATA[21] => scan_stroke_reg.DATAB
iRAM_WDATA[21] => scan_req_reg.DATAB
iRAM_WDATA[21] => iRAM_WDATA_reg[21].DATAIN
iRAM_WDATA[22] => print_stroke_reg.DATAB
iRAM_WDATA[22] => scan_stroke_reg.DATAB
iRAM_WDATA[22] => scan_req_reg.DATAB
iRAM_WDATA[22] => iRAM_WDATA_reg[22].DATAIN
iRAM_WDATA[23] => print_stroke_reg.DATAB
iRAM_WDATA[23] => scan_stroke_reg.DATAB
iRAM_WDATA[23] => scan_req_reg.DATAB
iRAM_WDATA[23] => iRAM_WDATA_reg[23].DATAIN
iRAM_WDATA[24] => print_stroke_reg.DATAB
iRAM_WDATA[24] => scan_stroke_reg.DATAB
iRAM_WDATA[24] => scan_req_reg.DATAB
iRAM_WDATA[24] => iRAM_WDATA_reg[24].DATAIN
iRAM_WDATA[25] => print_stroke_reg.DATAB
iRAM_WDATA[25] => scan_stroke_reg.DATAB
iRAM_WDATA[25] => scan_req_reg.DATAB
iRAM_WDATA[25] => iRAM_WDATA_reg[25].DATAIN
iRAM_WDATA[26] => print_stroke_reg.DATAB
iRAM_WDATA[26] => scan_stroke_reg.DATAB
iRAM_WDATA[26] => scan_req_reg.DATAB
iRAM_WDATA[26] => iRAM_WDATA_reg[26].DATAIN
iRAM_WDATA[27] => print_stroke_reg.DATAB
iRAM_WDATA[27] => scan_stroke_reg.DATAB
iRAM_WDATA[27] => scan_req_reg.DATAB
iRAM_WDATA[27] => iRAM_WDATA_reg[27].DATAIN
iRAM_WDATA[28] => print_stroke_reg.DATAB
iRAM_WDATA[28] => scan_stroke_reg.DATAB
iRAM_WDATA[28] => scan_req_reg.DATAB
iRAM_WDATA[28] => iRAM_WDATA_reg[28].DATAIN
iRAM_WDATA[29] => print_stroke_reg.DATAB
iRAM_WDATA[29] => scan_stroke_reg.DATAB
iRAM_WDATA[29] => scan_req_reg.DATAB
iRAM_WDATA[29] => iRAM_WDATA_reg[29].DATAIN
iRAM_WDATA[30] => print_stroke_reg.DATAB
iRAM_WDATA[30] => scan_stroke_reg.DATAB
iRAM_WDATA[30] => scan_req_reg.DATAB
iRAM_WDATA[30] => iRAM_WDATA_reg[30].DATAIN
iRAM_WDATA[31] => print_stroke_reg.DATAB
iRAM_WDATA[31] => scan_stroke_reg.DATAB
iRAM_WDATA[31] => scan_req_reg.DATAB
iRAM_WDATA[31] => iRAM_WDATA_reg[31].DATAIN
iRAM_WEN => always1.IN1
iRAM_WEN => always1.IN1
iRAM_WEN => always1.IN1
iRAM_WEN => always1.IN1
iRAM_WEN => iRAM_WEN_reg.DATAIN
oCurrentPosRow[0] <= CurrentPosRow_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosRow[1] <= CurrentPosRow_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosRow[2] <= CurrentPosRow_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosRow[3] <= CurrentPosRow_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosRow[4] <= CurrentPosRow_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[0] <= CurrentPosCol_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[1] <= CurrentPosCol_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[2] <= CurrentPosCol_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[3] <= CurrentPosCol_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[4] <= CurrentPosCol_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oCurrentPosCol[5] <= CurrentPosCol_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oPUT_EN <= PUT_EN_reg.DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[0] <= PUT_DATA_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[1] <= PUT_DATA_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[2] <= PUT_DATA_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[3] <= PUT_DATA_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[4] <= PUT_DATA_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[5] <= PUT_DATA_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[6] <= PUT_DATA_reg[6].DB_MAX_OUTPUT_PORT_TYPE
oPUT_DATA[7] <= PUT_DATA_reg[7].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[0] <= RAM_ADDR_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[1] <= RAM_ADDR_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[2] <= RAM_ADDR_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[3] <= RAM_ADDR_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[4] <= RAM_ADDR_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[5] <= RAM_ADDR_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[6] <= RAM_ADDR_reg[6].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[7] <= RAM_ADDR_reg[7].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[8] <= RAM_ADDR_reg[8].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[9] <= RAM_ADDR_reg[9].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[10] <= RAM_ADDR_reg[10].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[11] <= RAM_ADDR_reg[11].DB_MAX_OUTPUT_PORT_TYPE
oRAM_ADDR[12] <= RAM_ADDR_reg[12].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[0] <= RAM_WDATA_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[1] <= RAM_WDATA_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[2] <= RAM_WDATA_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[3] <= RAM_WDATA_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[4] <= RAM_WDATA_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[5] <= RAM_WDATA_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[6] <= RAM_WDATA_reg[6].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[7] <= RAM_WDATA_reg[7].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[8] <= RAM_WDATA_reg[8].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[9] <= RAM_WDATA_reg[9].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[10] <= RAM_WDATA_reg[10].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[11] <= RAM_WDATA_reg[11].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[12] <= RAM_WDATA_reg[12].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[13] <= RAM_WDATA_reg[13].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[14] <= RAM_WDATA_reg[14].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[15] <= RAM_WDATA_reg[15].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[16] <= RAM_WDATA_reg[16].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[17] <= RAM_WDATA_reg[17].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[18] <= RAM_WDATA_reg[18].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[19] <= RAM_WDATA_reg[19].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[20] <= RAM_WDATA_reg[20].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[21] <= RAM_WDATA_reg[21].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[22] <= RAM_WDATA_reg[22].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[23] <= RAM_WDATA_reg[23].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[24] <= RAM_WDATA_reg[24].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[25] <= RAM_WDATA_reg[25].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[26] <= RAM_WDATA_reg[26].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[27] <= RAM_WDATA_reg[27].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[28] <= RAM_WDATA_reg[28].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[29] <= RAM_WDATA_reg[29].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[30] <= RAM_WDATA_reg[30].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WDATA[31] <= RAM_WDATA_reg[31].DB_MAX_OUTPUT_PORT_TYPE
oRAM_WEN <= RAM_WEN_reg.DB_MAX_OUTPUT_PORT_TYPE
iROMmonitorRDAT[0] => ~NO_FANOUT~
iROMmonitorRDAT[1] => ~NO_FANOUT~
iROMmonitorRDAT[2] => ~NO_FANOUT~
iROMmonitorRDAT[3] => ~NO_FANOUT~
iROMmonitorRDAT[4] => ~NO_FANOUT~
iROMmonitorRDAT[5] => ~NO_FANOUT~
iROMmonitorRDAT[6] => ~NO_FANOUT~
iROMmonitorRDAT[7] => iROMmonitorRDAT_reg[7].DATAIN
iROMmonitorRDAT[8] => iROMmonitorRDAT_reg[8].DATAIN
iROMmonitorRDAT[9] => iROMmonitorRDAT_reg[9].DATAIN
iROMmonitorRDAT[10] => iROMmonitorRDAT_reg[10].DATAIN
iROMmonitorRDAT[11] => iROMmonitorRDAT_reg[11].DATAIN
iROMmonitorRDAT[12] => iROMmonitorRDAT_reg[12].DATAIN
iROMmonitorRDAT[13] => iROMmonitorRDAT_reg[13].DATAIN
iROMmonitorRDAT[14] => iROMmonitorRDAT_reg[14].DATAIN
iROMmonitorRDAT[15] => iROMmonitorRDAT_reg[15].DATAIN
iROMmonitorRDAT[16] => iROMmonitorRDAT_reg[16].DATAIN
iROMmonitorRDAT[17] => iROMmonitorRDAT_reg[17].DATAIN
iROMmonitorRDAT[18] => ~NO_FANOUT~
iROMmonitorRDAT[19] => ~NO_FANOUT~
iROMmonitorRDAT[20] => ~NO_FANOUT~
iROMmonitorRDAT[21] => ~NO_FANOUT~
iROMmonitorRDAT[22] => ~NO_FANOUT~
iROMmonitorRDAT[23] => ~NO_FANOUT~
iROMmonitorRDAT[24] => ~NO_FANOUT~
iROMmonitorRDAT[25] => ~NO_FANOUT~
iROMmonitorRDAT[26] => ~NO_FANOUT~
iROMmonitorRDAT[27] => ~NO_FANOUT~
iROMmonitorRDAT[28] => ~NO_FANOUT~
iROMmonitorRDAT[29] => ~NO_FANOUT~
iROMmonitorRDAT[30] => ~NO_FANOUT~
iROMmonitorRDAT[31] => ~NO_FANOUT~
oROMmonitorADDR[0] <= monitor_st_reg[0].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[1] <= monitor_st_reg[1].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[2] <= monitor_st_reg[2].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[3] <= monitor_st_reg[3].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[4] <= monitor_st_reg[4].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[5] <= monitor_st_reg[5].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[6] <= monitor_st_reg[6].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[7] <= monitor_st_reg[7].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[8] <= monitor_st_reg[8].DB_MAX_OUTPUT_PORT_TYPE
oROMmonitorADDR[9] <= monitor_st_reg[9].DB_MAX_OUTPUT_PORT_TYPE
iRST_N => monitor_st_reg[0].ACLR
iRST_N => monitor_st_reg[1].ACLR
iRST_N => monitor_st_reg[2].ACLR
iRST_N => monitor_st_reg[3].ACLR
iRST_N => monitor_st_reg[4].ACLR
iRST_N => monitor_st_reg[5].ACLR
iRST_N => monitor_st_reg[6].ACLR
iRST_N => monitor_st_reg[7].ACLR
iRST_N => monitor_st_reg[8].ACLR
iRST_N => monitor_st_reg[9].ACLR
iRST_N => imVGA_WEN_reg.ACLR
iRST_N => RAM_WEN_reg.ACLR
iRST_N => RAM_WDATA_reg[0].ACLR
iRST_N => RAM_WDATA_reg[1].ACLR
iRST_N => RAM_WDATA_reg[2].ACLR
iRST_N => RAM_WDATA_reg[3].ACLR
iRST_N => RAM_WDATA_reg[4].ACLR
iRST_N => RAM_WDATA_reg[5].ACLR
iRST_N => RAM_WDATA_reg[6].ACLR
iRST_N => RAM_WDATA_reg[7].ACLR
iRST_N => RAM_WDATA_reg[8].ACLR
iRST_N => RAM_WDATA_reg[9].ACLR
iRST_N => RAM_WDATA_reg[10].ACLR
iRST_N => RAM_WDATA_reg[11].ACLR
iRST_N => RAM_WDATA_reg[12].ACLR
iRST_N => RAM_WDATA_reg[13].ACLR
iRST_N => RAM_WDATA_reg[14].ACLR
iRST_N => RAM_WDATA_reg[15].ACLR
iRST_N => RAM_WDATA_reg[16].ACLR
iRST_N => RAM_WDATA_reg[17].ACLR
iRST_N => RAM_WDATA_reg[18].ACLR
iRST_N => RAM_WDATA_reg[19].ACLR
iRST_N => RAM_WDATA_reg[20].ACLR
iRST_N => RAM_WDATA_reg[21].ACLR
iRST_N => RAM_WDATA_reg[22].ACLR
iRST_N => RAM_WDATA_reg[23].ACLR
iRST_N => RAM_WDATA_reg[24].ACLR
iRST_N => RAM_WDATA_reg[25].ACLR
iRST_N => RAM_WDATA_reg[26].ACLR
iRST_N => RAM_WDATA_reg[27].ACLR
iRST_N => RAM_WDATA_reg[28].ACLR
iRST_N => RAM_WDATA_reg[29].ACLR
iRST_N => RAM_WDATA_reg[30].ACLR
iRST_N => RAM_WDATA_reg[31].ACLR
iRST_N => RAM_ADDR_reg[0].ACLR
iRST_N => RAM_ADDR_reg[1].ACLR
iRST_N => RAM_ADDR_reg[2].ACLR
iRST_N => RAM_ADDR_reg[3].ACLR
iRST_N => RAM_ADDR_reg[4].ACLR
iRST_N => RAM_ADDR_reg[5].ACLR
iRST_N => RAM_ADDR_reg[6].ACLR
iRST_N => RAM_ADDR_reg[7].ACLR
iRST_N => RAM_ADDR_reg[8].ACLR
iRST_N => RAM_ADDR_reg[9].ACLR
iRST_N => RAM_ADDR_reg[10].ACLR
iRST_N => RAM_ADDR_reg[11].ACLR
iRST_N => RAM_ADDR_reg[12].ACLR
iRST_N => reg_idx[0].ACLR
iRST_N => reg_idx[1].ACLR
iRST_N => reg_idx[2].ACLR
iRST_N => reg_idx[3].ACLR
iRST_N => reg_idx[4].ACLR
iRST_N => reg_idx[5].ACLR
iRST_N => regs_31[0].ACLR
iRST_N => regs_31[1].ACLR
iRST_N => regs_31[2].ACLR
iRST_N => regs_31[3].ACLR
iRST_N => regs_31[4].ACLR
iRST_N => regs_31[5].ACLR
iRST_N => regs_31[6].ACLR
iRST_N => regs_31[7].ACLR
iRST_N => regs_30[0].ACLR
iRST_N => regs_30[1].ACLR
iRST_N => regs_30[2].ACLR
iRST_N => regs_30[3].ACLR
iRST_N => regs_30[4].ACLR
iRST_N => regs_30[5].ACLR
iRST_N => regs_30[6].ACLR
iRST_N => regs_30[7].ACLR
iRST_N => regs_29[0].ACLR
iRST_N => regs_29[1].ACLR
iRST_N => regs_29[2].ACLR
iRST_N => regs_29[3].ACLR
iRST_N => regs_29[4].ACLR
iRST_N => regs_29[5].ACLR
iRST_N => regs_29[6].ACLR
iRST_N => regs_29[7].ACLR
iRST_N => regs_28[0].ACLR
iRST_N => regs_28[1].ACLR
iRST_N => regs_28[2].ACLR
iRST_N => regs_28[3].ACLR
iRST_N => regs_28[4].ACLR
iRST_N => regs_28[5].ACLR
iRST_N => regs_28[6].ACLR
iRST_N => regs_28[7].ACLR
iRST_N => regs_27[0].ACLR
iRST_N => regs_27[1].ACLR
iRST_N => regs_27[2].ACLR
iRST_N => regs_27[3].ACLR
iRST_N => regs_27[4].ACLR
iRST_N => regs_27[5].ACLR
iRST_N => regs_27[6].ACLR
iRST_N => regs_27[7].ACLR
iRST_N => regs_26[0].ACLR
iRST_N => regs_26[1].ACLR
iRST_N => regs_26[2].ACLR
iRST_N => regs_26[3].ACLR
iRST_N => regs_26[4].ACLR
iRST_N => regs_26[5].ACLR
iRST_N => regs_26[6].ACLR
iRST_N => regs_26[7].ACLR
iRST_N => regs_25[0].ACLR
iRST_N => regs_25[1].ACLR
iRST_N => regs_25[2].ACLR
iRST_N => regs_25[3].ACLR
iRST_N => regs_25[4].ACLR
iRST_N => regs_25[5].ACLR
iRST_N => regs_25[6].ACLR
iRST_N => regs_25[7].ACLR
iRST_N => regs_24[0].ACLR
iRST_N => regs_24[1].ACLR
iRST_N => regs_24[2].ACLR
iRST_N => regs_24[3].ACLR
iRST_N => regs_24[4].ACLR
iRST_N => regs_24[5].ACLR
iRST_N => regs_24[6].ACLR
iRST_N => regs_24[7].ACLR
iRST_N => regs_23[0].ACLR
iRST_N => regs_23[1].ACLR
iRST_N => regs_23[2].ACLR
iRST_N => regs_23[3].ACLR
iRST_N => regs_23[4].ACLR
iRST_N => regs_23[5].ACLR
iRST_N => regs_23[6].ACLR
iRST_N => regs_23[7].ACLR
iRST_N => regs_22[0].ACLR
iRST_N => regs_22[1].ACLR
iRST_N => regs_22[2].ACLR
iRST_N => regs_22[3].ACLR
iRST_N => regs_22[4].ACLR
iRST_N => regs_22[5].ACLR
iRST_N => regs_22[6].ACLR
iRST_N => regs_22[7].ACLR
iRST_N => regs_21[0].ACLR
iRST_N => regs_21[1].ACLR
iRST_N => regs_21[2].ACLR
iRST_N => regs_21[3].ACLR
iRST_N => regs_21[4].ACLR
iRST_N => regs_21[5].ACLR
iRST_N => regs_21[6].ACLR
iRST_N => regs_21[7].ACLR
iRST_N => regs_20[0].ACLR
iRST_N => regs_20[1].ACLR
iRST_N => regs_20[2].ACLR
iRST_N => regs_20[3].ACLR
iRST_N => regs_20[4].ACLR
iRST_N => regs_20[5].ACLR
iRST_N => regs_20[6].ACLR
iRST_N => regs_20[7].ACLR
iRST_N => regs_19[0].ACLR
iRST_N => regs_19[1].ACLR
iRST_N => regs_19[2].ACLR
iRST_N => regs_19[3].ACLR
iRST_N => regs_19[4].ACLR
iRST_N => regs_19[5].ACLR
iRST_N => regs_19[6].ACLR
iRST_N => regs_19[7].ACLR
iRST_N => regs_18[0].ACLR
iRST_N => regs_18[1].ACLR
iRST_N => regs_18[2].ACLR
iRST_N => regs_18[3].ACLR
iRST_N => regs_18[4].ACLR
iRST_N => regs_18[5].ACLR
iRST_N => regs_18[6].ACLR
iRST_N => regs_18[7].ACLR
iRST_N => regs_17[0].ACLR
iRST_N => regs_17[1].ACLR
iRST_N => regs_17[2].ACLR
iRST_N => regs_17[3].ACLR
iRST_N => regs_17[4].ACLR
iRST_N => regs_17[5].ACLR
iRST_N => regs_17[6].ACLR
iRST_N => regs_17[7].ACLR
iRST_N => regs_16[0].ACLR
iRST_N => regs_16[1].ACLR
iRST_N => regs_16[2].ACLR
iRST_N => regs_16[3].ACLR
iRST_N => regs_16[4].ACLR
iRST_N => regs_16[5].ACLR
iRST_N => regs_16[6].ACLR
iRST_N => regs_16[7].ACLR
iRST_N => regs_15[0].ACLR
iRST_N => regs_15[1].ACLR
iRST_N => regs_15[2].ACLR
iRST_N => regs_15[3].ACLR
iRST_N => regs_15[4].ACLR
iRST_N => regs_15[5].ACLR
iRST_N => regs_15[6].ACLR
iRST_N => regs_15[7].ACLR
iRST_N => regs_14[0].ACLR
iRST_N => regs_14[1].ACLR
iRST_N => regs_14[2].ACLR
iRST_N => regs_14[3].ACLR
iRST_N => regs_14[4].ACLR
iRST_N => regs_14[5].ACLR
iRST_N => regs_14[6].ACLR
iRST_N => regs_14[7].ACLR
iRST_N => regs_13[0].ACLR
iRST_N => regs_13[1].ACLR
iRST_N => regs_13[2].ACLR
iRST_N => regs_13[3].ACLR
iRST_N => regs_13[4].ACLR
iRST_N => regs_13[5].ACLR
iRST_N => regs_13[6].ACLR
iRST_N => regs_13[7].ACLR
iRST_N => regs_12[0].ACLR
iRST_N => regs_12[1].ACLR
iRST_N => regs_12[2].ACLR
iRST_N => regs_12[3].ACLR
iRST_N => regs_12[4].ACLR
iRST_N => regs_12[5].ACLR
iRST_N => regs_12[6].ACLR
iRST_N => regs_12[7].ACLR
iRST_N => regs_11[0].ACLR
iRST_N => regs_11[1].ACLR
iRST_N => regs_11[2].ACLR
iRST_N => regs_11[3].ACLR
iRST_N => regs_11[4].ACLR
iRST_N => regs_11[5].ACLR
iRST_N => regs_11[6].ACLR
iRST_N => regs_11[7].ACLR
iRST_N => regs_10[0].ACLR
iRST_N => regs_10[1].ACLR
iRST_N => regs_10[2].ACLR
iRST_N => regs_10[3].ACLR
iRST_N => regs_10[4].ACLR
iRST_N => regs_10[5].ACLR
iRST_N => regs_10[6].ACLR
iRST_N => regs_10[7].ACLR
iRST_N => regs_09[0].ACLR
iRST_N => regs_09[1].ACLR
iRST_N => regs_09[2].ACLR
iRST_N => regs_09[3].ACLR
iRST_N => regs_09[4].ACLR
iRST_N => regs_09[5].ACLR
iRST_N => regs_09[6].ACLR
iRST_N => regs_09[7].ACLR
iRST_N => regs_08[0].ACLR
iRST_N => regs_08[1].ACLR
iRST_N => regs_08[2].ACLR
iRST_N => regs_08[3].ACLR
iRST_N => regs_08[4].ACLR
iRST_N => regs_08[5].ACLR
iRST_N => regs_08[6].ACLR
iRST_N => regs_08[7].ACLR
iRST_N => regs_07[0].ACLR
iRST_N => regs_07[1].ACLR
iRST_N => regs_07[2].ACLR
iRST_N => regs_07[3].ACLR
iRST_N => regs_07[4].ACLR
iRST_N => regs_07[5].ACLR
iRST_N => regs_07[6].ACLR
iRST_N => regs_07[7].ACLR
iRST_N => regs_06[0].ACLR
iRST_N => regs_06[1].ACLR
iRST_N => regs_06[2].ACLR
iRST_N => regs_06[3].ACLR
iRST_N => regs_06[4].ACLR
iRST_N => regs_06[5].ACLR
iRST_N => regs_06[6].ACLR
iRST_N => regs_06[7].ACLR
iRST_N => regs_05[0].ACLR
iRST_N => regs_05[1].ACLR
iRST_N => regs_05[2].ACLR
iRST_N => regs_05[3].ACLR
iRST_N => regs_05[4].ACLR
iRST_N => regs_05[5].ACLR
iRST_N => regs_05[6].ACLR
iRST_N => regs_05[7].ACLR
iRST_N => regs_04[0].ACLR
iRST_N => regs_04[1].ACLR
iRST_N => regs_04[2].ACLR
iRST_N => regs_04[3].ACLR
iRST_N => regs_04[4].ACLR
iRST_N => regs_04[5].ACLR
iRST_N => regs_04[6].ACLR
iRST_N => regs_04[7].ACLR
iRST_N => regs_03[0].ACLR
iRST_N => regs_03[1].ACLR
iRST_N => regs_03[2].ACLR
iRST_N => regs_03[3].ACLR
iRST_N => regs_03[4].ACLR
iRST_N => regs_03[5].ACLR
iRST_N => regs_03[6].ACLR
iRST_N => regs_03[7].ACLR
iRST_N => regs_02[0].ACLR
iRST_N => regs_02[1].ACLR
iRST_N => regs_02[2].ACLR
iRST_N => regs_02[3].ACLR
iRST_N => regs_02[4].ACLR
iRST_N => regs_02[5].ACLR
iRST_N => regs_02[6].ACLR
iRST_N => regs_02[7].ACLR
iRST_N => regs_01[0].ACLR
iRST_N => regs_01[1].ACLR
iRST_N => regs_01[2].ACLR
iRST_N => regs_01[3].ACLR
iRST_N => regs_01[4].ACLR
iRST_N => regs_01[5].ACLR
iRST_N => regs_01[6].ACLR
iRST_N => regs_01[7].ACLR
iRST_N => regs_00[0].ACLR
iRST_N => regs_00[1].ACLR
iRST_N => regs_00[2].ACLR
iRST_N => regs_00[3].ACLR
iRST_N => regs_00[4].ACLR
iRST_N => regs_00[5].ACLR
iRST_N => regs_00[6].ACLR
iRST_N => regs_00[7].ACLR
iRST_N => current_scan_stroke_reg[0].ACLR
iRST_N => current_scan_stroke_reg[1].ACLR
iRST_N => current_scan_stroke_reg[2].ACLR
iRST_N => current_scan_stroke_reg[3].ACLR
iRST_N => current_scan_stroke_reg[4].ACLR
iRST_N => current_scan_stroke_reg[5].ACLR
iRST_N => current_scan_stroke_reg[6].ACLR
iRST_N => current_scan_stroke_reg[7].ACLR
iRST_N => current_scan_stroke_reg[8].ACLR
iRST_N => current_scan_stroke_reg[9].ACLR
iRST_N => current_scan_stroke_reg[10].ACLR
iRST_N => current_scan_stroke_reg[11].ACLR
iRST_N => current_scan_stroke_reg[12].ACLR
iRST_N => current_scan_stroke_reg[13].ACLR
iRST_N => current_scan_stroke_reg[14].ACLR
iRST_N => current_scan_stroke_reg[15].ACLR
iRST_N => current_scan_stroke_reg[16].ACLR
iRST_N => current_scan_stroke_reg[17].ACLR
iRST_N => current_scan_stroke_reg[18].ACLR
iRST_N => current_scan_stroke_reg[19].ACLR
iRST_N => current_scan_stroke_reg[20].ACLR
iRST_N => current_scan_stroke_reg[21].ACLR
iRST_N => current_scan_stroke_reg[22].ACLR
iRST_N => current_scan_stroke_reg[23].ACLR
iRST_N => current_scan_stroke_reg[24].ACLR
iRST_N => current_scan_stroke_reg[25].ACLR
iRST_N => current_scan_stroke_reg[26].ACLR
iRST_N => current_scan_stroke_reg[27].ACLR
iRST_N => current_scan_stroke_reg[28].ACLR
iRST_N => current_scan_stroke_reg[29].ACLR
iRST_N => current_scan_stroke_reg[30].ACLR
iRST_N => current_scan_stroke_reg[31].ACLR
iRST_N => scan_stroke_reg[0].ACLR
iRST_N => scan_stroke_reg[1].ACLR
iRST_N => scan_stroke_reg[2].ACLR
iRST_N => scan_stroke_reg[3].ACLR
iRST_N => scan_stroke_reg[4].ACLR
iRST_N => scan_stroke_reg[5].ACLR
iRST_N => scan_stroke_reg[6].ACLR
iRST_N => scan_stroke_reg[7].ACLR
iRST_N => scan_stroke_reg[8].ACLR
iRST_N => scan_stroke_reg[9].ACLR
iRST_N => scan_stroke_reg[10].ACLR
iRST_N => scan_stroke_reg[11].ACLR
iRST_N => scan_stroke_reg[12].ACLR
iRST_N => scan_stroke_reg[13].ACLR
iRST_N => scan_stroke_reg[14].ACLR
iRST_N => scan_stroke_reg[15].ACLR
iRST_N => scan_stroke_reg[16].ACLR
iRST_N => scan_stroke_reg[17].ACLR
iRST_N => scan_stroke_reg[18].ACLR
iRST_N => scan_stroke_reg[19].ACLR
iRST_N => scan_stroke_reg[20].ACLR
iRST_N => scan_stroke_reg[21].ACLR
iRST_N => scan_stroke_reg[22].ACLR
iRST_N => scan_stroke_reg[23].ACLR
iRST_N => scan_stroke_reg[24].ACLR
iRST_N => scan_stroke_reg[25].ACLR
iRST_N => scan_stroke_reg[26].ACLR
iRST_N => scan_stroke_reg[27].ACLR
iRST_N => scan_stroke_reg[28].ACLR
iRST_N => scan_stroke_reg[29].ACLR
iRST_N => scan_stroke_reg[30].ACLR
iRST_N => scan_stroke_reg[31].ACLR
iRST_N => current_print_stroke_reg[0].ACLR
iRST_N => current_print_stroke_reg[1].ACLR
iRST_N => current_print_stroke_reg[2].ACLR
iRST_N => current_print_stroke_reg[3].ACLR
iRST_N => current_print_stroke_reg[4].ACLR
iRST_N => current_print_stroke_reg[5].ACLR
iRST_N => current_print_stroke_reg[6].ACLR
iRST_N => current_print_stroke_reg[7].ACLR
iRST_N => current_print_stroke_reg[8].ACLR
iRST_N => current_print_stroke_reg[9].ACLR
iRST_N => current_print_stroke_reg[10].ACLR
iRST_N => current_print_stroke_reg[11].ACLR
iRST_N => current_print_stroke_reg[12].ACLR
iRST_N => current_print_stroke_reg[13].ACLR
iRST_N => current_print_stroke_reg[14].ACLR
iRST_N => current_print_stroke_reg[15].ACLR
iRST_N => current_print_stroke_reg[16].ACLR
iRST_N => current_print_stroke_reg[17].ACLR
iRST_N => current_print_stroke_reg[18].ACLR
iRST_N => current_print_stroke_reg[19].ACLR
iRST_N => current_print_stroke_reg[20].ACLR
iRST_N => current_print_stroke_reg[21].ACLR
iRST_N => current_print_stroke_reg[22].ACLR
iRST_N => current_print_stroke_reg[23].ACLR
iRST_N => current_print_stroke_reg[24].ACLR
iRST_N => current_print_stroke_reg[25].ACLR
iRST_N => current_print_stroke_reg[26].ACLR
iRST_N => current_print_stroke_reg[27].ACLR
iRST_N => current_print_stroke_reg[28].ACLR
iRST_N => current_print_stroke_reg[29].ACLR
iRST_N => current_print_stroke_reg[30].ACLR
iRST_N => current_print_stroke_reg[31].ACLR
iRST_N => print_stroke_reg[0].ACLR
iRST_N => print_stroke_reg[1].ACLR
iRST_N => print_stroke_reg[2].ACLR
iRST_N => print_stroke_reg[3].ACLR
iRST_N => print_stroke_reg[4].ACLR
iRST_N => print_stroke_reg[5].ACLR
iRST_N => print_stroke_reg[6].ACLR
iRST_N => print_stroke_reg[7].ACLR
iRST_N => print_stroke_reg[8].ACLR
iRST_N => print_stroke_reg[9].ACLR
iRST_N => print_stroke_reg[10].ACLR
iRST_N => print_stroke_reg[11].ACLR
iRST_N => print_stroke_reg[12].ACLR
iRST_N => print_stroke_reg[13].ACLR
iRST_N => print_stroke_reg[14].ACLR
iRST_N => print_stroke_reg[15].ACLR
iRST_N => print_stroke_reg[16].ACLR
iRST_N => print_stroke_reg[17].ACLR
iRST_N => print_stroke_reg[18].ACLR
iRST_N => print_stroke_reg[19].ACLR
iRST_N => print_stroke_reg[20].ACLR
iRST_N => print_stroke_reg[21].ACLR
iRST_N => print_stroke_reg[22].ACLR
iRST_N => print_stroke_reg[23].ACLR
iRST_N => print_stroke_reg[24].ACLR
iRST_N => print_stroke_reg[25].ACLR
iRST_N => print_stroke_reg[26].ACLR
iRST_N => print_stroke_reg[27].ACLR
iRST_N => print_stroke_reg[28].ACLR
iRST_N => print_stroke_reg[29].ACLR
iRST_N => print_stroke_reg[30].ACLR
iRST_N => print_stroke_reg[31].ACLR
iRST_N => print_ascii_reg[0].ACLR
iRST_N => print_ascii_reg[1].ACLR
iRST_N => print_ascii_reg[2].ACLR
iRST_N => print_ascii_reg[3].ACLR
iRST_N => print_ascii_reg[4].ACLR
iRST_N => print_ascii_reg[5].ACLR
iRST_N => print_ascii_reg[6].ACLR
iRST_N => print_ascii_reg[7].ACLR
iRST_N => iPCdd_reg[0].ACLR
iRST_N => iPCdd_reg[1].ACLR
iRST_N => iPCdd_reg[2].ACLR
iRST_N => iPCdd_reg[3].ACLR
iRST_N => iPCdd_reg[4].ACLR
iRST_N => iPCdd_reg[5].ACLR
iRST_N => iPCdd_reg[6].ACLR
iRST_N => iPCdd_reg[7].ACLR
iRST_N => iPCdd_reg[8].ACLR
iRST_N => iPCdd_reg[9].ACLR
iRST_N => iPCdd_reg[10].ACLR
iRST_N => iPCdd_reg[11].ACLR
iRST_N => iPCd_reg[0].ACLR
iRST_N => iPCd_reg[1].ACLR
iRST_N => iPCd_reg[2].ACLR
iRST_N => iPCd_reg[3].ACLR
iRST_N => iPCd_reg[4].ACLR
iRST_N => iPCd_reg[5].ACLR
iRST_N => iPCd_reg[6].ACLR
iRST_N => iPCd_reg[7].ACLR
iRST_N => iPCd_reg[8].ACLR
iRST_N => iPCd_reg[9].ACLR
iRST_N => iPCd_reg[10].ACLR
iRST_N => iPCd_reg[11].ACLR
iRST_N => PC_reg[0].ACLR
iRST_N => PC_reg[1].ACLR
iRST_N => PC_reg[2].ACLR
iRST_N => PC_reg[3].ACLR
iRST_N => PC_reg[4].ACLR
iRST_N => PC_reg[5].ACLR
iRST_N => PC_reg[6].ACLR
iRST_N => PC_reg[7].ACLR
iRST_N => PC_reg[8].ACLR
iRST_N => PC_reg[9].ACLR
iRST_N => PC_reg[10].ACLR
iRST_N => PC_reg[11].ACLR
iRST_N => PUT_DATA_reg[0].ACLR
iRST_N => PUT_DATA_reg[1].ACLR
iRST_N => PUT_DATA_reg[2].ACLR
iRST_N => PUT_DATA_reg[3].ACLR
iRST_N => PUT_DATA_reg[4].ACLR
iRST_N => PUT_DATA_reg[5].ACLR
iRST_N => PUT_DATA_reg[6].ACLR
iRST_N => PUT_DATA_reg[7].ACLR
iRST_N => PUT_EN_reg.ACLR
iRST_N => key_stroke_reg.ACLR
iRST_N => KeyCurrentPosRow_reg[0].PRESET
iRST_N => KeyCurrentPosRow_reg[1].PRESET
iRST_N => KeyCurrentPosRow_reg[2].PRESET
iRST_N => KeyCurrentPosRow_reg[3].PRESET
iRST_N => KeyCurrentPosRow_reg[4].ACLR
iRST_N => KeyCurrentPosCol_reg[0].ACLR
iRST_N => KeyCurrentPosCol_reg[1].ACLR
iRST_N => KeyCurrentPosCol_reg[2].ACLR
iRST_N => KeyCurrentPosCol_reg[3].ACLR
iRST_N => KeyCurrentPosCol_reg[4].ACLR
iRST_N => KeyCurrentPosCol_reg[5].ACLR
iRST_N => CurrentPosRow_reg[0].ACLR
iRST_N => CurrentPosRow_reg[1].ACLR
iRST_N => CurrentPosRow_reg[2].ACLR
iRST_N => CurrentPosRow_reg[3].ACLR
iRST_N => CurrentPosRow_reg[4].ACLR
iRST_N => CurrentPosCol_reg[0].ACLR
iRST_N => CurrentPosCol_reg[1].ACLR
iRST_N => CurrentPosCol_reg[2].ACLR
iRST_N => CurrentPosCol_reg[3].ACLR
iRST_N => CurrentPosCol_reg[4].ACLR
iRST_N => CurrentPosCol_reg[5].ACLR
iRST_N => iRAM_WEN_reg.ACLR
iRST_N => iRAM_WDATA_reg[0].ACLR
iRST_N => iRAM_WDATA_reg[1].ACLR
iRST_N => iRAM_WDATA_reg[2].ACLR
iRST_N => iRAM_WDATA_reg[3].ACLR
iRST_N => iRAM_WDATA_reg[4].ACLR
iRST_N => iRAM_WDATA_reg[5].ACLR
iRST_N => iRAM_WDATA_reg[6].ACLR
iRST_N => iRAM_WDATA_reg[7].ACLR
iRST_N => iRAM_WDATA_reg[8].ACLR
iRST_N => iRAM_WDATA_reg[9].ACLR
iRST_N => iRAM_WDATA_reg[10].ACLR
iRST_N => iRAM_WDATA_reg[11].ACLR
iRST_N => iRAM_WDATA_reg[12].ACLR
iRST_N => iRAM_WDATA_reg[13].ACLR
iRST_N => iRAM_WDATA_reg[14].ACLR
iRST_N => iRAM_WDATA_reg[15].ACLR
iRST_N => iRAM_WDATA_reg[16].ACLR
iRST_N => iRAM_WDATA_reg[17].ACLR
iRST_N => iRAM_WDATA_reg[18].ACLR
iRST_N => iRAM_WDATA_reg[19].ACLR
iRST_N => iRAM_WDATA_reg[20].ACLR
iRST_N => iRAM_WDATA_reg[21].ACLR
iRST_N => iRAM_WDATA_reg[22].ACLR
iRST_N => iRAM_WDATA_reg[23].ACLR
iRST_N => iRAM_WDATA_reg[24].ACLR
iRST_N => iRAM_WDATA_reg[25].ACLR
iRST_N => iRAM_WDATA_reg[26].ACLR
iRST_N => iRAM_WDATA_reg[27].ACLR
iRST_N => iRAM_WDATA_reg[28].ACLR
iRST_N => iRAM_WDATA_reg[29].ACLR
iRST_N => iRAM_WDATA_reg[30].ACLR
iRST_N => iRAM_WDATA_reg[31].ACLR
iRST_N => iRAM_RDATA_reg[0].ACLR
iRST_N => iRAM_RDATA_reg[1].ACLR
iRST_N => iRAM_RDATA_reg[2].ACLR
iRST_N => iRAM_RDATA_reg[3].ACLR
iRST_N => iRAM_RDATA_reg[4].ACLR
iRST_N => iRAM_RDATA_reg[5].ACLR
iRST_N => iRAM_RDATA_reg[6].ACLR
iRST_N => iRAM_RDATA_reg[7].ACLR
iRST_N => iRAM_RDATA_reg[8].ACLR
iRST_N => iRAM_RDATA_reg[9].ACLR
iRST_N => iRAM_RDATA_reg[10].ACLR
iRST_N => iRAM_RDATA_reg[11].ACLR
iRST_N => iRAM_RDATA_reg[12].ACLR
iRST_N => iRAM_RDATA_reg[13].ACLR
iRST_N => iRAM_RDATA_reg[14].ACLR
iRST_N => iRAM_RDATA_reg[15].ACLR
iRST_N => iRAM_RDATA_reg[16].ACLR
iRST_N => iRAM_RDATA_reg[17].ACLR
iRST_N => iRAM_RDATA_reg[18].ACLR
iRST_N => iRAM_RDATA_reg[19].ACLR
iRST_N => iRAM_RDATA_reg[20].ACLR
iRST_N => iRAM_RDATA_reg[21].ACLR
iRST_N => iRAM_RDATA_reg[22].ACLR
iRST_N => iRAM_RDATA_reg[23].ACLR
iRST_N => iRAM_RDATA_reg[24].ACLR
iRST_N => iRAM_RDATA_reg[25].ACLR
iRST_N => iRAM_RDATA_reg[26].ACLR
iRST_N => iRAM_RDATA_reg[27].ACLR
iRST_N => iRAM_RDATA_reg[28].ACLR
iRST_N => iRAM_RDATA_reg[29].ACLR
iRST_N => iRAM_RDATA_reg[30].ACLR
iRST_N => iRAM_RDATA_reg[31].ACLR
iRST_N => iRAM_ADDR_reg[0].ACLR
iRST_N => iRAM_ADDR_reg[1].ACLR
iRST_N => iRAM_ADDR_reg[2].ACLR
iRST_N => iRAM_ADDR_reg[3].ACLR
iRST_N => iRAM_ADDR_reg[4].ACLR
iRST_N => iRAM_ADDR_reg[5].ACLR
iRST_N => iRAM_ADDR_reg[6].ACLR
iRST_N => iRAM_ADDR_reg[7].ACLR
iRST_N => iRAM_ADDR_reg[8].ACLR
iRST_N => iRAM_ADDR_reg[9].ACLR
iRST_N => iRAM_ADDR_reg[10].ACLR
iRST_N => iRAM_ADDR_reg[11].ACLR
iRST_N => iRAM_ADDR_reg[12].ACLR
iRST_N => iREG_WEN_reg.ACLR
iRST_N => iREG_WIDX_reg[0].ACLR
iRST_N => iREG_WIDX_reg[1].ACLR
iRST_N => iREG_WIDX_reg[2].ACLR
iRST_N => iREG_WIDX_reg[3].ACLR
iRST_N => iREG_WIDX_reg[4].ACLR
iRST_N => iREG_WDATA_reg[0].ACLR
iRST_N => iREG_WDATA_reg[1].ACLR
iRST_N => iREG_WDATA_reg[2].ACLR
iRST_N => iREG_WDATA_reg[3].ACLR
iRST_N => iREG_WDATA_reg[4].ACLR
iRST_N => iREG_WDATA_reg[5].ACLR
iRST_N => iREG_WDATA_reg[6].ACLR
iRST_N => iREG_WDATA_reg[7].ACLR
iRST_N => iREG_WDATA_reg[8].ACLR
iRST_N => iREG_WDATA_reg[9].ACLR
iRST_N => iREG_WDATA_reg[10].ACLR
iRST_N => iREG_WDATA_reg[11].ACLR
iRST_N => iREG_WDATA_reg[12].ACLR
iRST_N => iREG_WDATA_reg[13].ACLR
iRST_N => iREG_WDATA_reg[14].ACLR
iRST_N => iREG_WDATA_reg[15].ACLR
iRST_N => iREG_WDATA_reg[16].ACLR
iRST_N => iREG_WDATA_reg[17].ACLR
iRST_N => iREG_WDATA_reg[18].ACLR
iRST_N => iREG_WDATA_reg[19].ACLR
iRST_N => iREG_WDATA_reg[20].ACLR
iRST_N => iREG_WDATA_reg[21].ACLR
iRST_N => iREG_WDATA_reg[22].ACLR
iRST_N => iREG_WDATA_reg[23].ACLR
iRST_N => iREG_WDATA_reg[24].ACLR
iRST_N => iREG_WDATA_reg[25].ACLR
iRST_N => iREG_WDATA_reg[26].ACLR
iRST_N => iREG_WDATA_reg[27].ACLR
iRST_N => iREG_WDATA_reg[28].ACLR
iRST_N => iREG_WDATA_reg[29].ACLR
iRST_N => iREG_WDATA_reg[30].ACLR
iRST_N => iREG_WDATA_reg[31].ACLR
iRST_N => iREG_IDX2_reg[0].ACLR
iRST_N => iREG_IDX2_reg[1].ACLR
iRST_N => iREG_IDX2_reg[2].ACLR
iRST_N => iREG_IDX2_reg[3].ACLR
iRST_N => iREG_IDX2_reg[4].ACLR
iRST_N => iREG_DATA2_reg[0].ACLR
iRST_N => iREG_DATA2_reg[1].ACLR
iRST_N => iREG_DATA2_reg[2].ACLR
iRST_N => iREG_DATA2_reg[3].ACLR
iRST_N => iREG_DATA2_reg[4].ACLR
iRST_N => iREG_DATA2_reg[5].ACLR
iRST_N => iREG_DATA2_reg[6].ACLR
iRST_N => iREG_DATA2_reg[7].ACLR
iRST_N => iREG_DATA2_reg[8].ACLR
iRST_N => iREG_DATA2_reg[9].ACLR
iRST_N => iREG_DATA2_reg[10].ACLR
iRST_N => iREG_DATA2_reg[11].ACLR
iRST_N => iREG_DATA2_reg[12].ACLR
iRST_N => iREG_DATA2_reg[13].ACLR
iRST_N => iREG_DATA2_reg[14].ACLR
iRST_N => iREG_DATA2_reg[15].ACLR
iRST_N => iREG_DATA2_reg[16].ACLR
iRST_N => iREG_DATA2_reg[17].ACLR
iRST_N => iREG_DATA2_reg[18].ACLR
iRST_N => iREG_DATA2_reg[19].ACLR
iRST_N => iREG_DATA2_reg[20].ACLR
iRST_N => iREG_DATA2_reg[21].ACLR
iRST_N => iREG_DATA2_reg[22].ACLR
iRST_N => iREG_DATA2_reg[23].ACLR
iRST_N => iREG_DATA2_reg[24].ACLR
iRST_N => iREG_DATA2_reg[25].ACLR
iRST_N => iREG_DATA2_reg[26].ACLR
iRST_N => iREG_DATA2_reg[27].ACLR
iRST_N => iREG_DATA2_reg[28].ACLR
iRST_N => iREG_DATA2_reg[29].ACLR
iRST_N => iREG_DATA2_reg[30].ACLR
iRST_N => iREG_DATA2_reg[31].ACLR
iRST_N => iREG_IDX1_reg[0].ACLR
iRST_N => iREG_IDX1_reg[1].ACLR
iRST_N => iREG_IDX1_reg[2].ACLR
iRST_N => iREG_IDX1_reg[3].ACLR
iRST_N => iREG_IDX1_reg[4].ACLR
iRST_N => iREG_DATA1_reg[0].ACLR
iRST_N => iREG_DATA1_reg[1].ACLR
iRST_N => iREG_DATA1_reg[2].ACLR
iRST_N => iREG_DATA1_reg[3].ACLR
iRST_N => iREG_DATA1_reg[4].ACLR
iRST_N => iREG_DATA1_reg[5].ACLR
iRST_N => iREG_DATA1_reg[6].ACLR
iRST_N => iREG_DATA1_reg[7].ACLR
iRST_N => iREG_DATA1_reg[8].ACLR
iRST_N => iREG_DATA1_reg[9].ACLR
iRST_N => iREG_DATA1_reg[10].ACLR
iRST_N => iREG_DATA1_reg[11].ACLR
iRST_N => iREG_DATA1_reg[12].ACLR
iRST_N => iREG_DATA1_reg[13].ACLR
iRST_N => iREG_DATA1_reg[14].ACLR
iRST_N => iREG_DATA1_reg[15].ACLR
iRST_N => iREG_DATA1_reg[16].ACLR
iRST_N => iREG_DATA1_reg[17].ACLR
iRST_N => iREG_DATA1_reg[18].ACLR
iRST_N => iREG_DATA1_reg[19].ACLR
iRST_N => iREG_DATA1_reg[20].ACLR
iRST_N => iREG_DATA1_reg[21].ACLR
iRST_N => iREG_DATA1_reg[22].ACLR
iRST_N => iREG_DATA1_reg[23].ACLR
iRST_N => iREG_DATA1_reg[24].ACLR
iRST_N => iREG_DATA1_reg[25].ACLR
iRST_N => iREG_DATA1_reg[26].ACLR
iRST_N => iREG_DATA1_reg[27].ACLR
iRST_N => iREG_DATA1_reg[28].ACLR
iRST_N => iREG_DATA1_reg[29].ACLR
iRST_N => iREG_DATA1_reg[30].ACLR
iRST_N => iREG_DATA1_reg[31].ACLR
iRST_N => iALU_COMP_reg[0].ACLR
iRST_N => iALU_COMP_reg[1].ACLR
iRST_N => iALU_CTRL_reg[0].ACLR
iRST_N => iALU_CTRL_reg[1].ACLR
iRST_N => iALU_CTRL_reg[2].ACLR
iRST_N => iALU_CTRL_reg[3].ACLR
iRST_N => iALU_B_reg[0].ACLR
iRST_N => iALU_B_reg[1].ACLR
iRST_N => iALU_B_reg[2].ACLR
iRST_N => iALU_B_reg[3].ACLR
iRST_N => iALU_B_reg[4].ACLR
iRST_N => iALU_B_reg[5].ACLR
iRST_N => iALU_B_reg[6].ACLR
iRST_N => iALU_B_reg[7].ACLR
iRST_N => iALU_B_reg[8].ACLR
iRST_N => iALU_B_reg[9].ACLR
iRST_N => iALU_B_reg[10].ACLR
iRST_N => iALU_B_reg[11].ACLR
iRST_N => iALU_B_reg[12].ACLR
iRST_N => iALU_B_reg[13].ACLR
iRST_N => iALU_B_reg[14].ACLR
iRST_N => iALU_B_reg[15].ACLR
iRST_N => iALU_B_reg[16].ACLR
iRST_N => iALU_B_reg[17].ACLR
iRST_N => iALU_B_reg[18].ACLR
iRST_N => iALU_B_reg[19].ACLR
iRST_N => iALU_B_reg[20].ACLR
iRST_N => iALU_B_reg[21].ACLR
iRST_N => iALU_B_reg[22].ACLR
iRST_N => iALU_B_reg[23].ACLR
iRST_N => iALU_B_reg[24].ACLR
iRST_N => iALU_B_reg[25].ACLR
iRST_N => iALU_B_reg[26].ACLR
iRST_N => iALU_B_reg[27].ACLR
iRST_N => iALU_B_reg[28].ACLR
iRST_N => iALU_B_reg[29].ACLR
iRST_N => iALU_B_reg[30].ACLR
iRST_N => iALU_B_reg[31].ACLR
iRST_N => iALU_A_reg[0].ACLR
iRST_N => iALU_A_reg[1].ACLR
iRST_N => iALU_A_reg[2].ACLR
iRST_N => iALU_A_reg[3].ACLR
iRST_N => iALU_A_reg[4].ACLR
iRST_N => iALU_A_reg[5].ACLR
iRST_N => iALU_A_reg[6].ACLR
iRST_N => iALU_A_reg[7].ACLR
iRST_N => iALU_A_reg[8].ACLR
iRST_N => iALU_A_reg[9].ACLR
iRST_N => iALU_A_reg[10].ACLR
iRST_N => iALU_A_reg[11].ACLR
iRST_N => iALU_A_reg[12].ACLR
iRST_N => iALU_A_reg[13].ACLR
iRST_N => iALU_A_reg[14].ACLR
iRST_N => iALU_A_reg[15].ACLR
iRST_N => iALU_A_reg[16].ACLR
iRST_N => iALU_A_reg[17].ACLR
iRST_N => iALU_A_reg[18].ACLR
iRST_N => iALU_A_reg[19].ACLR
iRST_N => iALU_A_reg[20].ACLR
iRST_N => iALU_A_reg[21].ACLR
iRST_N => iALU_A_reg[22].ACLR
iRST_N => iALU_A_reg[23].ACLR
iRST_N => iALU_A_reg[24].ACLR
iRST_N => iALU_A_reg[25].ACLR
iRST_N => iALU_A_reg[26].ACLR
iRST_N => iALU_A_reg[27].ACLR
iRST_N => iALU_A_reg[28].ACLR
iRST_N => iALU_A_reg[29].ACLR
iRST_N => iALU_A_reg[30].ACLR
iRST_N => iALU_A_reg[31].ACLR
iRST_N => iALU_Y_reg[0].ACLR
iRST_N => iALU_Y_reg[1].ACLR
iRST_N => iALU_Y_reg[2].ACLR
iRST_N => iALU_Y_reg[3].ACLR
iRST_N => iALU_Y_reg[4].ACLR
iRST_N => iALU_Y_reg[5].ACLR
iRST_N => iALU_Y_reg[6].ACLR
iRST_N => iALU_Y_reg[7].ACLR
iRST_N => iALU_Y_reg[8].ACLR
iRST_N => iALU_Y_reg[9].ACLR
iRST_N => iALU_Y_reg[10].ACLR
iRST_N => iALU_Y_reg[11].ACLR
iRST_N => iALU_Y_reg[12].ACLR
iRST_N => iALU_Y_reg[13].ACLR
iRST_N => iALU_Y_reg[14].ACLR
iRST_N => iALU_Y_reg[15].ACLR
iRST_N => iALU_Y_reg[16].ACLR
iRST_N => iALU_Y_reg[17].ACLR
iRST_N => iALU_Y_reg[18].ACLR
iRST_N => iALU_Y_reg[19].ACLR
iRST_N => iALU_Y_reg[20].ACLR
iRST_N => iALU_Y_reg[21].ACLR
iRST_N => iALU_Y_reg[22].ACLR
iRST_N => iALU_Y_reg[23].ACLR
iRST_N => iALU_Y_reg[24].ACLR
iRST_N => iALU_Y_reg[25].ACLR
iRST_N => iALU_Y_reg[26].ACLR
iRST_N => iALU_Y_reg[27].ACLR
iRST_N => iALU_Y_reg[28].ACLR
iRST_N => iALU_Y_reg[29].ACLR
iRST_N => iALU_Y_reg[30].ACLR
iRST_N => iALU_Y_reg[31].ACLR
iRST_N => iPC_reg[0].ACLR
iRST_N => iPC_reg[1].ACLR
iRST_N => iPC_reg[2].ACLR
iRST_N => iPC_reg[3].ACLR
iRST_N => iPC_reg[4].ACLR
iRST_N => iPC_reg[5].ACLR
iRST_N => iPC_reg[6].ACLR
iRST_N => iPC_reg[7].ACLR
iRST_N => iPC_reg[8].ACLR
iRST_N => iPC_reg[9].ACLR
iRST_N => iPC_reg[10].ACLR
iRST_N => iPC_reg[11].ACLR
iRST_N => PUT_DATA_src_tmp[0].ACLR
iRST_N => PUT_DATA_src_tmp[1].ACLR
iRST_N => PUT_DATA_src_tmp[2].ACLR
iRST_N => PUT_DATA_src_tmp[3].ACLR
iRST_N => main_st_reg~6.DATAIN
iRST_N => scan_st_reg~6.DATAIN
iRST_N => iROMmonitorRDAT_reg[17].ENA
iRST_N => iROMmonitorRDAT_reg[16].ENA
iRST_N => iROMmonitorRDAT_reg[15].ENA
iRST_N => iROMmonitorRDAT_reg[14].ENA
iRST_N => iROMmonitorRDAT_reg[13].ENA
iRST_N => iROMmonitorRDAT_reg[12].ENA
iRST_N => iROMmonitorRDAT_reg[11].ENA
iRST_N => iROMmonitorRDAT_reg[10].ENA
iRST_N => iROMmonitorRDAT_reg[9].ENA
iRST_N => iROMmonitorRDAT_reg[8].ENA
iRST_N => iROMmonitorRDAT_reg[7].ENA
iRST_N => scan_req_reg[31].ENA
iRST_N => scan_req_reg[30].ENA
iRST_N => scan_req_reg[29].ENA
iRST_N => scan_req_reg[28].ENA
iRST_N => scan_req_reg[27].ENA
iRST_N => scan_req_reg[26].ENA
iRST_N => scan_req_reg[25].ENA
iRST_N => scan_req_reg[24].ENA
iRST_N => scan_req_reg[23].ENA
iRST_N => scan_req_reg[22].ENA
iRST_N => scan_req_reg[21].ENA
iRST_N => scan_req_reg[20].ENA
iRST_N => scan_req_reg[19].ENA
iRST_N => scan_req_reg[18].ENA
iRST_N => scan_req_reg[17].ENA
iRST_N => scan_req_reg[16].ENA
iRST_N => scan_req_reg[15].ENA
iRST_N => scan_req_reg[14].ENA
iRST_N => scan_req_reg[13].ENA
iRST_N => scan_req_reg[12].ENA
iRST_N => scan_req_reg[11].ENA
iRST_N => scan_req_reg[10].ENA
iRST_N => scan_req_reg[9].ENA
iRST_N => scan_req_reg[8].ENA
iRST_N => scan_req_reg[7].ENA
iRST_N => scan_req_reg[6].ENA
iRST_N => scan_req_reg[5].ENA
iRST_N => scan_req_reg[4].ENA
iRST_N => scan_req_reg[3].ENA
iRST_N => scan_req_reg[2].ENA
iRST_N => scan_req_reg[1].ENA
iRST_N => scan_req_reg[0].ENA


|DE2_115_Default|cpu:u9
clk => clock_reg.CLK
clk => bunsyuu_reg[0].CLK
clk => bunsyuu_reg[1].CLK
clk => bunsyuu_reg[2].CLK
clk => bunsyuu_reg[3].CLK
clk => bunsyuu_reg[4].CLK
clk => bunsyuu_reg[5].CLK
clk => bunsyuu_reg[6].CLK
clk => bunsyuu_reg[7].CLK
clk => bunsyuu_reg[8].CLK
clk => bunsyuu_reg[9].CLK
clk => bunsyuu_reg[10].CLK
clk => bunsyuu_reg[11].CLK
clk => bunsyuu_reg[12].CLK
clk => bunsyuu_reg[13].CLK
clk => bunsyuu_reg[14].CLK
clk => bunsyuu_reg[15].CLK
clk => bunsyuu_reg[16].CLK
clk => bunsyuu_reg[17].CLK
clk => bunsyuu_reg[18].CLK
clk => bunsyuu_reg[19].CLK
clk => bunsyuu_reg[20].CLK
clk => bunsyuu_reg[21].CLK
clk => bunsyuu_reg[22].CLK
clk => bunsyuu_reg[23].CLK
reset => reset.IN2
clk_ctrl0 => clock.IN0
clk_ctrl0 => max_bunsyuu_reg_val.IN0
clk_ctrl0 => max_bunsyuu_reg_val.IN0
clk_ctrl0 => max_bunsyuu_reg_val.IN0
clk_ctrl1 => clock.IN1
clk_ctrl1 => max_bunsyuu_reg_val.IN1
clk_ctrl1 => max_bunsyuu_reg_val.IN1
clk_ctrl1 => max_bunsyuu_reg_val.IN1
clk_ctrl_clk => clock.DATAB
o_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
o_pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
o_pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
o_pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
o_pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
o_pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
o_pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
o_pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
o_pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
o_pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
o_pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
o_pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
o_pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[0] <= alu_y[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[1] <= alu_y[1].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[2] <= alu_y[2].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[3] <= alu_y[3].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[4] <= alu_y[4].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[5] <= alu_y[5].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[6] <= alu_y[6].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[7] <= alu_y[7].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[8] <= alu_y[8].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[9] <= alu_y[9].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[10] <= alu_y[10].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[11] <= alu_y[11].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[12] <= alu_y[12].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[13] <= alu_y[13].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[14] <= alu_y[14].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[15] <= alu_y[15].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[16] <= alu_y[16].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[17] <= alu_y[17].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[18] <= alu_y[18].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[19] <= alu_y[19].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[20] <= alu_y[20].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[21] <= alu_y[21].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[22] <= alu_y[22].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[23] <= alu_y[23].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[24] <= alu_y[24].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[25] <= alu_y[25].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[26] <= alu_y[26].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[27] <= alu_y[27].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[28] <= alu_y[28].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[29] <= alu_y[29].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[30] <= alu_y[30].DB_MAX_OUTPUT_PORT_TYPE
o_alu_y[31] <= alu_y[31].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[0] <= alu_a[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[1] <= alu_a[1].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[2] <= alu_a[2].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[3] <= alu_a[3].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[4] <= alu_a[4].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[5] <= alu_a[5].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[6] <= alu_a[6].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[7] <= alu_a[7].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[8] <= alu_a[8].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[9] <= alu_a[9].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[10] <= alu_a[10].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[11] <= alu_a[11].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[12] <= alu_a[12].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[13] <= alu_a[13].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[14] <= alu_a[14].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[15] <= alu_a[15].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[16] <= alu_a[16].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[17] <= alu_a[17].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[18] <= alu_a[18].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[19] <= alu_a[19].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[20] <= alu_a[20].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[21] <= alu_a[21].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[22] <= alu_a[22].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[23] <= alu_a[23].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[24] <= alu_a[24].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[25] <= alu_a[25].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[26] <= alu_a[26].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[27] <= alu_a[27].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[28] <= alu_a[28].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[29] <= alu_a[29].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[30] <= alu_a[30].DB_MAX_OUTPUT_PORT_TYPE
o_alu_a[31] <= alu_a[31].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[0] <= alu_b[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[1] <= alu_b[1].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[2] <= alu_b[2].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[3] <= alu_b[3].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[4] <= alu_b[4].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[5] <= alu_b[5].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[6] <= alu_b[6].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[7] <= alu_b[7].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[8] <= alu_b[8].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[9] <= alu_b[9].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[10] <= alu_b[10].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[11] <= alu_b[11].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[12] <= alu_b[12].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[13] <= alu_b[13].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[14] <= alu_b[14].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[15] <= alu_b[15].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[16] <= alu_b[16].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[17] <= alu_b[17].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[18] <= alu_b[18].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[19] <= alu_b[19].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[20] <= alu_b[20].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[21] <= alu_b[21].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[22] <= alu_b[22].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[23] <= alu_b[23].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[24] <= alu_b[24].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[25] <= alu_b[25].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[26] <= alu_b[26].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[27] <= alu_b[27].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[28] <= alu_b[28].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[29] <= alu_b[29].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[30] <= alu_b[30].DB_MAX_OUTPUT_PORT_TYPE
o_alu_b[31] <= alu_b[31].DB_MAX_OUTPUT_PORT_TYPE
o_alu_ctrl[0] <= alu_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_ctrl[1] <= alu_ctrl[1].DB_MAX_OUTPUT_PORT_TYPE
o_alu_ctrl[2] <= alu_ctrl[2].DB_MAX_OUTPUT_PORT_TYPE
o_alu_ctrl[3] <= alu_ctrl[3].DB_MAX_OUTPUT_PORT_TYPE
o_alu_comp[0] <= alu_comp[0].DB_MAX_OUTPUT_PORT_TYPE
o_alu_comp[1] <= alu_comp[1].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[0] <= reg_read_data1[0].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[1] <= reg_read_data1[1].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[2] <= reg_read_data1[2].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[3] <= reg_read_data1[3].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[4] <= reg_read_data1[4].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[5] <= reg_read_data1[5].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[6] <= reg_read_data1[6].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[7] <= reg_read_data1[7].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[8] <= reg_read_data1[8].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[9] <= reg_read_data1[9].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[10] <= reg_read_data1[10].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[11] <= reg_read_data1[11].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[12] <= reg_read_data1[12].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[13] <= reg_read_data1[13].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[14] <= reg_read_data1[14].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[15] <= reg_read_data1[15].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[16] <= reg_read_data1[16].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[17] <= reg_read_data1[17].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[18] <= reg_read_data1[18].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[19] <= reg_read_data1[19].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[20] <= reg_read_data1[20].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[21] <= reg_read_data1[21].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[22] <= reg_read_data1[22].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[23] <= reg_read_data1[23].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[24] <= reg_read_data1[24].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[25] <= reg_read_data1[25].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[26] <= reg_read_data1[26].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[27] <= reg_read_data1[27].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[28] <= reg_read_data1[28].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[29] <= reg_read_data1[29].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[30] <= reg_read_data1[30].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data1[31] <= reg_read_data1[31].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx1[0] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx1[1] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx1[2] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx1[3] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx1[4] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[0] <= reg_read_data2[0].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[1] <= reg_read_data2[1].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[2] <= reg_read_data2[2].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[3] <= reg_read_data2[3].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[4] <= reg_read_data2[4].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[5] <= reg_read_data2[5].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[6] <= reg_read_data2[6].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[7] <= reg_read_data2[7].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[8] <= reg_read_data2[8].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[9] <= reg_read_data2[9].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[10] <= reg_read_data2[10].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[11] <= reg_read_data2[11].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[12] <= reg_read_data2[12].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[13] <= reg_read_data2[13].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[14] <= reg_read_data2[14].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[15] <= reg_read_data2[15].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[16] <= reg_read_data2[16].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[17] <= reg_read_data2[17].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[18] <= reg_read_data2[18].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[19] <= reg_read_data2[19].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[20] <= reg_read_data2[20].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[21] <= reg_read_data2[21].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[22] <= reg_read_data2[22].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[23] <= reg_read_data2[23].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[24] <= reg_read_data2[24].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[25] <= reg_read_data2[25].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[26] <= reg_read_data2[26].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[27] <= reg_read_data2[27].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[28] <= reg_read_data2[28].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[29] <= reg_read_data2[29].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[30] <= reg_read_data2[30].DB_MAX_OUTPUT_PORT_TYPE
o_reg_data2[31] <= reg_read_data2[31].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx2[0] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx2[1] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx2[2] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx2[3] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
o_reg_idx2[4] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[0] <= reg_write_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[1] <= reg_write_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[2] <= reg_write_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[3] <= reg_write_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[4] <= reg_write_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[5] <= reg_write_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[6] <= reg_write_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[7] <= reg_write_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[8] <= reg_write_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[9] <= reg_write_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[10] <= reg_write_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[11] <= reg_write_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[12] <= reg_write_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[13] <= reg_write_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[14] <= reg_write_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[15] <= reg_write_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[16] <= reg_write_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[17] <= reg_write_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[18] <= reg_write_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[19] <= reg_write_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[20] <= reg_write_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[21] <= reg_write_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[22] <= reg_write_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[23] <= reg_write_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[24] <= reg_write_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[25] <= reg_write_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[26] <= reg_write_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[27] <= reg_write_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[28] <= reg_write_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[29] <= reg_write_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[30] <= reg_write_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wdata[31] <= reg_write_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_reg_widx[0] <= reg_write_idx[0].DB_MAX_OUTPUT_PORT_TYPE
o_reg_widx[1] <= reg_write_idx[1].DB_MAX_OUTPUT_PORT_TYPE
o_reg_widx[2] <= reg_write_idx[2].DB_MAX_OUTPUT_PORT_TYPE
o_reg_widx[3] <= reg_write_idx[3].DB_MAX_OUTPUT_PORT_TYPE
o_reg_widx[4] <= reg_write_idx[4].DB_MAX_OUTPUT_PORT_TYPE
o_reg_wen <= reg_write_enable.DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[0] <= alu_y[0].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[1] <= alu_y[1].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[2] <= alu_y[2].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[3] <= alu_y[3].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[4] <= alu_y[4].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[5] <= alu_y[5].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[6] <= alu_y[6].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[7] <= alu_y[7].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[8] <= alu_y[8].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[9] <= alu_y[9].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[10] <= alu_y[10].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[11] <= alu_y[11].DB_MAX_OUTPUT_PORT_TYPE
o_ram_addr[12] <= alu_y[12].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[0] <= ram_read_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[1] <= ram_read_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[2] <= ram_read_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[3] <= ram_read_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[4] <= ram_read_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[5] <= ram_read_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[6] <= ram_read_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[7] <= ram_read_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[8] <= ram_read_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[9] <= ram_read_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[10] <= ram_read_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[11] <= ram_read_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[12] <= ram_read_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[13] <= ram_read_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[14] <= ram_read_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[15] <= ram_read_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[16] <= ram_read_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[17] <= ram_read_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[18] <= ram_read_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[19] <= ram_read_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[20] <= ram_read_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[21] <= ram_read_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[22] <= ram_read_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[23] <= ram_read_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[24] <= ram_read_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[25] <= ram_read_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[26] <= ram_read_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[27] <= ram_read_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[28] <= ram_read_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[29] <= ram_read_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[30] <= ram_read_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_ram_rdata[31] <= ram_read_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[0] <= reg_read_data2[0].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[1] <= reg_read_data2[1].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[2] <= reg_read_data2[2].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[3] <= reg_read_data2[3].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[4] <= reg_read_data2[4].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[5] <= reg_read_data2[5].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[6] <= reg_read_data2[6].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[7] <= reg_read_data2[7].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[8] <= reg_read_data2[8].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[9] <= reg_read_data2[9].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[10] <= reg_read_data2[10].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[11] <= reg_read_data2[11].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[12] <= reg_read_data2[12].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[13] <= reg_read_data2[13].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[14] <= reg_read_data2[14].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[15] <= reg_read_data2[15].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[16] <= reg_read_data2[16].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[17] <= reg_read_data2[17].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[18] <= reg_read_data2[18].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[19] <= reg_read_data2[19].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[20] <= reg_read_data2[20].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[21] <= reg_read_data2[21].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[22] <= reg_read_data2[22].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[23] <= reg_read_data2[23].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[24] <= reg_read_data2[24].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[25] <= reg_read_data2[25].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[26] <= reg_read_data2[26].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[27] <= reg_read_data2[27].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[28] <= reg_read_data2[28].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[29] <= reg_read_data2[29].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[30] <= reg_read_data2[30].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wdata[31] <= reg_read_data2[31].DB_MAX_OUTPUT_PORT_TYPE
o_ram_wen <= ram_write_enable.DB_MAX_OUTPUT_PORT_TYPE
i_ram_addr[0] => key_ram_addr[0].IN1
i_ram_addr[1] => key_ram_addr[1].IN1
i_ram_addr[2] => key_ram_addr[2].IN1
i_ram_addr[3] => key_ram_addr[3].IN1
i_ram_addr[4] => key_ram_addr[4].IN1
i_ram_addr[5] => key_ram_addr[5].IN1
i_ram_addr[6] => key_ram_addr[6].IN1
i_ram_addr[7] => key_ram_addr[7].IN1
i_ram_addr[8] => key_ram_addr[8].IN1
i_ram_addr[9] => key_ram_addr[9].IN1
i_ram_addr[10] => key_ram_addr[10].IN1
i_ram_addr[11] => key_ram_addr[11].IN1
i_ram_addr[12] => key_ram_addr[12].IN1
i_ram_wdata[0] => key_ram_wdata[0].IN1
i_ram_wdata[1] => key_ram_wdata[1].IN1
i_ram_wdata[2] => key_ram_wdata[2].IN1
i_ram_wdata[3] => key_ram_wdata[3].IN1
i_ram_wdata[4] => key_ram_wdata[4].IN1
i_ram_wdata[5] => key_ram_wdata[5].IN1
i_ram_wdata[6] => key_ram_wdata[6].IN1
i_ram_wdata[7] => key_ram_wdata[7].IN1
i_ram_wdata[8] => key_ram_wdata[8].IN1
i_ram_wdata[9] => key_ram_wdata[9].IN1
i_ram_wdata[10] => key_ram_wdata[10].IN1
i_ram_wdata[11] => key_ram_wdata[11].IN1
i_ram_wdata[12] => key_ram_wdata[12].IN1
i_ram_wdata[13] => key_ram_wdata[13].IN1
i_ram_wdata[14] => key_ram_wdata[14].IN1
i_ram_wdata[15] => key_ram_wdata[15].IN1
i_ram_wdata[16] => key_ram_wdata[16].IN1
i_ram_wdata[17] => key_ram_wdata[17].IN1
i_ram_wdata[18] => key_ram_wdata[18].IN1
i_ram_wdata[19] => key_ram_wdata[19].IN1
i_ram_wdata[20] => key_ram_wdata[20].IN1
i_ram_wdata[21] => key_ram_wdata[21].IN1
i_ram_wdata[22] => key_ram_wdata[22].IN1
i_ram_wdata[23] => key_ram_wdata[23].IN1
i_ram_wdata[24] => key_ram_wdata[24].IN1
i_ram_wdata[25] => key_ram_wdata[25].IN1
i_ram_wdata[26] => key_ram_wdata[26].IN1
i_ram_wdata[27] => key_ram_wdata[27].IN1
i_ram_wdata[28] => key_ram_wdata[28].IN1
i_ram_wdata[29] => key_ram_wdata[29].IN1
i_ram_wdata[30] => key_ram_wdata[30].IN1
i_ram_wdata[31] => key_ram_wdata[31].IN1
i_ram_wen => key_ram_wen.IN1


|DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a
clock => clock.IN2
rom_addr[0] => ~NO_FANOUT~
rom_addr[1] => ~NO_FANOUT~
rom_addr[2] => word_addr[0].IN1
rom_addr[3] => word_addr[1].IN1
rom_addr[4] => word_addr[2].IN1
rom_addr[5] => word_addr[3].IN1
rom_addr[6] => word_addr[4].IN1
rom_addr[7] => word_addr[5].IN1
rom_addr[8] => word_addr[6].IN1
rom_addr[9] => word_addr[7].IN1
rom_addr[10] => word_addr[8].IN1
rom_addr[11] => word_addr[9].IN1
rom_data[0] <= lpm_rom:lpm_rom_component.q
rom_data[1] <= lpm_rom:lpm_rom_component.q
rom_data[2] <= lpm_rom:lpm_rom_component.q
rom_data[3] <= lpm_rom:lpm_rom_component.q
rom_data[4] <= lpm_rom:lpm_rom_component.q
rom_data[5] <= lpm_rom:lpm_rom_component.q
rom_data[6] <= lpm_rom:lpm_rom_component.q
rom_data[7] <= lpm_rom:lpm_rom_component.q
rom_data[8] <= lpm_rom:lpm_rom_component.q
rom_data[9] <= lpm_rom:lpm_rom_component.q
rom_data[10] <= lpm_rom:lpm_rom_component.q
rom_data[11] <= lpm_rom:lpm_rom_component.q
rom_data[12] <= lpm_rom:lpm_rom_component.q
rom_data[13] <= lpm_rom:lpm_rom_component.q
rom_data[14] <= lpm_rom:lpm_rom_component.q
rom_data[15] <= lpm_rom:lpm_rom_component.q
rom_data[16] <= lpm_rom:lpm_rom_component.q
rom_data[17] <= lpm_rom:lpm_rom_component.q
rom_data[18] <= lpm_rom:lpm_rom_component.q
rom_data[19] <= lpm_rom:lpm_rom_component.q
rom_data[20] <= lpm_rom:lpm_rom_component.q
rom_data[21] <= lpm_rom:lpm_rom_component.q
rom_data[22] <= lpm_rom:lpm_rom_component.q
rom_data[23] <= lpm_rom:lpm_rom_component.q
rom_data[24] <= lpm_rom:lpm_rom_component.q
rom_data[25] <= lpm_rom:lpm_rom_component.q
rom_data[26] <= lpm_rom:lpm_rom_component.q
rom_data[27] <= lpm_rom:lpm_rom_component.q
rom_data[28] <= lpm_rom:lpm_rom_component.q
rom_data[29] <= lpm_rom:lpm_rom_component.q
rom_data[30] <= lpm_rom:lpm_rom_component.q
rom_data[31] <= lpm_rom:lpm_rom_component.q


|DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
address[8] => altrom:srom.address[8]
address[9] => altrom:srom.address[9]
inclock => altrom:srom.clocki
outclock => altrom:srom.clocko
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
address[8] => altsyncram:rom_block.address_a[8]
address[9] => altsyncram:rom_block.address_a[9]
clocki => altsyncram:rom_block.clock0
clocko => altsyncram:rom_block.clock1
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ol01:auto_generated.address_a[0]
address_a[1] => altsyncram_ol01:auto_generated.address_a[1]
address_a[2] => altsyncram_ol01:auto_generated.address_a[2]
address_a[3] => altsyncram_ol01:auto_generated.address_a[3]
address_a[4] => altsyncram_ol01:auto_generated.address_a[4]
address_a[5] => altsyncram_ol01:auto_generated.address_a[5]
address_a[6] => altsyncram_ol01:auto_generated.address_a[6]
address_a[7] => altsyncram_ol01:auto_generated.address_a[7]
address_a[8] => altsyncram_ol01:auto_generated.address_a[8]
address_a[9] => altsyncram_ol01:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ol01:auto_generated.clock0
clock1 => altsyncram_ol01:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ol01:auto_generated.q_a[0]
q_a[1] <= altsyncram_ol01:auto_generated.q_a[1]
q_a[2] <= altsyncram_ol01:auto_generated.q_a[2]
q_a[3] <= altsyncram_ol01:auto_generated.q_a[3]
q_a[4] <= altsyncram_ol01:auto_generated.q_a[4]
q_a[5] <= altsyncram_ol01:auto_generated.q_a[5]
q_a[6] <= altsyncram_ol01:auto_generated.q_a[6]
q_a[7] <= altsyncram_ol01:auto_generated.q_a[7]
q_a[8] <= altsyncram_ol01:auto_generated.q_a[8]
q_a[9] <= altsyncram_ol01:auto_generated.q_a[9]
q_a[10] <= altsyncram_ol01:auto_generated.q_a[10]
q_a[11] <= altsyncram_ol01:auto_generated.q_a[11]
q_a[12] <= altsyncram_ol01:auto_generated.q_a[12]
q_a[13] <= altsyncram_ol01:auto_generated.q_a[13]
q_a[14] <= altsyncram_ol01:auto_generated.q_a[14]
q_a[15] <= altsyncram_ol01:auto_generated.q_a[15]
q_a[16] <= altsyncram_ol01:auto_generated.q_a[16]
q_a[17] <= altsyncram_ol01:auto_generated.q_a[17]
q_a[18] <= altsyncram_ol01:auto_generated.q_a[18]
q_a[19] <= altsyncram_ol01:auto_generated.q_a[19]
q_a[20] <= altsyncram_ol01:auto_generated.q_a[20]
q_a[21] <= altsyncram_ol01:auto_generated.q_a[21]
q_a[22] <= altsyncram_ol01:auto_generated.q_a[22]
q_a[23] <= altsyncram_ol01:auto_generated.q_a[23]
q_a[24] <= altsyncram_ol01:auto_generated.q_a[24]
q_a[25] <= altsyncram_ol01:auto_generated.q_a[25]
q_a[26] <= altsyncram_ol01:auto_generated.q_a[26]
q_a[27] <= altsyncram_ol01:auto_generated.q_a[27]
q_a[28] <= altsyncram_ol01:auto_generated.q_a[28]
q_a[29] <= altsyncram_ol01:auto_generated.q_a[29]
q_a[30] <= altsyncram_ol01:auto_generated.q_a[30]
q_a[31] <= altsyncram_ol01:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a
clock => inclock.IN1
ram_addr[0] => Equal1.IN12
ram_addr[1] => Equal1.IN11
ram_addr[2] => word_addr[0].IN1
ram_addr[3] => word_addr[1].IN1
ram_addr[4] => word_addr[2].IN1
ram_addr[5] => word_addr[3].IN1
ram_addr[6] => word_addr[4].IN1
ram_addr[7] => word_addr[5].IN1
ram_addr[8] => word_addr[6].IN1
ram_addr[9] => word_addr[7].IN1
ram_addr[10] => word_addr[8].IN1
ram_addr[11] => word_addr[9].IN1
ram_addr[12] => word_addr[10].IN1
ram_write_enable => ram_write_enable.IN1
ram_write_data[0] => ram_write_data[0].IN1
ram_write_data[1] => ram_write_data[1].IN1
ram_write_data[2] => ram_write_data[2].IN1
ram_write_data[3] => ram_write_data[3].IN1
ram_write_data[4] => ram_write_data[4].IN1
ram_write_data[5] => ram_write_data[5].IN1
ram_write_data[6] => ram_write_data[6].IN1
ram_write_data[7] => ram_write_data[7].IN1
ram_write_data[8] => ram_write_data[8].IN1
ram_write_data[9] => ram_write_data[9].IN1
ram_write_data[10] => ram_write_data[10].IN1
ram_write_data[11] => ram_write_data[11].IN1
ram_write_data[12] => ram_write_data[12].IN1
ram_write_data[13] => ram_write_data[13].IN1
ram_write_data[14] => ram_write_data[14].IN1
ram_write_data[15] => ram_write_data[15].IN1
ram_write_data[16] => ram_write_data[16].IN1
ram_write_data[17] => ram_write_data[17].IN1
ram_write_data[18] => ram_write_data[18].IN1
ram_write_data[19] => ram_write_data[19].IN1
ram_write_data[20] => ram_write_data[20].IN1
ram_write_data[21] => ram_write_data[21].IN1
ram_write_data[22] => ram_write_data[22].IN1
ram_write_data[23] => ram_write_data[23].IN1
ram_write_data[24] => ram_write_data[24].IN1
ram_write_data[25] => ram_write_data[25].IN1
ram_write_data[26] => ram_write_data[26].IN1
ram_write_data[27] => ram_write_data[27].IN1
ram_write_data[28] => ram_write_data[28].IN1
ram_write_data[29] => ram_write_data[29].IN1
ram_write_data[30] => ram_write_data[30].IN1
ram_write_data[31] => ram_write_data[31].IN1
ram_read_data[0] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[1] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[2] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[3] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[4] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[5] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[6] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[7] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[8] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[9] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[10] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[11] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[12] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[13] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[14] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[15] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[16] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[17] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[18] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[19] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[20] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[21] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[22] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[23] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[24] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[25] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[26] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[27] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[28] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[29] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[30] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
ram_read_data[31] <= ram_read_data.DB_MAX_OUTPUT_PORT_TYPE
key_ram_addr[0] => Equal0.IN12
key_ram_addr[1] => Equal0.IN11
key_ram_addr[2] => Equal0.IN10
key_ram_addr[3] => Equal0.IN9
key_ram_addr[4] => Equal0.IN2
key_ram_addr[5] => Equal0.IN8
key_ram_addr[6] => Equal0.IN7
key_ram_addr[7] => Equal0.IN6
key_ram_addr[8] => Equal0.IN1
key_ram_addr[9] => Equal0.IN0
key_ram_addr[10] => Equal0.IN5
key_ram_addr[11] => Equal0.IN4
key_ram_addr[12] => Equal0.IN3
key_ram_wdata[0] => ram_read_data.DATAB
key_ram_wdata[1] => ram_read_data.DATAB
key_ram_wdata[2] => ram_read_data.DATAB
key_ram_wdata[3] => ram_read_data.DATAB
key_ram_wdata[4] => ram_read_data.DATAB
key_ram_wdata[5] => ram_read_data.DATAB
key_ram_wdata[6] => ram_read_data.DATAB
key_ram_wdata[7] => ram_read_data.DATAB
key_ram_wdata[8] => ram_read_data.DATAB
key_ram_wdata[9] => ram_read_data.DATAB
key_ram_wdata[10] => ram_read_data.DATAB
key_ram_wdata[11] => ram_read_data.DATAB
key_ram_wdata[12] => ram_read_data.DATAB
key_ram_wdata[13] => ram_read_data.DATAB
key_ram_wdata[14] => ram_read_data.DATAB
key_ram_wdata[15] => ram_read_data.DATAB
key_ram_wdata[16] => ram_read_data.DATAB
key_ram_wdata[17] => ram_read_data.DATAB
key_ram_wdata[18] => ram_read_data.DATAB
key_ram_wdata[19] => ram_read_data.DATAB
key_ram_wdata[20] => ram_read_data.DATAB
key_ram_wdata[21] => ram_read_data.DATAB
key_ram_wdata[22] => ram_read_data.DATAB
key_ram_wdata[23] => ram_read_data.DATAB
key_ram_wdata[24] => ram_read_data.DATAB
key_ram_wdata[25] => ram_read_data.DATAB
key_ram_wdata[26] => ram_read_data.DATAB
key_ram_wdata[27] => ram_read_data.DATAB
key_ram_wdata[28] => ram_read_data.DATAB
key_ram_wdata[29] => ram_read_data.DATAB
key_ram_wdata[30] => ram_read_data.DATAB
key_ram_wdata[31] => ram_read_data.DATAB
key_ram_wen => ram_read_data.IN1


|DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component
wren_a => altsyncram_28b1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_28b1:auto_generated.data_a[0]
data_a[1] => altsyncram_28b1:auto_generated.data_a[1]
data_a[2] => altsyncram_28b1:auto_generated.data_a[2]
data_a[3] => altsyncram_28b1:auto_generated.data_a[3]
data_a[4] => altsyncram_28b1:auto_generated.data_a[4]
data_a[5] => altsyncram_28b1:auto_generated.data_a[5]
data_a[6] => altsyncram_28b1:auto_generated.data_a[6]
data_a[7] => altsyncram_28b1:auto_generated.data_a[7]
data_a[8] => altsyncram_28b1:auto_generated.data_a[8]
data_a[9] => altsyncram_28b1:auto_generated.data_a[9]
data_a[10] => altsyncram_28b1:auto_generated.data_a[10]
data_a[11] => altsyncram_28b1:auto_generated.data_a[11]
data_a[12] => altsyncram_28b1:auto_generated.data_a[12]
data_a[13] => altsyncram_28b1:auto_generated.data_a[13]
data_a[14] => altsyncram_28b1:auto_generated.data_a[14]
data_a[15] => altsyncram_28b1:auto_generated.data_a[15]
data_a[16] => altsyncram_28b1:auto_generated.data_a[16]
data_a[17] => altsyncram_28b1:auto_generated.data_a[17]
data_a[18] => altsyncram_28b1:auto_generated.data_a[18]
data_a[19] => altsyncram_28b1:auto_generated.data_a[19]
data_a[20] => altsyncram_28b1:auto_generated.data_a[20]
data_a[21] => altsyncram_28b1:auto_generated.data_a[21]
data_a[22] => altsyncram_28b1:auto_generated.data_a[22]
data_a[23] => altsyncram_28b1:auto_generated.data_a[23]
data_a[24] => altsyncram_28b1:auto_generated.data_a[24]
data_a[25] => altsyncram_28b1:auto_generated.data_a[25]
data_a[26] => altsyncram_28b1:auto_generated.data_a[26]
data_a[27] => altsyncram_28b1:auto_generated.data_a[27]
data_a[28] => altsyncram_28b1:auto_generated.data_a[28]
data_a[29] => altsyncram_28b1:auto_generated.data_a[29]
data_a[30] => altsyncram_28b1:auto_generated.data_a[30]
data_a[31] => altsyncram_28b1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_28b1:auto_generated.address_a[0]
address_a[1] => altsyncram_28b1:auto_generated.address_a[1]
address_a[2] => altsyncram_28b1:auto_generated.address_a[2]
address_a[3] => altsyncram_28b1:auto_generated.address_a[3]
address_a[4] => altsyncram_28b1:auto_generated.address_a[4]
address_a[5] => altsyncram_28b1:auto_generated.address_a[5]
address_a[6] => altsyncram_28b1:auto_generated.address_a[6]
address_a[7] => altsyncram_28b1:auto_generated.address_a[7]
address_a[8] => altsyncram_28b1:auto_generated.address_a[8]
address_a[9] => altsyncram_28b1:auto_generated.address_a[9]
address_a[10] => altsyncram_28b1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_28b1:auto_generated.clock0
clock1 => altsyncram_28b1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_28b1:auto_generated.q_a[0]
q_a[1] <= altsyncram_28b1:auto_generated.q_a[1]
q_a[2] <= altsyncram_28b1:auto_generated.q_a[2]
q_a[3] <= altsyncram_28b1:auto_generated.q_a[3]
q_a[4] <= altsyncram_28b1:auto_generated.q_a[4]
q_a[5] <= altsyncram_28b1:auto_generated.q_a[5]
q_a[6] <= altsyncram_28b1:auto_generated.q_a[6]
q_a[7] <= altsyncram_28b1:auto_generated.q_a[7]
q_a[8] <= altsyncram_28b1:auto_generated.q_a[8]
q_a[9] <= altsyncram_28b1:auto_generated.q_a[9]
q_a[10] <= altsyncram_28b1:auto_generated.q_a[10]
q_a[11] <= altsyncram_28b1:auto_generated.q_a[11]
q_a[12] <= altsyncram_28b1:auto_generated.q_a[12]
q_a[13] <= altsyncram_28b1:auto_generated.q_a[13]
q_a[14] <= altsyncram_28b1:auto_generated.q_a[14]
q_a[15] <= altsyncram_28b1:auto_generated.q_a[15]
q_a[16] <= altsyncram_28b1:auto_generated.q_a[16]
q_a[17] <= altsyncram_28b1:auto_generated.q_a[17]
q_a[18] <= altsyncram_28b1:auto_generated.q_a[18]
q_a[19] <= altsyncram_28b1:auto_generated.q_a[19]
q_a[20] <= altsyncram_28b1:auto_generated.q_a[20]
q_a[21] <= altsyncram_28b1:auto_generated.q_a[21]
q_a[22] <= altsyncram_28b1:auto_generated.q_a[22]
q_a[23] <= altsyncram_28b1:auto_generated.q_a[23]
q_a[24] <= altsyncram_28b1:auto_generated.q_a[24]
q_a[25] <= altsyncram_28b1:auto_generated.q_a[25]
q_a[26] <= altsyncram_28b1:auto_generated.q_a[26]
q_a[27] <= altsyncram_28b1:auto_generated.q_a[27]
q_a[28] <= altsyncram_28b1:auto_generated.q_a[28]
q_a[29] <= altsyncram_28b1:auto_generated.q_a[29]
q_a[30] <= altsyncram_28b1:auto_generated.q_a[30]
q_a[31] <= altsyncram_28b1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|DE2_115_Default|cpu:u9|alu:alua
alu_a[0] => Add0.IN32
alu_a[0] => Add1.IN64
alu_a[0] => result.IN0
alu_a[0] => result.IN0
alu_a[0] => result.IN0
alu_a[0] => ShiftLeft0.IN32
alu_a[0] => ShiftRight0.IN32
alu_a[0] => Decoder0.IN4
alu_a[0] => Mux0.IN4
alu_a[0] => Mux1.IN4
alu_a[0] => Mux2.IN4
alu_a[0] => Mux3.IN4
alu_a[0] => Mux4.IN4
alu_a[0] => Mux5.IN4
alu_a[0] => Mux6.IN4
alu_a[0] => Mux7.IN4
alu_a[0] => Mux8.IN4
alu_a[0] => Mux9.IN4
alu_a[0] => Mux10.IN4
alu_a[0] => Mux11.IN4
alu_a[0] => Mux12.IN4
alu_a[0] => Mux13.IN4
alu_a[0] => Mux14.IN4
alu_a[0] => Mux15.IN4
alu_a[0] => Mux16.IN4
alu_a[0] => Mux17.IN4
alu_a[0] => Mux18.IN4
alu_a[0] => Mux19.IN4
alu_a[0] => Mux20.IN4
alu_a[0] => Mux21.IN4
alu_a[0] => Mux22.IN4
alu_a[0] => Mux23.IN4
alu_a[0] => Mux24.IN4
alu_a[0] => Mux25.IN4
alu_a[0] => Mux26.IN4
alu_a[0] => Mux27.IN4
alu_a[0] => Mux28.IN4
alu_a[0] => Mux29.IN4
alu_a[0] => LessThan0.IN32
alu_a[0] => Equal0.IN31
alu_a[0] => LessThan1.IN32
alu_a[1] => Add0.IN31
alu_a[1] => Add1.IN63
alu_a[1] => result.IN0
alu_a[1] => result.IN0
alu_a[1] => result.IN0
alu_a[1] => ShiftLeft0.IN31
alu_a[1] => ShiftRight0.IN31
alu_a[1] => Decoder0.IN3
alu_a[1] => Mux0.IN3
alu_a[1] => Mux1.IN3
alu_a[1] => Mux2.IN3
alu_a[1] => Mux3.IN3
alu_a[1] => Mux4.IN3
alu_a[1] => Mux5.IN3
alu_a[1] => Mux6.IN3
alu_a[1] => Mux7.IN3
alu_a[1] => Mux8.IN3
alu_a[1] => Mux9.IN3
alu_a[1] => Mux10.IN3
alu_a[1] => Mux11.IN3
alu_a[1] => Mux12.IN3
alu_a[1] => Mux13.IN3
alu_a[1] => Mux14.IN3
alu_a[1] => Mux15.IN3
alu_a[1] => Mux16.IN3
alu_a[1] => Mux17.IN3
alu_a[1] => Mux18.IN3
alu_a[1] => Mux19.IN3
alu_a[1] => Mux20.IN3
alu_a[1] => Mux21.IN3
alu_a[1] => Mux22.IN3
alu_a[1] => Mux23.IN3
alu_a[1] => Mux24.IN3
alu_a[1] => Mux25.IN3
alu_a[1] => Mux26.IN3
alu_a[1] => Mux27.IN3
alu_a[1] => Mux28.IN3
alu_a[1] => Mux29.IN3
alu_a[1] => LessThan0.IN31
alu_a[1] => Equal0.IN30
alu_a[1] => LessThan1.IN31
alu_a[2] => Add0.IN30
alu_a[2] => Add1.IN62
alu_a[2] => result.IN0
alu_a[2] => result.IN0
alu_a[2] => result.IN0
alu_a[2] => ShiftLeft0.IN30
alu_a[2] => ShiftRight0.IN30
alu_a[2] => Decoder0.IN2
alu_a[2] => Mux0.IN2
alu_a[2] => Mux1.IN2
alu_a[2] => Mux2.IN2
alu_a[2] => Mux3.IN2
alu_a[2] => Mux4.IN2
alu_a[2] => Mux5.IN2
alu_a[2] => Mux6.IN2
alu_a[2] => Mux7.IN2
alu_a[2] => Mux8.IN2
alu_a[2] => Mux9.IN2
alu_a[2] => Mux10.IN2
alu_a[2] => Mux11.IN2
alu_a[2] => Mux12.IN2
alu_a[2] => Mux13.IN2
alu_a[2] => Mux14.IN2
alu_a[2] => Mux15.IN2
alu_a[2] => Mux16.IN2
alu_a[2] => Mux17.IN2
alu_a[2] => Mux18.IN2
alu_a[2] => Mux19.IN2
alu_a[2] => Mux20.IN2
alu_a[2] => Mux21.IN2
alu_a[2] => Mux22.IN2
alu_a[2] => Mux23.IN2
alu_a[2] => Mux24.IN2
alu_a[2] => Mux25.IN2
alu_a[2] => Mux26.IN2
alu_a[2] => Mux27.IN2
alu_a[2] => Mux28.IN2
alu_a[2] => Mux29.IN2
alu_a[2] => LessThan0.IN30
alu_a[2] => Equal0.IN29
alu_a[2] => LessThan1.IN30
alu_a[3] => Add0.IN29
alu_a[3] => Add1.IN61
alu_a[3] => result.IN0
alu_a[3] => result.IN0
alu_a[3] => result.IN0
alu_a[3] => ShiftLeft0.IN29
alu_a[3] => ShiftRight0.IN29
alu_a[3] => Decoder0.IN1
alu_a[3] => Mux0.IN1
alu_a[3] => Mux1.IN1
alu_a[3] => Mux2.IN1
alu_a[3] => Mux3.IN1
alu_a[3] => Mux4.IN1
alu_a[3] => Mux5.IN1
alu_a[3] => Mux6.IN1
alu_a[3] => Mux7.IN1
alu_a[3] => Mux8.IN1
alu_a[3] => Mux9.IN1
alu_a[3] => Mux10.IN1
alu_a[3] => Mux11.IN1
alu_a[3] => Mux12.IN1
alu_a[3] => Mux13.IN1
alu_a[3] => Mux14.IN1
alu_a[3] => Mux15.IN1
alu_a[3] => Mux16.IN1
alu_a[3] => Mux17.IN1
alu_a[3] => Mux18.IN1
alu_a[3] => Mux19.IN1
alu_a[3] => Mux20.IN1
alu_a[3] => Mux21.IN1
alu_a[3] => Mux22.IN1
alu_a[3] => Mux23.IN1
alu_a[3] => Mux24.IN1
alu_a[3] => Mux25.IN1
alu_a[3] => Mux26.IN1
alu_a[3] => Mux27.IN1
alu_a[3] => Mux28.IN1
alu_a[3] => Mux29.IN1
alu_a[3] => LessThan0.IN29
alu_a[3] => Equal0.IN28
alu_a[3] => LessThan1.IN29
alu_a[4] => Add0.IN28
alu_a[4] => Add1.IN60
alu_a[4] => result.IN0
alu_a[4] => result.IN0
alu_a[4] => result.IN0
alu_a[4] => ShiftLeft0.IN28
alu_a[4] => ShiftRight0.IN28
alu_a[4] => Decoder0.IN0
alu_a[4] => Mux0.IN0
alu_a[4] => Mux1.IN0
alu_a[4] => Mux2.IN0
alu_a[4] => Mux3.IN0
alu_a[4] => Mux4.IN0
alu_a[4] => Mux5.IN0
alu_a[4] => Mux6.IN0
alu_a[4] => Mux7.IN0
alu_a[4] => Mux8.IN0
alu_a[4] => Mux9.IN0
alu_a[4] => Mux10.IN0
alu_a[4] => Mux11.IN0
alu_a[4] => Mux12.IN0
alu_a[4] => Mux13.IN0
alu_a[4] => Mux14.IN0
alu_a[4] => Mux15.IN0
alu_a[4] => Mux16.IN0
alu_a[4] => Mux17.IN0
alu_a[4] => Mux18.IN0
alu_a[4] => Mux19.IN0
alu_a[4] => Mux20.IN0
alu_a[4] => Mux21.IN0
alu_a[4] => Mux22.IN0
alu_a[4] => Mux23.IN0
alu_a[4] => Mux24.IN0
alu_a[4] => Mux25.IN0
alu_a[4] => Mux26.IN0
alu_a[4] => Mux27.IN0
alu_a[4] => Mux28.IN0
alu_a[4] => Mux29.IN0
alu_a[4] => LessThan0.IN28
alu_a[4] => Equal0.IN27
alu_a[4] => LessThan1.IN28
alu_a[5] => Add0.IN27
alu_a[5] => Add1.IN59
alu_a[5] => result.IN0
alu_a[5] => result.IN0
alu_a[5] => result.IN0
alu_a[5] => ShiftLeft0.IN27
alu_a[5] => ShiftRight0.IN27
alu_a[5] => LessThan0.IN27
alu_a[5] => Equal0.IN26
alu_a[5] => LessThan1.IN27
alu_a[6] => Add0.IN26
alu_a[6] => Add1.IN58
alu_a[6] => result.IN0
alu_a[6] => result.IN0
alu_a[6] => result.IN0
alu_a[6] => ShiftLeft0.IN26
alu_a[6] => ShiftRight0.IN26
alu_a[6] => LessThan0.IN26
alu_a[6] => Equal0.IN25
alu_a[6] => LessThan1.IN26
alu_a[7] => Add0.IN25
alu_a[7] => Add1.IN57
alu_a[7] => result.IN0
alu_a[7] => result.IN0
alu_a[7] => result.IN0
alu_a[7] => ShiftLeft0.IN25
alu_a[7] => ShiftRight0.IN25
alu_a[7] => LessThan0.IN25
alu_a[7] => Equal0.IN24
alu_a[7] => LessThan1.IN25
alu_a[8] => Add0.IN24
alu_a[8] => Add1.IN56
alu_a[8] => result.IN0
alu_a[8] => result.IN0
alu_a[8] => result.IN0
alu_a[8] => ShiftLeft0.IN24
alu_a[8] => ShiftRight0.IN24
alu_a[8] => LessThan0.IN24
alu_a[8] => Equal0.IN23
alu_a[8] => LessThan1.IN24
alu_a[9] => Add0.IN23
alu_a[9] => Add1.IN55
alu_a[9] => result.IN0
alu_a[9] => result.IN0
alu_a[9] => result.IN0
alu_a[9] => ShiftLeft0.IN23
alu_a[9] => ShiftRight0.IN23
alu_a[9] => LessThan0.IN23
alu_a[9] => Equal0.IN22
alu_a[9] => LessThan1.IN23
alu_a[10] => Add0.IN22
alu_a[10] => Add1.IN54
alu_a[10] => result.IN0
alu_a[10] => result.IN0
alu_a[10] => result.IN0
alu_a[10] => ShiftLeft0.IN22
alu_a[10] => ShiftRight0.IN22
alu_a[10] => LessThan0.IN22
alu_a[10] => Equal0.IN21
alu_a[10] => LessThan1.IN22
alu_a[11] => Add0.IN21
alu_a[11] => Add1.IN53
alu_a[11] => result.IN0
alu_a[11] => result.IN0
alu_a[11] => result.IN0
alu_a[11] => ShiftLeft0.IN21
alu_a[11] => ShiftRight0.IN21
alu_a[11] => LessThan0.IN21
alu_a[11] => Equal0.IN20
alu_a[11] => LessThan1.IN21
alu_a[12] => Add0.IN20
alu_a[12] => Add1.IN52
alu_a[12] => result.IN0
alu_a[12] => result.IN0
alu_a[12] => result.IN0
alu_a[12] => ShiftLeft0.IN20
alu_a[12] => ShiftRight0.IN20
alu_a[12] => LessThan0.IN20
alu_a[12] => Equal0.IN19
alu_a[12] => LessThan1.IN20
alu_a[13] => Add0.IN19
alu_a[13] => Add1.IN51
alu_a[13] => result.IN0
alu_a[13] => result.IN0
alu_a[13] => result.IN0
alu_a[13] => ShiftLeft0.IN19
alu_a[13] => ShiftRight0.IN19
alu_a[13] => LessThan0.IN19
alu_a[13] => Equal0.IN18
alu_a[13] => LessThan1.IN19
alu_a[14] => Add0.IN18
alu_a[14] => Add1.IN50
alu_a[14] => result.IN0
alu_a[14] => result.IN0
alu_a[14] => result.IN0
alu_a[14] => ShiftLeft0.IN18
alu_a[14] => ShiftRight0.IN18
alu_a[14] => LessThan0.IN18
alu_a[14] => Equal0.IN17
alu_a[14] => LessThan1.IN18
alu_a[15] => Add0.IN17
alu_a[15] => Add1.IN49
alu_a[15] => result.IN0
alu_a[15] => result.IN0
alu_a[15] => result.IN0
alu_a[15] => ShiftLeft0.IN17
alu_a[15] => ShiftRight0.IN17
alu_a[15] => LessThan0.IN17
alu_a[15] => Equal0.IN16
alu_a[15] => LessThan1.IN17
alu_a[16] => Add0.IN16
alu_a[16] => Add1.IN48
alu_a[16] => result.IN0
alu_a[16] => result.IN0
alu_a[16] => result.IN0
alu_a[16] => ShiftLeft0.IN16
alu_a[16] => ShiftRight0.IN16
alu_a[16] => LessThan0.IN16
alu_a[16] => Equal0.IN15
alu_a[16] => LessThan1.IN16
alu_a[17] => Add0.IN15
alu_a[17] => Add1.IN47
alu_a[17] => result.IN0
alu_a[17] => result.IN0
alu_a[17] => result.IN0
alu_a[17] => ShiftLeft0.IN15
alu_a[17] => ShiftRight0.IN15
alu_a[17] => LessThan0.IN15
alu_a[17] => Equal0.IN14
alu_a[17] => LessThan1.IN15
alu_a[18] => Add0.IN14
alu_a[18] => Add1.IN46
alu_a[18] => result.IN0
alu_a[18] => result.IN0
alu_a[18] => result.IN0
alu_a[18] => ShiftLeft0.IN14
alu_a[18] => ShiftRight0.IN14
alu_a[18] => LessThan0.IN14
alu_a[18] => Equal0.IN13
alu_a[18] => LessThan1.IN14
alu_a[19] => Add0.IN13
alu_a[19] => Add1.IN45
alu_a[19] => result.IN0
alu_a[19] => result.IN0
alu_a[19] => result.IN0
alu_a[19] => ShiftLeft0.IN13
alu_a[19] => ShiftRight0.IN13
alu_a[19] => LessThan0.IN13
alu_a[19] => Equal0.IN12
alu_a[19] => LessThan1.IN13
alu_a[20] => Add0.IN12
alu_a[20] => Add1.IN44
alu_a[20] => result.IN0
alu_a[20] => result.IN0
alu_a[20] => result.IN0
alu_a[20] => ShiftLeft0.IN12
alu_a[20] => ShiftRight0.IN12
alu_a[20] => LessThan0.IN12
alu_a[20] => Equal0.IN11
alu_a[20] => LessThan1.IN12
alu_a[21] => Add0.IN11
alu_a[21] => Add1.IN43
alu_a[21] => result.IN0
alu_a[21] => result.IN0
alu_a[21] => result.IN0
alu_a[21] => ShiftLeft0.IN11
alu_a[21] => ShiftRight0.IN11
alu_a[21] => LessThan0.IN11
alu_a[21] => Equal0.IN10
alu_a[21] => LessThan1.IN11
alu_a[22] => Add0.IN10
alu_a[22] => Add1.IN42
alu_a[22] => result.IN0
alu_a[22] => result.IN0
alu_a[22] => result.IN0
alu_a[22] => ShiftLeft0.IN10
alu_a[22] => ShiftRight0.IN10
alu_a[22] => LessThan0.IN10
alu_a[22] => Equal0.IN9
alu_a[22] => LessThan1.IN10
alu_a[23] => Add0.IN9
alu_a[23] => Add1.IN41
alu_a[23] => result.IN0
alu_a[23] => result.IN0
alu_a[23] => result.IN0
alu_a[23] => ShiftLeft0.IN9
alu_a[23] => ShiftRight0.IN9
alu_a[23] => LessThan0.IN9
alu_a[23] => Equal0.IN8
alu_a[23] => LessThan1.IN9
alu_a[24] => Add0.IN8
alu_a[24] => Add1.IN40
alu_a[24] => result.IN0
alu_a[24] => result.IN0
alu_a[24] => result.IN0
alu_a[24] => ShiftLeft0.IN8
alu_a[24] => ShiftRight0.IN8
alu_a[24] => LessThan0.IN8
alu_a[24] => Equal0.IN7
alu_a[24] => LessThan1.IN8
alu_a[25] => Add0.IN7
alu_a[25] => Add1.IN39
alu_a[25] => result.IN0
alu_a[25] => result.IN0
alu_a[25] => result.IN0
alu_a[25] => ShiftLeft0.IN7
alu_a[25] => ShiftRight0.IN7
alu_a[25] => LessThan0.IN7
alu_a[25] => Equal0.IN6
alu_a[25] => LessThan1.IN7
alu_a[26] => Add0.IN6
alu_a[26] => Add1.IN38
alu_a[26] => result.IN0
alu_a[26] => result.IN0
alu_a[26] => result.IN0
alu_a[26] => ShiftLeft0.IN6
alu_a[26] => ShiftRight0.IN6
alu_a[26] => LessThan0.IN6
alu_a[26] => Equal0.IN5
alu_a[26] => LessThan1.IN6
alu_a[27] => Add0.IN5
alu_a[27] => Add1.IN37
alu_a[27] => result.IN0
alu_a[27] => result.IN0
alu_a[27] => result.IN0
alu_a[27] => ShiftLeft0.IN5
alu_a[27] => ShiftRight0.IN5
alu_a[27] => LessThan0.IN5
alu_a[27] => Equal0.IN4
alu_a[27] => LessThan1.IN5
alu_a[28] => Add0.IN4
alu_a[28] => Add1.IN36
alu_a[28] => result.IN0
alu_a[28] => result.IN0
alu_a[28] => result.IN0
alu_a[28] => ShiftLeft0.IN4
alu_a[28] => ShiftRight0.IN4
alu_a[28] => LessThan0.IN4
alu_a[28] => Equal0.IN3
alu_a[28] => LessThan1.IN4
alu_a[29] => Add0.IN3
alu_a[29] => Add1.IN35
alu_a[29] => result.IN0
alu_a[29] => result.IN0
alu_a[29] => result.IN0
alu_a[29] => ShiftLeft0.IN3
alu_a[29] => ShiftRight0.IN3
alu_a[29] => LessThan0.IN3
alu_a[29] => Equal0.IN2
alu_a[29] => LessThan1.IN3
alu_a[30] => Add0.IN2
alu_a[30] => Add1.IN34
alu_a[30] => result.IN0
alu_a[30] => result.IN0
alu_a[30] => result.IN0
alu_a[30] => ShiftLeft0.IN2
alu_a[30] => ShiftRight0.IN2
alu_a[30] => LessThan0.IN2
alu_a[30] => Equal0.IN1
alu_a[30] => LessThan1.IN2
alu_a[31] => Add0.IN1
alu_a[31] => Add1.IN33
alu_a[31] => result.IN0
alu_a[31] => result.IN0
alu_a[31] => result.IN0
alu_a[31] => ShiftLeft0.IN1
alu_a[31] => ShiftRight0.IN1
alu_a[31] => LessThan0.IN1
alu_a[31] => Equal0.IN0
alu_a[31] => LessThan1.IN1
alu_a[31] => comp.OUTPUTSELECT
alu_a[31] => comp.OUTPUTSELECT
alu_b[0] => Add0.IN64
alu_b[0] => result.IN1
alu_b[0] => result.IN1
alu_b[0] => result.IN1
alu_b[0] => ShiftLeft0.IN64
alu_b[0] => ShiftRight0.IN64
alu_b[0] => Mux29.IN36
alu_b[0] => LessThan0.IN64
alu_b[0] => Mux45.IN15
alu_b[0] => Equal0.IN63
alu_b[0] => LessThan1.IN64
alu_b[0] => Add1.IN32
alu_b[1] => Add0.IN63
alu_b[1] => result.IN1
alu_b[1] => result.IN1
alu_b[1] => result.IN1
alu_b[1] => ShiftLeft0.IN63
alu_b[1] => ShiftRight0.IN63
alu_b[1] => Mux28.IN36
alu_b[1] => Mux29.IN35
alu_b[1] => LessThan0.IN63
alu_b[1] => Mux44.IN15
alu_b[1] => Equal0.IN62
alu_b[1] => LessThan1.IN63
alu_b[1] => Add1.IN31
alu_b[2] => Add0.IN62
alu_b[2] => result.IN1
alu_b[2] => result.IN1
alu_b[2] => result.IN1
alu_b[2] => ShiftLeft0.IN62
alu_b[2] => ShiftRight0.IN62
alu_b[2] => Mux27.IN36
alu_b[2] => Mux28.IN35
alu_b[2] => Mux29.IN34
alu_b[2] => LessThan0.IN62
alu_b[2] => Mux43.IN15
alu_b[2] => Equal0.IN61
alu_b[2] => LessThan1.IN62
alu_b[2] => Add1.IN30
alu_b[3] => Add0.IN61
alu_b[3] => result.IN1
alu_b[3] => result.IN1
alu_b[3] => result.IN1
alu_b[3] => ShiftLeft0.IN61
alu_b[3] => ShiftRight0.IN61
alu_b[3] => Mux26.IN36
alu_b[3] => Mux27.IN35
alu_b[3] => Mux28.IN34
alu_b[3] => Mux29.IN33
alu_b[3] => LessThan0.IN61
alu_b[3] => Mux42.IN15
alu_b[3] => Equal0.IN60
alu_b[3] => LessThan1.IN61
alu_b[3] => Add1.IN29
alu_b[4] => Add0.IN60
alu_b[4] => result.IN1
alu_b[4] => result.IN1
alu_b[4] => result.IN1
alu_b[4] => ShiftLeft0.IN60
alu_b[4] => ShiftRight0.IN60
alu_b[4] => Mux25.IN36
alu_b[4] => Mux26.IN35
alu_b[4] => Mux27.IN34
alu_b[4] => Mux28.IN33
alu_b[4] => Mux29.IN32
alu_b[4] => LessThan0.IN60
alu_b[4] => Mux41.IN15
alu_b[4] => Equal0.IN59
alu_b[4] => LessThan1.IN60
alu_b[4] => Add1.IN28
alu_b[5] => Add0.IN59
alu_b[5] => result.IN1
alu_b[5] => result.IN1
alu_b[5] => result.IN1
alu_b[5] => ShiftLeft0.IN59
alu_b[5] => ShiftRight0.IN59
alu_b[5] => Mux24.IN36
alu_b[5] => Mux25.IN35
alu_b[5] => Mux26.IN34
alu_b[5] => Mux27.IN33
alu_b[5] => Mux28.IN32
alu_b[5] => Mux29.IN31
alu_b[5] => LessThan0.IN59
alu_b[5] => Mux40.IN15
alu_b[5] => Equal0.IN58
alu_b[5] => LessThan1.IN59
alu_b[5] => Add1.IN27
alu_b[6] => Add0.IN58
alu_b[6] => result.IN1
alu_b[6] => result.IN1
alu_b[6] => result.IN1
alu_b[6] => ShiftLeft0.IN58
alu_b[6] => ShiftRight0.IN58
alu_b[6] => Mux23.IN36
alu_b[6] => Mux24.IN35
alu_b[6] => Mux25.IN34
alu_b[6] => Mux26.IN33
alu_b[6] => Mux27.IN32
alu_b[6] => Mux28.IN31
alu_b[6] => Mux29.IN30
alu_b[6] => LessThan0.IN58
alu_b[6] => Mux39.IN15
alu_b[6] => Equal0.IN57
alu_b[6] => LessThan1.IN58
alu_b[6] => Add1.IN26
alu_b[7] => Add0.IN57
alu_b[7] => result.IN1
alu_b[7] => result.IN1
alu_b[7] => result.IN1
alu_b[7] => ShiftLeft0.IN57
alu_b[7] => ShiftRight0.IN57
alu_b[7] => Mux22.IN36
alu_b[7] => Mux23.IN35
alu_b[7] => Mux24.IN34
alu_b[7] => Mux25.IN33
alu_b[7] => Mux26.IN32
alu_b[7] => Mux27.IN31
alu_b[7] => Mux28.IN30
alu_b[7] => Mux29.IN29
alu_b[7] => LessThan0.IN57
alu_b[7] => Mux38.IN15
alu_b[7] => Equal0.IN56
alu_b[7] => LessThan1.IN57
alu_b[7] => Add1.IN25
alu_b[8] => Add0.IN56
alu_b[8] => result.IN1
alu_b[8] => result.IN1
alu_b[8] => result.IN1
alu_b[8] => ShiftLeft0.IN56
alu_b[8] => ShiftRight0.IN56
alu_b[8] => Mux21.IN36
alu_b[8] => Mux22.IN35
alu_b[8] => Mux23.IN34
alu_b[8] => Mux24.IN33
alu_b[8] => Mux25.IN32
alu_b[8] => Mux26.IN31
alu_b[8] => Mux27.IN30
alu_b[8] => Mux28.IN29
alu_b[8] => Mux29.IN28
alu_b[8] => LessThan0.IN56
alu_b[8] => Mux37.IN15
alu_b[8] => Equal0.IN55
alu_b[8] => LessThan1.IN56
alu_b[8] => Add1.IN24
alu_b[9] => Add0.IN55
alu_b[9] => result.IN1
alu_b[9] => result.IN1
alu_b[9] => result.IN1
alu_b[9] => ShiftLeft0.IN55
alu_b[9] => ShiftRight0.IN55
alu_b[9] => Mux20.IN36
alu_b[9] => Mux21.IN35
alu_b[9] => Mux22.IN34
alu_b[9] => Mux23.IN33
alu_b[9] => Mux24.IN32
alu_b[9] => Mux25.IN31
alu_b[9] => Mux26.IN30
alu_b[9] => Mux27.IN29
alu_b[9] => Mux28.IN28
alu_b[9] => Mux29.IN27
alu_b[9] => LessThan0.IN55
alu_b[9] => Mux36.IN15
alu_b[9] => Equal0.IN54
alu_b[9] => LessThan1.IN55
alu_b[9] => Add1.IN23
alu_b[10] => Add0.IN54
alu_b[10] => result.IN1
alu_b[10] => result.IN1
alu_b[10] => result.IN1
alu_b[10] => ShiftLeft0.IN54
alu_b[10] => ShiftRight0.IN54
alu_b[10] => Mux19.IN36
alu_b[10] => Mux20.IN35
alu_b[10] => Mux21.IN34
alu_b[10] => Mux22.IN33
alu_b[10] => Mux23.IN32
alu_b[10] => Mux24.IN31
alu_b[10] => Mux25.IN30
alu_b[10] => Mux26.IN29
alu_b[10] => Mux27.IN28
alu_b[10] => Mux28.IN27
alu_b[10] => Mux29.IN26
alu_b[10] => LessThan0.IN54
alu_b[10] => Mux35.IN15
alu_b[10] => Equal0.IN53
alu_b[10] => LessThan1.IN54
alu_b[10] => Add1.IN22
alu_b[11] => Add0.IN53
alu_b[11] => result.IN1
alu_b[11] => result.IN1
alu_b[11] => result.IN1
alu_b[11] => ShiftLeft0.IN53
alu_b[11] => ShiftRight0.IN53
alu_b[11] => Mux18.IN36
alu_b[11] => Mux19.IN35
alu_b[11] => Mux20.IN34
alu_b[11] => Mux21.IN33
alu_b[11] => Mux22.IN32
alu_b[11] => Mux23.IN31
alu_b[11] => Mux24.IN30
alu_b[11] => Mux25.IN29
alu_b[11] => Mux26.IN28
alu_b[11] => Mux27.IN27
alu_b[11] => Mux28.IN26
alu_b[11] => Mux29.IN25
alu_b[11] => LessThan0.IN53
alu_b[11] => Mux34.IN15
alu_b[11] => Equal0.IN52
alu_b[11] => LessThan1.IN53
alu_b[11] => Add1.IN21
alu_b[12] => Add0.IN52
alu_b[12] => result.IN1
alu_b[12] => result.IN1
alu_b[12] => result.IN1
alu_b[12] => ShiftLeft0.IN52
alu_b[12] => ShiftRight0.IN52
alu_b[12] => Mux17.IN36
alu_b[12] => Mux18.IN35
alu_b[12] => Mux19.IN34
alu_b[12] => Mux20.IN33
alu_b[12] => Mux21.IN32
alu_b[12] => Mux22.IN31
alu_b[12] => Mux23.IN30
alu_b[12] => Mux24.IN29
alu_b[12] => Mux25.IN28
alu_b[12] => Mux26.IN27
alu_b[12] => Mux27.IN26
alu_b[12] => Mux28.IN25
alu_b[12] => Mux29.IN24
alu_b[12] => LessThan0.IN52
alu_b[12] => Mux33.IN15
alu_b[12] => Equal0.IN51
alu_b[12] => LessThan1.IN52
alu_b[12] => Add1.IN20
alu_b[13] => Add0.IN51
alu_b[13] => result.IN1
alu_b[13] => result.IN1
alu_b[13] => result.IN1
alu_b[13] => ShiftLeft0.IN51
alu_b[13] => ShiftRight0.IN51
alu_b[13] => Mux16.IN36
alu_b[13] => Mux17.IN35
alu_b[13] => Mux18.IN34
alu_b[13] => Mux19.IN33
alu_b[13] => Mux20.IN32
alu_b[13] => Mux21.IN31
alu_b[13] => Mux22.IN30
alu_b[13] => Mux23.IN29
alu_b[13] => Mux24.IN28
alu_b[13] => Mux25.IN27
alu_b[13] => Mux26.IN26
alu_b[13] => Mux27.IN25
alu_b[13] => Mux28.IN24
alu_b[13] => Mux29.IN23
alu_b[13] => LessThan0.IN51
alu_b[13] => Mux32.IN15
alu_b[13] => Equal0.IN50
alu_b[13] => LessThan1.IN51
alu_b[13] => Add1.IN19
alu_b[14] => Add0.IN50
alu_b[14] => result.IN1
alu_b[14] => result.IN1
alu_b[14] => result.IN1
alu_b[14] => ShiftLeft0.IN50
alu_b[14] => ShiftRight0.IN50
alu_b[14] => Mux15.IN36
alu_b[14] => Mux16.IN35
alu_b[14] => Mux17.IN34
alu_b[14] => Mux18.IN33
alu_b[14] => Mux19.IN32
alu_b[14] => Mux20.IN31
alu_b[14] => Mux21.IN30
alu_b[14] => Mux22.IN29
alu_b[14] => Mux23.IN28
alu_b[14] => Mux24.IN27
alu_b[14] => Mux25.IN26
alu_b[14] => Mux26.IN25
alu_b[14] => Mux27.IN24
alu_b[14] => Mux28.IN23
alu_b[14] => Mux29.IN22
alu_b[14] => LessThan0.IN50
alu_b[14] => Mux31.IN15
alu_b[14] => Equal0.IN49
alu_b[14] => LessThan1.IN50
alu_b[14] => Add1.IN18
alu_b[15] => Add0.IN49
alu_b[15] => result.IN1
alu_b[15] => result.IN1
alu_b[15] => result.IN1
alu_b[15] => ShiftLeft0.IN49
alu_b[15] => ShiftRight0.IN49
alu_b[15] => Mux14.IN36
alu_b[15] => Mux15.IN35
alu_b[15] => Mux16.IN34
alu_b[15] => Mux17.IN33
alu_b[15] => Mux18.IN32
alu_b[15] => Mux19.IN31
alu_b[15] => Mux20.IN30
alu_b[15] => Mux21.IN29
alu_b[15] => Mux22.IN28
alu_b[15] => Mux23.IN27
alu_b[15] => Mux24.IN26
alu_b[15] => Mux25.IN25
alu_b[15] => Mux26.IN24
alu_b[15] => Mux27.IN23
alu_b[15] => Mux28.IN22
alu_b[15] => Mux29.IN21
alu_b[15] => LessThan0.IN49
alu_b[15] => Mux30.IN15
alu_b[15] => Equal0.IN48
alu_b[15] => LessThan1.IN49
alu_b[15] => Add1.IN17
alu_b[16] => Add0.IN48
alu_b[16] => result.IN1
alu_b[16] => result.IN1
alu_b[16] => result.IN1
alu_b[16] => ShiftLeft0.IN48
alu_b[16] => ShiftRight0.IN48
alu_b[16] => Mux13.IN36
alu_b[16] => Mux14.IN35
alu_b[16] => Mux15.IN34
alu_b[16] => Mux16.IN33
alu_b[16] => Mux17.IN32
alu_b[16] => Mux18.IN31
alu_b[16] => Mux19.IN30
alu_b[16] => Mux20.IN29
alu_b[16] => Mux21.IN28
alu_b[16] => Mux22.IN27
alu_b[16] => Mux23.IN26
alu_b[16] => Mux24.IN25
alu_b[16] => Mux25.IN24
alu_b[16] => Mux26.IN23
alu_b[16] => Mux27.IN22
alu_b[16] => Mux28.IN21
alu_b[16] => Mux29.IN20
alu_b[16] => LessThan0.IN48
alu_b[16] => Equal0.IN47
alu_b[16] => LessThan1.IN48
alu_b[16] => Add1.IN16
alu_b[17] => Add0.IN47
alu_b[17] => result.IN1
alu_b[17] => result.IN1
alu_b[17] => result.IN1
alu_b[17] => ShiftLeft0.IN47
alu_b[17] => ShiftRight0.IN47
alu_b[17] => Mux12.IN36
alu_b[17] => Mux13.IN35
alu_b[17] => Mux14.IN34
alu_b[17] => Mux15.IN33
alu_b[17] => Mux16.IN32
alu_b[17] => Mux17.IN31
alu_b[17] => Mux18.IN30
alu_b[17] => Mux19.IN29
alu_b[17] => Mux20.IN28
alu_b[17] => Mux21.IN27
alu_b[17] => Mux22.IN26
alu_b[17] => Mux23.IN25
alu_b[17] => Mux24.IN24
alu_b[17] => Mux25.IN23
alu_b[17] => Mux26.IN22
alu_b[17] => Mux27.IN21
alu_b[17] => Mux28.IN20
alu_b[17] => Mux29.IN19
alu_b[17] => LessThan0.IN47
alu_b[17] => Equal0.IN46
alu_b[17] => LessThan1.IN47
alu_b[17] => Add1.IN15
alu_b[18] => Add0.IN46
alu_b[18] => result.IN1
alu_b[18] => result.IN1
alu_b[18] => result.IN1
alu_b[18] => ShiftLeft0.IN46
alu_b[18] => ShiftRight0.IN46
alu_b[18] => Mux11.IN36
alu_b[18] => Mux12.IN35
alu_b[18] => Mux13.IN34
alu_b[18] => Mux14.IN33
alu_b[18] => Mux15.IN32
alu_b[18] => Mux16.IN31
alu_b[18] => Mux17.IN30
alu_b[18] => Mux18.IN29
alu_b[18] => Mux19.IN28
alu_b[18] => Mux20.IN27
alu_b[18] => Mux21.IN26
alu_b[18] => Mux22.IN25
alu_b[18] => Mux23.IN24
alu_b[18] => Mux24.IN23
alu_b[18] => Mux25.IN22
alu_b[18] => Mux26.IN21
alu_b[18] => Mux27.IN20
alu_b[18] => Mux28.IN19
alu_b[18] => Mux29.IN18
alu_b[18] => LessThan0.IN46
alu_b[18] => Equal0.IN45
alu_b[18] => LessThan1.IN46
alu_b[18] => Add1.IN14
alu_b[19] => Add0.IN45
alu_b[19] => result.IN1
alu_b[19] => result.IN1
alu_b[19] => result.IN1
alu_b[19] => ShiftLeft0.IN45
alu_b[19] => ShiftRight0.IN45
alu_b[19] => Mux10.IN36
alu_b[19] => Mux11.IN35
alu_b[19] => Mux12.IN34
alu_b[19] => Mux13.IN33
alu_b[19] => Mux14.IN32
alu_b[19] => Mux15.IN31
alu_b[19] => Mux16.IN30
alu_b[19] => Mux17.IN29
alu_b[19] => Mux18.IN28
alu_b[19] => Mux19.IN27
alu_b[19] => Mux20.IN26
alu_b[19] => Mux21.IN25
alu_b[19] => Mux22.IN24
alu_b[19] => Mux23.IN23
alu_b[19] => Mux24.IN22
alu_b[19] => Mux25.IN21
alu_b[19] => Mux26.IN20
alu_b[19] => Mux27.IN19
alu_b[19] => Mux28.IN18
alu_b[19] => Mux29.IN17
alu_b[19] => LessThan0.IN45
alu_b[19] => Equal0.IN44
alu_b[19] => LessThan1.IN45
alu_b[19] => Add1.IN13
alu_b[20] => Add0.IN44
alu_b[20] => result.IN1
alu_b[20] => result.IN1
alu_b[20] => result.IN1
alu_b[20] => ShiftLeft0.IN44
alu_b[20] => ShiftRight0.IN44
alu_b[20] => Mux9.IN36
alu_b[20] => Mux10.IN35
alu_b[20] => Mux11.IN34
alu_b[20] => Mux12.IN33
alu_b[20] => Mux13.IN32
alu_b[20] => Mux14.IN31
alu_b[20] => Mux15.IN30
alu_b[20] => Mux16.IN29
alu_b[20] => Mux17.IN28
alu_b[20] => Mux18.IN27
alu_b[20] => Mux19.IN26
alu_b[20] => Mux20.IN25
alu_b[20] => Mux21.IN24
alu_b[20] => Mux22.IN23
alu_b[20] => Mux23.IN22
alu_b[20] => Mux24.IN21
alu_b[20] => Mux25.IN20
alu_b[20] => Mux26.IN19
alu_b[20] => Mux27.IN18
alu_b[20] => Mux28.IN17
alu_b[20] => Mux29.IN16
alu_b[20] => LessThan0.IN44
alu_b[20] => Equal0.IN43
alu_b[20] => LessThan1.IN44
alu_b[20] => Add1.IN12
alu_b[21] => Add0.IN43
alu_b[21] => result.IN1
alu_b[21] => result.IN1
alu_b[21] => result.IN1
alu_b[21] => ShiftLeft0.IN43
alu_b[21] => ShiftRight0.IN43
alu_b[21] => Mux8.IN36
alu_b[21] => Mux9.IN35
alu_b[21] => Mux10.IN34
alu_b[21] => Mux11.IN33
alu_b[21] => Mux12.IN32
alu_b[21] => Mux13.IN31
alu_b[21] => Mux14.IN30
alu_b[21] => Mux15.IN29
alu_b[21] => Mux16.IN28
alu_b[21] => Mux17.IN27
alu_b[21] => Mux18.IN26
alu_b[21] => Mux19.IN25
alu_b[21] => Mux20.IN24
alu_b[21] => Mux21.IN23
alu_b[21] => Mux22.IN22
alu_b[21] => Mux23.IN21
alu_b[21] => Mux24.IN20
alu_b[21] => Mux25.IN19
alu_b[21] => Mux26.IN18
alu_b[21] => Mux27.IN17
alu_b[21] => Mux28.IN16
alu_b[21] => Mux29.IN15
alu_b[21] => LessThan0.IN43
alu_b[21] => Equal0.IN42
alu_b[21] => LessThan1.IN43
alu_b[21] => Add1.IN11
alu_b[22] => Add0.IN42
alu_b[22] => result.IN1
alu_b[22] => result.IN1
alu_b[22] => result.IN1
alu_b[22] => ShiftLeft0.IN42
alu_b[22] => ShiftRight0.IN42
alu_b[22] => Mux7.IN36
alu_b[22] => Mux8.IN35
alu_b[22] => Mux9.IN34
alu_b[22] => Mux10.IN33
alu_b[22] => Mux11.IN32
alu_b[22] => Mux12.IN31
alu_b[22] => Mux13.IN30
alu_b[22] => Mux14.IN29
alu_b[22] => Mux15.IN28
alu_b[22] => Mux16.IN27
alu_b[22] => Mux17.IN26
alu_b[22] => Mux18.IN25
alu_b[22] => Mux19.IN24
alu_b[22] => Mux20.IN23
alu_b[22] => Mux21.IN22
alu_b[22] => Mux22.IN21
alu_b[22] => Mux23.IN20
alu_b[22] => Mux24.IN19
alu_b[22] => Mux25.IN18
alu_b[22] => Mux26.IN17
alu_b[22] => Mux27.IN16
alu_b[22] => Mux28.IN15
alu_b[22] => Mux29.IN14
alu_b[22] => LessThan0.IN42
alu_b[22] => Equal0.IN41
alu_b[22] => LessThan1.IN42
alu_b[22] => Add1.IN10
alu_b[23] => Add0.IN41
alu_b[23] => result.IN1
alu_b[23] => result.IN1
alu_b[23] => result.IN1
alu_b[23] => ShiftLeft0.IN41
alu_b[23] => ShiftRight0.IN41
alu_b[23] => Mux6.IN36
alu_b[23] => Mux7.IN35
alu_b[23] => Mux8.IN34
alu_b[23] => Mux9.IN33
alu_b[23] => Mux10.IN32
alu_b[23] => Mux11.IN31
alu_b[23] => Mux12.IN30
alu_b[23] => Mux13.IN29
alu_b[23] => Mux14.IN28
alu_b[23] => Mux15.IN27
alu_b[23] => Mux16.IN26
alu_b[23] => Mux17.IN25
alu_b[23] => Mux18.IN24
alu_b[23] => Mux19.IN23
alu_b[23] => Mux20.IN22
alu_b[23] => Mux21.IN21
alu_b[23] => Mux22.IN20
alu_b[23] => Mux23.IN19
alu_b[23] => Mux24.IN18
alu_b[23] => Mux25.IN17
alu_b[23] => Mux26.IN16
alu_b[23] => Mux27.IN15
alu_b[23] => Mux28.IN14
alu_b[23] => Mux29.IN13
alu_b[23] => LessThan0.IN41
alu_b[23] => Equal0.IN40
alu_b[23] => LessThan1.IN41
alu_b[23] => Add1.IN9
alu_b[24] => Add0.IN40
alu_b[24] => result.IN1
alu_b[24] => result.IN1
alu_b[24] => result.IN1
alu_b[24] => ShiftLeft0.IN40
alu_b[24] => ShiftRight0.IN40
alu_b[24] => Mux5.IN36
alu_b[24] => Mux6.IN35
alu_b[24] => Mux7.IN34
alu_b[24] => Mux8.IN33
alu_b[24] => Mux9.IN32
alu_b[24] => Mux10.IN31
alu_b[24] => Mux11.IN30
alu_b[24] => Mux12.IN29
alu_b[24] => Mux13.IN28
alu_b[24] => Mux14.IN27
alu_b[24] => Mux15.IN26
alu_b[24] => Mux16.IN25
alu_b[24] => Mux17.IN24
alu_b[24] => Mux18.IN23
alu_b[24] => Mux19.IN22
alu_b[24] => Mux20.IN21
alu_b[24] => Mux21.IN20
alu_b[24] => Mux22.IN19
alu_b[24] => Mux23.IN18
alu_b[24] => Mux24.IN17
alu_b[24] => Mux25.IN16
alu_b[24] => Mux26.IN15
alu_b[24] => Mux27.IN14
alu_b[24] => Mux28.IN13
alu_b[24] => Mux29.IN12
alu_b[24] => LessThan0.IN40
alu_b[24] => Equal0.IN39
alu_b[24] => LessThan1.IN40
alu_b[24] => Add1.IN8
alu_b[25] => Add0.IN39
alu_b[25] => result.IN1
alu_b[25] => result.IN1
alu_b[25] => result.IN1
alu_b[25] => ShiftLeft0.IN39
alu_b[25] => ShiftRight0.IN39
alu_b[25] => Mux4.IN36
alu_b[25] => Mux5.IN35
alu_b[25] => Mux6.IN34
alu_b[25] => Mux7.IN33
alu_b[25] => Mux8.IN32
alu_b[25] => Mux9.IN31
alu_b[25] => Mux10.IN30
alu_b[25] => Mux11.IN29
alu_b[25] => Mux12.IN28
alu_b[25] => Mux13.IN27
alu_b[25] => Mux14.IN26
alu_b[25] => Mux15.IN25
alu_b[25] => Mux16.IN24
alu_b[25] => Mux17.IN23
alu_b[25] => Mux18.IN22
alu_b[25] => Mux19.IN21
alu_b[25] => Mux20.IN20
alu_b[25] => Mux21.IN19
alu_b[25] => Mux22.IN18
alu_b[25] => Mux23.IN17
alu_b[25] => Mux24.IN16
alu_b[25] => Mux25.IN15
alu_b[25] => Mux26.IN14
alu_b[25] => Mux27.IN13
alu_b[25] => Mux28.IN12
alu_b[25] => Mux29.IN11
alu_b[25] => LessThan0.IN39
alu_b[25] => Equal0.IN38
alu_b[25] => LessThan1.IN39
alu_b[25] => Add1.IN7
alu_b[26] => Add0.IN38
alu_b[26] => result.IN1
alu_b[26] => result.IN1
alu_b[26] => result.IN1
alu_b[26] => ShiftLeft0.IN38
alu_b[26] => ShiftRight0.IN38
alu_b[26] => Mux3.IN36
alu_b[26] => Mux4.IN35
alu_b[26] => Mux5.IN34
alu_b[26] => Mux6.IN33
alu_b[26] => Mux7.IN32
alu_b[26] => Mux8.IN31
alu_b[26] => Mux9.IN30
alu_b[26] => Mux10.IN29
alu_b[26] => Mux11.IN28
alu_b[26] => Mux12.IN27
alu_b[26] => Mux13.IN26
alu_b[26] => Mux14.IN25
alu_b[26] => Mux15.IN24
alu_b[26] => Mux16.IN23
alu_b[26] => Mux17.IN22
alu_b[26] => Mux18.IN21
alu_b[26] => Mux19.IN20
alu_b[26] => Mux20.IN19
alu_b[26] => Mux21.IN18
alu_b[26] => Mux22.IN17
alu_b[26] => Mux23.IN16
alu_b[26] => Mux24.IN15
alu_b[26] => Mux25.IN14
alu_b[26] => Mux26.IN13
alu_b[26] => Mux27.IN12
alu_b[26] => Mux28.IN11
alu_b[26] => Mux29.IN10
alu_b[26] => LessThan0.IN38
alu_b[26] => Equal0.IN37
alu_b[26] => LessThan1.IN38
alu_b[26] => Add1.IN6
alu_b[27] => Add0.IN37
alu_b[27] => result.IN1
alu_b[27] => result.IN1
alu_b[27] => result.IN1
alu_b[27] => ShiftLeft0.IN37
alu_b[27] => ShiftRight0.IN37
alu_b[27] => Mux2.IN36
alu_b[27] => Mux3.IN35
alu_b[27] => Mux4.IN34
alu_b[27] => Mux5.IN33
alu_b[27] => Mux6.IN32
alu_b[27] => Mux7.IN31
alu_b[27] => Mux8.IN30
alu_b[27] => Mux9.IN29
alu_b[27] => Mux10.IN28
alu_b[27] => Mux11.IN27
alu_b[27] => Mux12.IN26
alu_b[27] => Mux13.IN25
alu_b[27] => Mux14.IN24
alu_b[27] => Mux15.IN23
alu_b[27] => Mux16.IN22
alu_b[27] => Mux17.IN21
alu_b[27] => Mux18.IN20
alu_b[27] => Mux19.IN19
alu_b[27] => Mux20.IN18
alu_b[27] => Mux21.IN17
alu_b[27] => Mux22.IN16
alu_b[27] => Mux23.IN15
alu_b[27] => Mux24.IN14
alu_b[27] => Mux25.IN13
alu_b[27] => Mux26.IN12
alu_b[27] => Mux27.IN11
alu_b[27] => Mux28.IN10
alu_b[27] => Mux29.IN9
alu_b[27] => LessThan0.IN37
alu_b[27] => Equal0.IN36
alu_b[27] => LessThan1.IN37
alu_b[27] => Add1.IN5
alu_b[28] => Add0.IN36
alu_b[28] => result.IN1
alu_b[28] => result.IN1
alu_b[28] => result.IN1
alu_b[28] => ShiftLeft0.IN36
alu_b[28] => ShiftRight0.IN36
alu_b[28] => Mux1.IN36
alu_b[28] => Mux2.IN35
alu_b[28] => Mux3.IN34
alu_b[28] => Mux4.IN33
alu_b[28] => Mux5.IN32
alu_b[28] => Mux6.IN31
alu_b[28] => Mux7.IN30
alu_b[28] => Mux8.IN29
alu_b[28] => Mux9.IN28
alu_b[28] => Mux10.IN27
alu_b[28] => Mux11.IN26
alu_b[28] => Mux12.IN25
alu_b[28] => Mux13.IN24
alu_b[28] => Mux14.IN23
alu_b[28] => Mux15.IN22
alu_b[28] => Mux16.IN21
alu_b[28] => Mux17.IN20
alu_b[28] => Mux18.IN19
alu_b[28] => Mux19.IN18
alu_b[28] => Mux20.IN17
alu_b[28] => Mux21.IN16
alu_b[28] => Mux22.IN15
alu_b[28] => Mux23.IN14
alu_b[28] => Mux24.IN13
alu_b[28] => Mux25.IN12
alu_b[28] => Mux26.IN11
alu_b[28] => Mux27.IN10
alu_b[28] => Mux28.IN9
alu_b[28] => Mux29.IN8
alu_b[28] => LessThan0.IN36
alu_b[28] => Equal0.IN35
alu_b[28] => LessThan1.IN36
alu_b[28] => Add1.IN4
alu_b[29] => Add0.IN35
alu_b[29] => result.IN1
alu_b[29] => result.IN1
alu_b[29] => result.IN1
alu_b[29] => ShiftLeft0.IN35
alu_b[29] => ShiftRight0.IN35
alu_b[29] => Mux0.IN36
alu_b[29] => Mux1.IN35
alu_b[29] => Mux2.IN34
alu_b[29] => Mux3.IN33
alu_b[29] => Mux4.IN32
alu_b[29] => Mux5.IN31
alu_b[29] => Mux6.IN30
alu_b[29] => Mux7.IN29
alu_b[29] => Mux8.IN28
alu_b[29] => Mux9.IN27
alu_b[29] => Mux10.IN26
alu_b[29] => Mux11.IN25
alu_b[29] => Mux12.IN24
alu_b[29] => Mux13.IN23
alu_b[29] => Mux14.IN22
alu_b[29] => Mux15.IN21
alu_b[29] => Mux16.IN20
alu_b[29] => Mux17.IN19
alu_b[29] => Mux18.IN18
alu_b[29] => Mux19.IN17
alu_b[29] => Mux20.IN16
alu_b[29] => Mux21.IN15
alu_b[29] => Mux22.IN14
alu_b[29] => Mux23.IN13
alu_b[29] => Mux24.IN12
alu_b[29] => Mux25.IN11
alu_b[29] => Mux26.IN10
alu_b[29] => Mux27.IN9
alu_b[29] => Mux28.IN8
alu_b[29] => Mux29.IN7
alu_b[29] => LessThan0.IN35
alu_b[29] => Equal0.IN34
alu_b[29] => LessThan1.IN35
alu_b[29] => Add1.IN3
alu_b[30] => Add0.IN34
alu_b[30] => result.IN1
alu_b[30] => result.IN1
alu_b[30] => result.IN1
alu_b[30] => ShiftLeft0.IN34
alu_b[30] => ShiftRight0.IN34
alu_b[30] => result.DATAB
alu_b[30] => Mux0.IN35
alu_b[30] => Mux1.IN34
alu_b[30] => Mux2.IN33
alu_b[30] => Mux3.IN32
alu_b[30] => Mux4.IN31
alu_b[30] => Mux5.IN30
alu_b[30] => Mux6.IN29
alu_b[30] => Mux7.IN28
alu_b[30] => Mux8.IN27
alu_b[30] => Mux9.IN26
alu_b[30] => Mux10.IN25
alu_b[30] => Mux11.IN24
alu_b[30] => Mux12.IN23
alu_b[30] => Mux13.IN22
alu_b[30] => Mux14.IN21
alu_b[30] => Mux15.IN20
alu_b[30] => Mux16.IN19
alu_b[30] => Mux17.IN18
alu_b[30] => Mux18.IN17
alu_b[30] => Mux19.IN16
alu_b[30] => Mux20.IN15
alu_b[30] => Mux21.IN14
alu_b[30] => Mux22.IN13
alu_b[30] => Mux23.IN12
alu_b[30] => Mux24.IN11
alu_b[30] => Mux25.IN10
alu_b[30] => Mux26.IN9
alu_b[30] => Mux27.IN8
alu_b[30] => Mux28.IN7
alu_b[30] => Mux29.IN6
alu_b[30] => LessThan0.IN34
alu_b[30] => Equal0.IN33
alu_b[30] => LessThan1.IN34
alu_b[30] => Add1.IN2
alu_b[31] => Add0.IN33
alu_b[31] => result.IN1
alu_b[31] => result.IN1
alu_b[31] => result.IN1
alu_b[31] => ShiftLeft0.IN33
alu_b[31] => ShiftRight0.IN33
alu_b[31] => result.DATAA
alu_b[31] => Mux0.IN5
alu_b[31] => Mux0.IN6
alu_b[31] => Mux0.IN7
alu_b[31] => Mux0.IN8
alu_b[31] => Mux0.IN9
alu_b[31] => Mux0.IN10
alu_b[31] => Mux0.IN11
alu_b[31] => Mux0.IN12
alu_b[31] => Mux0.IN13
alu_b[31] => Mux0.IN14
alu_b[31] => Mux0.IN15
alu_b[31] => Mux0.IN16
alu_b[31] => Mux0.IN17
alu_b[31] => Mux0.IN18
alu_b[31] => Mux0.IN19
alu_b[31] => Mux0.IN20
alu_b[31] => Mux0.IN21
alu_b[31] => Mux0.IN22
alu_b[31] => Mux0.IN23
alu_b[31] => Mux0.IN24
alu_b[31] => Mux0.IN25
alu_b[31] => Mux0.IN26
alu_b[31] => Mux0.IN27
alu_b[31] => Mux0.IN28
alu_b[31] => Mux0.IN29
alu_b[31] => Mux0.IN30
alu_b[31] => Mux0.IN31
alu_b[31] => Mux0.IN32
alu_b[31] => Mux0.IN33
alu_b[31] => Mux0.IN34
alu_b[31] => Mux1.IN5
alu_b[31] => Mux1.IN6
alu_b[31] => Mux1.IN7
alu_b[31] => Mux1.IN8
alu_b[31] => Mux1.IN9
alu_b[31] => Mux1.IN10
alu_b[31] => Mux1.IN11
alu_b[31] => Mux1.IN12
alu_b[31] => Mux1.IN13
alu_b[31] => Mux1.IN14
alu_b[31] => Mux1.IN15
alu_b[31] => Mux1.IN16
alu_b[31] => Mux1.IN17
alu_b[31] => Mux1.IN18
alu_b[31] => Mux1.IN19
alu_b[31] => Mux1.IN20
alu_b[31] => Mux1.IN21
alu_b[31] => Mux1.IN22
alu_b[31] => Mux1.IN23
alu_b[31] => Mux1.IN24
alu_b[31] => Mux1.IN25
alu_b[31] => Mux1.IN26
alu_b[31] => Mux1.IN27
alu_b[31] => Mux1.IN28
alu_b[31] => Mux1.IN29
alu_b[31] => Mux1.IN30
alu_b[31] => Mux1.IN31
alu_b[31] => Mux1.IN32
alu_b[31] => Mux1.IN33
alu_b[31] => Mux2.IN5
alu_b[31] => Mux2.IN6
alu_b[31] => Mux2.IN7
alu_b[31] => Mux2.IN8
alu_b[31] => Mux2.IN9
alu_b[31] => Mux2.IN10
alu_b[31] => Mux2.IN11
alu_b[31] => Mux2.IN12
alu_b[31] => Mux2.IN13
alu_b[31] => Mux2.IN14
alu_b[31] => Mux2.IN15
alu_b[31] => Mux2.IN16
alu_b[31] => Mux2.IN17
alu_b[31] => Mux2.IN18
alu_b[31] => Mux2.IN19
alu_b[31] => Mux2.IN20
alu_b[31] => Mux2.IN21
alu_b[31] => Mux2.IN22
alu_b[31] => Mux2.IN23
alu_b[31] => Mux2.IN24
alu_b[31] => Mux2.IN25
alu_b[31] => Mux2.IN26
alu_b[31] => Mux2.IN27
alu_b[31] => Mux2.IN28
alu_b[31] => Mux2.IN29
alu_b[31] => Mux2.IN30
alu_b[31] => Mux2.IN31
alu_b[31] => Mux2.IN32
alu_b[31] => Mux3.IN5
alu_b[31] => Mux3.IN6
alu_b[31] => Mux3.IN7
alu_b[31] => Mux3.IN8
alu_b[31] => Mux3.IN9
alu_b[31] => Mux3.IN10
alu_b[31] => Mux3.IN11
alu_b[31] => Mux3.IN12
alu_b[31] => Mux3.IN13
alu_b[31] => Mux3.IN14
alu_b[31] => Mux3.IN15
alu_b[31] => Mux3.IN16
alu_b[31] => Mux3.IN17
alu_b[31] => Mux3.IN18
alu_b[31] => Mux3.IN19
alu_b[31] => Mux3.IN20
alu_b[31] => Mux3.IN21
alu_b[31] => Mux3.IN22
alu_b[31] => Mux3.IN23
alu_b[31] => Mux3.IN24
alu_b[31] => Mux3.IN25
alu_b[31] => Mux3.IN26
alu_b[31] => Mux3.IN27
alu_b[31] => Mux3.IN28
alu_b[31] => Mux3.IN29
alu_b[31] => Mux3.IN30
alu_b[31] => Mux3.IN31
alu_b[31] => Mux4.IN5
alu_b[31] => Mux4.IN6
alu_b[31] => Mux4.IN7
alu_b[31] => Mux4.IN8
alu_b[31] => Mux4.IN9
alu_b[31] => Mux4.IN10
alu_b[31] => Mux4.IN11
alu_b[31] => Mux4.IN12
alu_b[31] => Mux4.IN13
alu_b[31] => Mux4.IN14
alu_b[31] => Mux4.IN15
alu_b[31] => Mux4.IN16
alu_b[31] => Mux4.IN17
alu_b[31] => Mux4.IN18
alu_b[31] => Mux4.IN19
alu_b[31] => Mux4.IN20
alu_b[31] => Mux4.IN21
alu_b[31] => Mux4.IN22
alu_b[31] => Mux4.IN23
alu_b[31] => Mux4.IN24
alu_b[31] => Mux4.IN25
alu_b[31] => Mux4.IN26
alu_b[31] => Mux4.IN27
alu_b[31] => Mux4.IN28
alu_b[31] => Mux4.IN29
alu_b[31] => Mux4.IN30
alu_b[31] => Mux5.IN5
alu_b[31] => Mux5.IN6
alu_b[31] => Mux5.IN7
alu_b[31] => Mux5.IN8
alu_b[31] => Mux5.IN9
alu_b[31] => Mux5.IN10
alu_b[31] => Mux5.IN11
alu_b[31] => Mux5.IN12
alu_b[31] => Mux5.IN13
alu_b[31] => Mux5.IN14
alu_b[31] => Mux5.IN15
alu_b[31] => Mux5.IN16
alu_b[31] => Mux5.IN17
alu_b[31] => Mux5.IN18
alu_b[31] => Mux5.IN19
alu_b[31] => Mux5.IN20
alu_b[31] => Mux5.IN21
alu_b[31] => Mux5.IN22
alu_b[31] => Mux5.IN23
alu_b[31] => Mux5.IN24
alu_b[31] => Mux5.IN25
alu_b[31] => Mux5.IN26
alu_b[31] => Mux5.IN27
alu_b[31] => Mux5.IN28
alu_b[31] => Mux5.IN29
alu_b[31] => Mux6.IN5
alu_b[31] => Mux6.IN6
alu_b[31] => Mux6.IN7
alu_b[31] => Mux6.IN8
alu_b[31] => Mux6.IN9
alu_b[31] => Mux6.IN10
alu_b[31] => Mux6.IN11
alu_b[31] => Mux6.IN12
alu_b[31] => Mux6.IN13
alu_b[31] => Mux6.IN14
alu_b[31] => Mux6.IN15
alu_b[31] => Mux6.IN16
alu_b[31] => Mux6.IN17
alu_b[31] => Mux6.IN18
alu_b[31] => Mux6.IN19
alu_b[31] => Mux6.IN20
alu_b[31] => Mux6.IN21
alu_b[31] => Mux6.IN22
alu_b[31] => Mux6.IN23
alu_b[31] => Mux6.IN24
alu_b[31] => Mux6.IN25
alu_b[31] => Mux6.IN26
alu_b[31] => Mux6.IN27
alu_b[31] => Mux6.IN28
alu_b[31] => Mux7.IN5
alu_b[31] => Mux7.IN6
alu_b[31] => Mux7.IN7
alu_b[31] => Mux7.IN8
alu_b[31] => Mux7.IN9
alu_b[31] => Mux7.IN10
alu_b[31] => Mux7.IN11
alu_b[31] => Mux7.IN12
alu_b[31] => Mux7.IN13
alu_b[31] => Mux7.IN14
alu_b[31] => Mux7.IN15
alu_b[31] => Mux7.IN16
alu_b[31] => Mux7.IN17
alu_b[31] => Mux7.IN18
alu_b[31] => Mux7.IN19
alu_b[31] => Mux7.IN20
alu_b[31] => Mux7.IN21
alu_b[31] => Mux7.IN22
alu_b[31] => Mux7.IN23
alu_b[31] => Mux7.IN24
alu_b[31] => Mux7.IN25
alu_b[31] => Mux7.IN26
alu_b[31] => Mux7.IN27
alu_b[31] => Mux8.IN5
alu_b[31] => Mux8.IN6
alu_b[31] => Mux8.IN7
alu_b[31] => Mux8.IN8
alu_b[31] => Mux8.IN9
alu_b[31] => Mux8.IN10
alu_b[31] => Mux8.IN11
alu_b[31] => Mux8.IN12
alu_b[31] => Mux8.IN13
alu_b[31] => Mux8.IN14
alu_b[31] => Mux8.IN15
alu_b[31] => Mux8.IN16
alu_b[31] => Mux8.IN17
alu_b[31] => Mux8.IN18
alu_b[31] => Mux8.IN19
alu_b[31] => Mux8.IN20
alu_b[31] => Mux8.IN21
alu_b[31] => Mux8.IN22
alu_b[31] => Mux8.IN23
alu_b[31] => Mux8.IN24
alu_b[31] => Mux8.IN25
alu_b[31] => Mux8.IN26
alu_b[31] => Mux9.IN5
alu_b[31] => Mux9.IN6
alu_b[31] => Mux9.IN7
alu_b[31] => Mux9.IN8
alu_b[31] => Mux9.IN9
alu_b[31] => Mux9.IN10
alu_b[31] => Mux9.IN11
alu_b[31] => Mux9.IN12
alu_b[31] => Mux9.IN13
alu_b[31] => Mux9.IN14
alu_b[31] => Mux9.IN15
alu_b[31] => Mux9.IN16
alu_b[31] => Mux9.IN17
alu_b[31] => Mux9.IN18
alu_b[31] => Mux9.IN19
alu_b[31] => Mux9.IN20
alu_b[31] => Mux9.IN21
alu_b[31] => Mux9.IN22
alu_b[31] => Mux9.IN23
alu_b[31] => Mux9.IN24
alu_b[31] => Mux9.IN25
alu_b[31] => Mux10.IN5
alu_b[31] => Mux10.IN6
alu_b[31] => Mux10.IN7
alu_b[31] => Mux10.IN8
alu_b[31] => Mux10.IN9
alu_b[31] => Mux10.IN10
alu_b[31] => Mux10.IN11
alu_b[31] => Mux10.IN12
alu_b[31] => Mux10.IN13
alu_b[31] => Mux10.IN14
alu_b[31] => Mux10.IN15
alu_b[31] => Mux10.IN16
alu_b[31] => Mux10.IN17
alu_b[31] => Mux10.IN18
alu_b[31] => Mux10.IN19
alu_b[31] => Mux10.IN20
alu_b[31] => Mux10.IN21
alu_b[31] => Mux10.IN22
alu_b[31] => Mux10.IN23
alu_b[31] => Mux10.IN24
alu_b[31] => Mux11.IN5
alu_b[31] => Mux11.IN6
alu_b[31] => Mux11.IN7
alu_b[31] => Mux11.IN8
alu_b[31] => Mux11.IN9
alu_b[31] => Mux11.IN10
alu_b[31] => Mux11.IN11
alu_b[31] => Mux11.IN12
alu_b[31] => Mux11.IN13
alu_b[31] => Mux11.IN14
alu_b[31] => Mux11.IN15
alu_b[31] => Mux11.IN16
alu_b[31] => Mux11.IN17
alu_b[31] => Mux11.IN18
alu_b[31] => Mux11.IN19
alu_b[31] => Mux11.IN20
alu_b[31] => Mux11.IN21
alu_b[31] => Mux11.IN22
alu_b[31] => Mux11.IN23
alu_b[31] => Mux12.IN5
alu_b[31] => Mux12.IN6
alu_b[31] => Mux12.IN7
alu_b[31] => Mux12.IN8
alu_b[31] => Mux12.IN9
alu_b[31] => Mux12.IN10
alu_b[31] => Mux12.IN11
alu_b[31] => Mux12.IN12
alu_b[31] => Mux12.IN13
alu_b[31] => Mux12.IN14
alu_b[31] => Mux12.IN15
alu_b[31] => Mux12.IN16
alu_b[31] => Mux12.IN17
alu_b[31] => Mux12.IN18
alu_b[31] => Mux12.IN19
alu_b[31] => Mux12.IN20
alu_b[31] => Mux12.IN21
alu_b[31] => Mux12.IN22
alu_b[31] => Mux13.IN5
alu_b[31] => Mux13.IN6
alu_b[31] => Mux13.IN7
alu_b[31] => Mux13.IN8
alu_b[31] => Mux13.IN9
alu_b[31] => Mux13.IN10
alu_b[31] => Mux13.IN11
alu_b[31] => Mux13.IN12
alu_b[31] => Mux13.IN13
alu_b[31] => Mux13.IN14
alu_b[31] => Mux13.IN15
alu_b[31] => Mux13.IN16
alu_b[31] => Mux13.IN17
alu_b[31] => Mux13.IN18
alu_b[31] => Mux13.IN19
alu_b[31] => Mux13.IN20
alu_b[31] => Mux13.IN21
alu_b[31] => Mux14.IN5
alu_b[31] => Mux14.IN6
alu_b[31] => Mux14.IN7
alu_b[31] => Mux14.IN8
alu_b[31] => Mux14.IN9
alu_b[31] => Mux14.IN10
alu_b[31] => Mux14.IN11
alu_b[31] => Mux14.IN12
alu_b[31] => Mux14.IN13
alu_b[31] => Mux14.IN14
alu_b[31] => Mux14.IN15
alu_b[31] => Mux14.IN16
alu_b[31] => Mux14.IN17
alu_b[31] => Mux14.IN18
alu_b[31] => Mux14.IN19
alu_b[31] => Mux14.IN20
alu_b[31] => Mux15.IN5
alu_b[31] => Mux15.IN6
alu_b[31] => Mux15.IN7
alu_b[31] => Mux15.IN8
alu_b[31] => Mux15.IN9
alu_b[31] => Mux15.IN10
alu_b[31] => Mux15.IN11
alu_b[31] => Mux15.IN12
alu_b[31] => Mux15.IN13
alu_b[31] => Mux15.IN14
alu_b[31] => Mux15.IN15
alu_b[31] => Mux15.IN16
alu_b[31] => Mux15.IN17
alu_b[31] => Mux15.IN18
alu_b[31] => Mux15.IN19
alu_b[31] => Mux16.IN5
alu_b[31] => Mux16.IN6
alu_b[31] => Mux16.IN7
alu_b[31] => Mux16.IN8
alu_b[31] => Mux16.IN9
alu_b[31] => Mux16.IN10
alu_b[31] => Mux16.IN11
alu_b[31] => Mux16.IN12
alu_b[31] => Mux16.IN13
alu_b[31] => Mux16.IN14
alu_b[31] => Mux16.IN15
alu_b[31] => Mux16.IN16
alu_b[31] => Mux16.IN17
alu_b[31] => Mux16.IN18
alu_b[31] => Mux17.IN5
alu_b[31] => Mux17.IN6
alu_b[31] => Mux17.IN7
alu_b[31] => Mux17.IN8
alu_b[31] => Mux17.IN9
alu_b[31] => Mux17.IN10
alu_b[31] => Mux17.IN11
alu_b[31] => Mux17.IN12
alu_b[31] => Mux17.IN13
alu_b[31] => Mux17.IN14
alu_b[31] => Mux17.IN15
alu_b[31] => Mux17.IN16
alu_b[31] => Mux17.IN17
alu_b[31] => Mux18.IN5
alu_b[31] => Mux18.IN6
alu_b[31] => Mux18.IN7
alu_b[31] => Mux18.IN8
alu_b[31] => Mux18.IN9
alu_b[31] => Mux18.IN10
alu_b[31] => Mux18.IN11
alu_b[31] => Mux18.IN12
alu_b[31] => Mux18.IN13
alu_b[31] => Mux18.IN14
alu_b[31] => Mux18.IN15
alu_b[31] => Mux18.IN16
alu_b[31] => Mux19.IN5
alu_b[31] => Mux19.IN6
alu_b[31] => Mux19.IN7
alu_b[31] => Mux19.IN8
alu_b[31] => Mux19.IN9
alu_b[31] => Mux19.IN10
alu_b[31] => Mux19.IN11
alu_b[31] => Mux19.IN12
alu_b[31] => Mux19.IN13
alu_b[31] => Mux19.IN14
alu_b[31] => Mux19.IN15
alu_b[31] => Mux20.IN5
alu_b[31] => Mux20.IN6
alu_b[31] => Mux20.IN7
alu_b[31] => Mux20.IN8
alu_b[31] => Mux20.IN9
alu_b[31] => Mux20.IN10
alu_b[31] => Mux20.IN11
alu_b[31] => Mux20.IN12
alu_b[31] => Mux20.IN13
alu_b[31] => Mux20.IN14
alu_b[31] => Mux21.IN5
alu_b[31] => Mux21.IN6
alu_b[31] => Mux21.IN7
alu_b[31] => Mux21.IN8
alu_b[31] => Mux21.IN9
alu_b[31] => Mux21.IN10
alu_b[31] => Mux21.IN11
alu_b[31] => Mux21.IN12
alu_b[31] => Mux21.IN13
alu_b[31] => Mux22.IN5
alu_b[31] => Mux22.IN6
alu_b[31] => Mux22.IN7
alu_b[31] => Mux22.IN8
alu_b[31] => Mux22.IN9
alu_b[31] => Mux22.IN10
alu_b[31] => Mux22.IN11
alu_b[31] => Mux22.IN12
alu_b[31] => Mux23.IN5
alu_b[31] => Mux23.IN6
alu_b[31] => Mux23.IN7
alu_b[31] => Mux23.IN8
alu_b[31] => Mux23.IN9
alu_b[31] => Mux23.IN10
alu_b[31] => Mux23.IN11
alu_b[31] => Mux24.IN5
alu_b[31] => Mux24.IN6
alu_b[31] => Mux24.IN7
alu_b[31] => Mux24.IN8
alu_b[31] => Mux24.IN9
alu_b[31] => Mux24.IN10
alu_b[31] => Mux25.IN5
alu_b[31] => Mux25.IN6
alu_b[31] => Mux25.IN7
alu_b[31] => Mux25.IN8
alu_b[31] => Mux25.IN9
alu_b[31] => Mux26.IN5
alu_b[31] => Mux26.IN6
alu_b[31] => Mux26.IN7
alu_b[31] => Mux26.IN8
alu_b[31] => Mux27.IN5
alu_b[31] => Mux27.IN6
alu_b[31] => Mux27.IN7
alu_b[31] => Mux28.IN5
alu_b[31] => Mux28.IN6
alu_b[31] => Mux29.IN5
alu_b[31] => LessThan0.IN33
alu_b[31] => Mux30.IN14
alu_b[31] => Equal0.IN32
alu_b[31] => LessThan1.IN33
alu_b[31] => Add1.IN1
alu_b[31] => comp.OUTPUTSELECT
alu_b[31] => comp.OUTPUTSELECT
alu_b[31] => comp.OUTPUTSELECT
alu_b[31] => comp.OUTPUTSELECT
alu_ctrl[0] => Mux30.IN19
alu_ctrl[0] => Mux31.IN19
alu_ctrl[0] => Mux32.IN19
alu_ctrl[0] => Mux33.IN19
alu_ctrl[0] => Mux34.IN19
alu_ctrl[0] => Mux35.IN19
alu_ctrl[0] => Mux36.IN19
alu_ctrl[0] => Mux37.IN19
alu_ctrl[0] => Mux38.IN19
alu_ctrl[0] => Mux39.IN19
alu_ctrl[0] => Mux40.IN19
alu_ctrl[0] => Mux41.IN19
alu_ctrl[0] => Mux42.IN19
alu_ctrl[0] => Mux43.IN19
alu_ctrl[0] => Mux44.IN19
alu_ctrl[0] => Mux45.IN19
alu_ctrl[0] => Mux46.IN19
alu_ctrl[0] => Mux47.IN19
alu_ctrl[0] => Mux48.IN19
alu_ctrl[0] => Mux49.IN19
alu_ctrl[0] => Mux50.IN19
alu_ctrl[0] => Mux51.IN19
alu_ctrl[0] => Mux52.IN19
alu_ctrl[0] => Mux53.IN19
alu_ctrl[0] => Mux54.IN19
alu_ctrl[0] => Mux55.IN19
alu_ctrl[0] => Mux56.IN19
alu_ctrl[0] => Mux57.IN19
alu_ctrl[0] => Mux58.IN19
alu_ctrl[0] => Mux59.IN19
alu_ctrl[0] => Mux60.IN19
alu_ctrl[0] => Mux61.IN18
alu_ctrl[1] => Mux30.IN18
alu_ctrl[1] => Mux31.IN18
alu_ctrl[1] => Mux32.IN18
alu_ctrl[1] => Mux33.IN18
alu_ctrl[1] => Mux34.IN18
alu_ctrl[1] => Mux35.IN18
alu_ctrl[1] => Mux36.IN18
alu_ctrl[1] => Mux37.IN18
alu_ctrl[1] => Mux38.IN18
alu_ctrl[1] => Mux39.IN18
alu_ctrl[1] => Mux40.IN18
alu_ctrl[1] => Mux41.IN18
alu_ctrl[1] => Mux42.IN18
alu_ctrl[1] => Mux43.IN18
alu_ctrl[1] => Mux44.IN18
alu_ctrl[1] => Mux45.IN18
alu_ctrl[1] => Mux46.IN18
alu_ctrl[1] => Mux47.IN18
alu_ctrl[1] => Mux48.IN18
alu_ctrl[1] => Mux49.IN18
alu_ctrl[1] => Mux50.IN18
alu_ctrl[1] => Mux51.IN18
alu_ctrl[1] => Mux52.IN18
alu_ctrl[1] => Mux53.IN18
alu_ctrl[1] => Mux54.IN18
alu_ctrl[1] => Mux55.IN18
alu_ctrl[1] => Mux56.IN18
alu_ctrl[1] => Mux57.IN18
alu_ctrl[1] => Mux58.IN18
alu_ctrl[1] => Mux59.IN18
alu_ctrl[1] => Mux60.IN18
alu_ctrl[1] => Mux61.IN17
alu_ctrl[2] => Mux30.IN17
alu_ctrl[2] => Mux31.IN17
alu_ctrl[2] => Mux32.IN17
alu_ctrl[2] => Mux33.IN17
alu_ctrl[2] => Mux34.IN17
alu_ctrl[2] => Mux35.IN17
alu_ctrl[2] => Mux36.IN17
alu_ctrl[2] => Mux37.IN17
alu_ctrl[2] => Mux38.IN17
alu_ctrl[2] => Mux39.IN17
alu_ctrl[2] => Mux40.IN17
alu_ctrl[2] => Mux41.IN17
alu_ctrl[2] => Mux42.IN17
alu_ctrl[2] => Mux43.IN17
alu_ctrl[2] => Mux44.IN17
alu_ctrl[2] => Mux45.IN17
alu_ctrl[2] => Mux46.IN17
alu_ctrl[2] => Mux47.IN17
alu_ctrl[2] => Mux48.IN17
alu_ctrl[2] => Mux49.IN17
alu_ctrl[2] => Mux50.IN17
alu_ctrl[2] => Mux51.IN17
alu_ctrl[2] => Mux52.IN17
alu_ctrl[2] => Mux53.IN17
alu_ctrl[2] => Mux54.IN17
alu_ctrl[2] => Mux55.IN17
alu_ctrl[2] => Mux56.IN17
alu_ctrl[2] => Mux57.IN17
alu_ctrl[2] => Mux58.IN17
alu_ctrl[2] => Mux59.IN17
alu_ctrl[2] => Mux60.IN17
alu_ctrl[2] => Mux61.IN16
alu_ctrl[3] => Mux30.IN16
alu_ctrl[3] => Mux31.IN16
alu_ctrl[3] => Mux32.IN16
alu_ctrl[3] => Mux33.IN16
alu_ctrl[3] => Mux34.IN16
alu_ctrl[3] => Mux35.IN16
alu_ctrl[3] => Mux36.IN16
alu_ctrl[3] => Mux37.IN16
alu_ctrl[3] => Mux38.IN16
alu_ctrl[3] => Mux39.IN16
alu_ctrl[3] => Mux40.IN16
alu_ctrl[3] => Mux41.IN16
alu_ctrl[3] => Mux42.IN16
alu_ctrl[3] => Mux43.IN16
alu_ctrl[3] => Mux44.IN16
alu_ctrl[3] => Mux45.IN16
alu_ctrl[3] => Mux46.IN16
alu_ctrl[3] => Mux47.IN16
alu_ctrl[3] => Mux48.IN16
alu_ctrl[3] => Mux49.IN16
alu_ctrl[3] => Mux50.IN16
alu_ctrl[3] => Mux51.IN16
alu_ctrl[3] => Mux52.IN16
alu_ctrl[3] => Mux53.IN16
alu_ctrl[3] => Mux54.IN16
alu_ctrl[3] => Mux55.IN16
alu_ctrl[3] => Mux56.IN16
alu_ctrl[3] => Mux57.IN16
alu_ctrl[3] => Mux58.IN16
alu_ctrl[3] => Mux59.IN16
alu_ctrl[3] => Mux60.IN16
alu_ctrl[3] => Mux61.IN15
alu_y[0] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
alu_y[1] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
alu_y[2] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
alu_y[3] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
alu_y[4] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
alu_y[5] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
alu_y[6] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
alu_y[7] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
alu_y[8] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
alu_y[9] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
alu_y[10] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
alu_y[11] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
alu_y[12] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
alu_y[13] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
alu_y[14] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
alu_y[15] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
alu_y[16] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
alu_y[17] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
alu_y[18] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
alu_y[19] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
alu_y[20] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
alu_y[21] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
alu_y[22] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
alu_y[23] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
alu_y[24] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
alu_y[25] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
alu_y[26] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
alu_y[27] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
alu_y[28] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
alu_y[29] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
alu_y[30] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_y[31] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_comp[0] <= comp.01.DB_MAX_OUTPUT_PORT_TYPE
alu_comp[1] <= comp.10.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|pc:pca
clock => pc_reg[0].CLK
clock => pc_reg[1].CLK
clock => pc_reg[2].CLK
clock => pc_reg[3].CLK
clock => pc_reg[4].CLK
clock => pc_reg[5].CLK
clock => pc_reg[6].CLK
clock => pc_reg[7].CLK
clock => pc_reg[8].CLK
clock => pc_reg[9].CLK
clock => pc_reg[10].CLK
clock => pc_reg[11].CLK
clock => pc_reg[12].CLK
clock => pc_reg[13].CLK
clock => pc_reg[14].CLK
clock => pc_reg[15].CLK
clock => pc_reg[16].CLK
clock => pc_reg[17].CLK
clock => pc_reg[18].CLK
clock => pc_reg[19].CLK
clock => pc_reg[20].CLK
clock => pc_reg[21].CLK
clock => pc_reg[22].CLK
clock => pc_reg[23].CLK
clock => pc_reg[24].CLK
clock => pc_reg[25].CLK
clock => pc_reg[26].CLK
clock => pc_reg[27].CLK
clock => pc_reg[28].CLK
clock => pc_reg[29].CLK
clock => pc_reg[30].CLK
clock => pc_reg[31].CLK
reset => pc_reg[0].ACLR
reset => pc_reg[1].ACLR
reset => pc_reg[2].ACLR
reset => pc_reg[3].ACLR
reset => pc_reg[4].ACLR
reset => pc_reg[5].ACLR
reset => pc_reg[6].ACLR
reset => pc_reg[7].ACLR
reset => pc_reg[8].ACLR
reset => pc_reg[9].ACLR
reset => pc_reg[10].ACLR
reset => pc_reg[11].ACLR
reset => pc_reg[12].ACLR
reset => pc_reg[13].ACLR
reset => pc_reg[14].ACLR
reset => pc_reg[15].ACLR
reset => pc_reg[16].ACLR
reset => pc_reg[17].ACLR
reset => pc_reg[18].ACLR
reset => pc_reg[19].ACLR
reset => pc_reg[20].ACLR
reset => pc_reg[21].ACLR
reset => pc_reg[22].PRESET
reset => pc_reg[23].ACLR
reset => pc_reg[24].ACLR
reset => pc_reg[25].ACLR
reset => pc_reg[26].ACLR
reset => pc_reg[27].ACLR
reset => pc_reg[28].ACLR
reset => pc_reg[29].ACLR
reset => pc_reg[30].ACLR
reset => pc_reg[31].ACLR
pc_next[0] => pc_reg[0].DATAIN
pc_next[1] => pc_reg[1].DATAIN
pc_next[2] => pc_reg[2].DATAIN
pc_next[3] => pc_reg[3].DATAIN
pc_next[4] => pc_reg[4].DATAIN
pc_next[5] => pc_reg[5].DATAIN
pc_next[6] => pc_reg[6].DATAIN
pc_next[7] => pc_reg[7].DATAIN
pc_next[8] => pc_reg[8].DATAIN
pc_next[9] => pc_reg[9].DATAIN
pc_next[10] => pc_reg[10].DATAIN
pc_next[11] => pc_reg[11].DATAIN
pc_next[12] => pc_reg[12].DATAIN
pc_next[13] => pc_reg[13].DATAIN
pc_next[14] => pc_reg[14].DATAIN
pc_next[15] => pc_reg[15].DATAIN
pc_next[16] => pc_reg[16].DATAIN
pc_next[17] => pc_reg[17].DATAIN
pc_next[18] => pc_reg[18].DATAIN
pc_next[19] => pc_reg[19].DATAIN
pc_next[20] => pc_reg[20].DATAIN
pc_next[21] => pc_reg[21].DATAIN
pc_next[22] => pc_reg[22].DATAIN
pc_next[23] => pc_reg[23].DATAIN
pc_next[24] => pc_reg[24].DATAIN
pc_next[25] => pc_reg[25].DATAIN
pc_next[26] => pc_reg[26].DATAIN
pc_next[27] => pc_reg[27].DATAIN
pc_next[28] => pc_reg[28].DATAIN
pc_next[29] => pc_reg[29].DATAIN
pc_next[30] => pc_reg[30].DATAIN
pc_next[31] => pc_reg[31].DATAIN
pc[0] <= pc_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc_reg[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc_reg[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc_reg[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc_reg[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc_reg[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc_reg[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc_reg[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc_reg[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc_reg[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc_reg[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc_reg[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc_reg[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc_reg[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc_reg[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc_reg[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc_reg[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc_reg[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc_reg[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc_reg[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc_reg[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc_reg[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|registers:register_file
clock => regs_31[0].CLK
clock => regs_31[1].CLK
clock => regs_31[2].CLK
clock => regs_31[3].CLK
clock => regs_31[4].CLK
clock => regs_31[5].CLK
clock => regs_31[6].CLK
clock => regs_31[7].CLK
clock => regs_31[8].CLK
clock => regs_31[9].CLK
clock => regs_31[10].CLK
clock => regs_31[11].CLK
clock => regs_31[12].CLK
clock => regs_31[13].CLK
clock => regs_31[14].CLK
clock => regs_31[15].CLK
clock => regs_31[16].CLK
clock => regs_31[17].CLK
clock => regs_31[18].CLK
clock => regs_31[19].CLK
clock => regs_31[20].CLK
clock => regs_31[21].CLK
clock => regs_31[22].CLK
clock => regs_31[23].CLK
clock => regs_31[24].CLK
clock => regs_31[25].CLK
clock => regs_31[26].CLK
clock => regs_31[27].CLK
clock => regs_31[28].CLK
clock => regs_31[29].CLK
clock => regs_31[30].CLK
clock => regs_31[31].CLK
clock => regs_30[0].CLK
clock => regs_30[1].CLK
clock => regs_30[2].CLK
clock => regs_30[3].CLK
clock => regs_30[4].CLK
clock => regs_30[5].CLK
clock => regs_30[6].CLK
clock => regs_30[7].CLK
clock => regs_30[8].CLK
clock => regs_30[9].CLK
clock => regs_30[10].CLK
clock => regs_30[11].CLK
clock => regs_30[12].CLK
clock => regs_30[13].CLK
clock => regs_30[14].CLK
clock => regs_30[15].CLK
clock => regs_30[16].CLK
clock => regs_30[17].CLK
clock => regs_30[18].CLK
clock => regs_30[19].CLK
clock => regs_30[20].CLK
clock => regs_30[21].CLK
clock => regs_30[22].CLK
clock => regs_30[23].CLK
clock => regs_30[24].CLK
clock => regs_30[25].CLK
clock => regs_30[26].CLK
clock => regs_30[27].CLK
clock => regs_30[28].CLK
clock => regs_30[29].CLK
clock => regs_30[30].CLK
clock => regs_30[31].CLK
clock => regs_29[0].CLK
clock => regs_29[1].CLK
clock => regs_29[2].CLK
clock => regs_29[3].CLK
clock => regs_29[4].CLK
clock => regs_29[5].CLK
clock => regs_29[6].CLK
clock => regs_29[7].CLK
clock => regs_29[8].CLK
clock => regs_29[9].CLK
clock => regs_29[10].CLK
clock => regs_29[11].CLK
clock => regs_29[12].CLK
clock => regs_29[13].CLK
clock => regs_29[14].CLK
clock => regs_29[15].CLK
clock => regs_29[16].CLK
clock => regs_29[17].CLK
clock => regs_29[18].CLK
clock => regs_29[19].CLK
clock => regs_29[20].CLK
clock => regs_29[21].CLK
clock => regs_29[22].CLK
clock => regs_29[23].CLK
clock => regs_29[24].CLK
clock => regs_29[25].CLK
clock => regs_29[26].CLK
clock => regs_29[27].CLK
clock => regs_29[28].CLK
clock => regs_29[29].CLK
clock => regs_29[30].CLK
clock => regs_29[31].CLK
clock => regs_28[0].CLK
clock => regs_28[1].CLK
clock => regs_28[2].CLK
clock => regs_28[3].CLK
clock => regs_28[4].CLK
clock => regs_28[5].CLK
clock => regs_28[6].CLK
clock => regs_28[7].CLK
clock => regs_28[8].CLK
clock => regs_28[9].CLK
clock => regs_28[10].CLK
clock => regs_28[11].CLK
clock => regs_28[12].CLK
clock => regs_28[13].CLK
clock => regs_28[14].CLK
clock => regs_28[15].CLK
clock => regs_28[16].CLK
clock => regs_28[17].CLK
clock => regs_28[18].CLK
clock => regs_28[19].CLK
clock => regs_28[20].CLK
clock => regs_28[21].CLK
clock => regs_28[22].CLK
clock => regs_28[23].CLK
clock => regs_28[24].CLK
clock => regs_28[25].CLK
clock => regs_28[26].CLK
clock => regs_28[27].CLK
clock => regs_28[28].CLK
clock => regs_28[29].CLK
clock => regs_28[30].CLK
clock => regs_28[31].CLK
clock => regs_27[0].CLK
clock => regs_27[1].CLK
clock => regs_27[2].CLK
clock => regs_27[3].CLK
clock => regs_27[4].CLK
clock => regs_27[5].CLK
clock => regs_27[6].CLK
clock => regs_27[7].CLK
clock => regs_27[8].CLK
clock => regs_27[9].CLK
clock => regs_27[10].CLK
clock => regs_27[11].CLK
clock => regs_27[12].CLK
clock => regs_27[13].CLK
clock => regs_27[14].CLK
clock => regs_27[15].CLK
clock => regs_27[16].CLK
clock => regs_27[17].CLK
clock => regs_27[18].CLK
clock => regs_27[19].CLK
clock => regs_27[20].CLK
clock => regs_27[21].CLK
clock => regs_27[22].CLK
clock => regs_27[23].CLK
clock => regs_27[24].CLK
clock => regs_27[25].CLK
clock => regs_27[26].CLK
clock => regs_27[27].CLK
clock => regs_27[28].CLK
clock => regs_27[29].CLK
clock => regs_27[30].CLK
clock => regs_27[31].CLK
clock => regs_26[0].CLK
clock => regs_26[1].CLK
clock => regs_26[2].CLK
clock => regs_26[3].CLK
clock => regs_26[4].CLK
clock => regs_26[5].CLK
clock => regs_26[6].CLK
clock => regs_26[7].CLK
clock => regs_26[8].CLK
clock => regs_26[9].CLK
clock => regs_26[10].CLK
clock => regs_26[11].CLK
clock => regs_26[12].CLK
clock => regs_26[13].CLK
clock => regs_26[14].CLK
clock => regs_26[15].CLK
clock => regs_26[16].CLK
clock => regs_26[17].CLK
clock => regs_26[18].CLK
clock => regs_26[19].CLK
clock => regs_26[20].CLK
clock => regs_26[21].CLK
clock => regs_26[22].CLK
clock => regs_26[23].CLK
clock => regs_26[24].CLK
clock => regs_26[25].CLK
clock => regs_26[26].CLK
clock => regs_26[27].CLK
clock => regs_26[28].CLK
clock => regs_26[29].CLK
clock => regs_26[30].CLK
clock => regs_26[31].CLK
clock => regs_25[0].CLK
clock => regs_25[1].CLK
clock => regs_25[2].CLK
clock => regs_25[3].CLK
clock => regs_25[4].CLK
clock => regs_25[5].CLK
clock => regs_25[6].CLK
clock => regs_25[7].CLK
clock => regs_25[8].CLK
clock => regs_25[9].CLK
clock => regs_25[10].CLK
clock => regs_25[11].CLK
clock => regs_25[12].CLK
clock => regs_25[13].CLK
clock => regs_25[14].CLK
clock => regs_25[15].CLK
clock => regs_25[16].CLK
clock => regs_25[17].CLK
clock => regs_25[18].CLK
clock => regs_25[19].CLK
clock => regs_25[20].CLK
clock => regs_25[21].CLK
clock => regs_25[22].CLK
clock => regs_25[23].CLK
clock => regs_25[24].CLK
clock => regs_25[25].CLK
clock => regs_25[26].CLK
clock => regs_25[27].CLK
clock => regs_25[28].CLK
clock => regs_25[29].CLK
clock => regs_25[30].CLK
clock => regs_25[31].CLK
clock => regs_24[0].CLK
clock => regs_24[1].CLK
clock => regs_24[2].CLK
clock => regs_24[3].CLK
clock => regs_24[4].CLK
clock => regs_24[5].CLK
clock => regs_24[6].CLK
clock => regs_24[7].CLK
clock => regs_24[8].CLK
clock => regs_24[9].CLK
clock => regs_24[10].CLK
clock => regs_24[11].CLK
clock => regs_24[12].CLK
clock => regs_24[13].CLK
clock => regs_24[14].CLK
clock => regs_24[15].CLK
clock => regs_24[16].CLK
clock => regs_24[17].CLK
clock => regs_24[18].CLK
clock => regs_24[19].CLK
clock => regs_24[20].CLK
clock => regs_24[21].CLK
clock => regs_24[22].CLK
clock => regs_24[23].CLK
clock => regs_24[24].CLK
clock => regs_24[25].CLK
clock => regs_24[26].CLK
clock => regs_24[27].CLK
clock => regs_24[28].CLK
clock => regs_24[29].CLK
clock => regs_24[30].CLK
clock => regs_24[31].CLK
clock => regs_23[0].CLK
clock => regs_23[1].CLK
clock => regs_23[2].CLK
clock => regs_23[3].CLK
clock => regs_23[4].CLK
clock => regs_23[5].CLK
clock => regs_23[6].CLK
clock => regs_23[7].CLK
clock => regs_23[8].CLK
clock => regs_23[9].CLK
clock => regs_23[10].CLK
clock => regs_23[11].CLK
clock => regs_23[12].CLK
clock => regs_23[13].CLK
clock => regs_23[14].CLK
clock => regs_23[15].CLK
clock => regs_23[16].CLK
clock => regs_23[17].CLK
clock => regs_23[18].CLK
clock => regs_23[19].CLK
clock => regs_23[20].CLK
clock => regs_23[21].CLK
clock => regs_23[22].CLK
clock => regs_23[23].CLK
clock => regs_23[24].CLK
clock => regs_23[25].CLK
clock => regs_23[26].CLK
clock => regs_23[27].CLK
clock => regs_23[28].CLK
clock => regs_23[29].CLK
clock => regs_23[30].CLK
clock => regs_23[31].CLK
clock => regs_22[0].CLK
clock => regs_22[1].CLK
clock => regs_22[2].CLK
clock => regs_22[3].CLK
clock => regs_22[4].CLK
clock => regs_22[5].CLK
clock => regs_22[6].CLK
clock => regs_22[7].CLK
clock => regs_22[8].CLK
clock => regs_22[9].CLK
clock => regs_22[10].CLK
clock => regs_22[11].CLK
clock => regs_22[12].CLK
clock => regs_22[13].CLK
clock => regs_22[14].CLK
clock => regs_22[15].CLK
clock => regs_22[16].CLK
clock => regs_22[17].CLK
clock => regs_22[18].CLK
clock => regs_22[19].CLK
clock => regs_22[20].CLK
clock => regs_22[21].CLK
clock => regs_22[22].CLK
clock => regs_22[23].CLK
clock => regs_22[24].CLK
clock => regs_22[25].CLK
clock => regs_22[26].CLK
clock => regs_22[27].CLK
clock => regs_22[28].CLK
clock => regs_22[29].CLK
clock => regs_22[30].CLK
clock => regs_22[31].CLK
clock => regs_21[0].CLK
clock => regs_21[1].CLK
clock => regs_21[2].CLK
clock => regs_21[3].CLK
clock => regs_21[4].CLK
clock => regs_21[5].CLK
clock => regs_21[6].CLK
clock => regs_21[7].CLK
clock => regs_21[8].CLK
clock => regs_21[9].CLK
clock => regs_21[10].CLK
clock => regs_21[11].CLK
clock => regs_21[12].CLK
clock => regs_21[13].CLK
clock => regs_21[14].CLK
clock => regs_21[15].CLK
clock => regs_21[16].CLK
clock => regs_21[17].CLK
clock => regs_21[18].CLK
clock => regs_21[19].CLK
clock => regs_21[20].CLK
clock => regs_21[21].CLK
clock => regs_21[22].CLK
clock => regs_21[23].CLK
clock => regs_21[24].CLK
clock => regs_21[25].CLK
clock => regs_21[26].CLK
clock => regs_21[27].CLK
clock => regs_21[28].CLK
clock => regs_21[29].CLK
clock => regs_21[30].CLK
clock => regs_21[31].CLK
clock => regs_20[0].CLK
clock => regs_20[1].CLK
clock => regs_20[2].CLK
clock => regs_20[3].CLK
clock => regs_20[4].CLK
clock => regs_20[5].CLK
clock => regs_20[6].CLK
clock => regs_20[7].CLK
clock => regs_20[8].CLK
clock => regs_20[9].CLK
clock => regs_20[10].CLK
clock => regs_20[11].CLK
clock => regs_20[12].CLK
clock => regs_20[13].CLK
clock => regs_20[14].CLK
clock => regs_20[15].CLK
clock => regs_20[16].CLK
clock => regs_20[17].CLK
clock => regs_20[18].CLK
clock => regs_20[19].CLK
clock => regs_20[20].CLK
clock => regs_20[21].CLK
clock => regs_20[22].CLK
clock => regs_20[23].CLK
clock => regs_20[24].CLK
clock => regs_20[25].CLK
clock => regs_20[26].CLK
clock => regs_20[27].CLK
clock => regs_20[28].CLK
clock => regs_20[29].CLK
clock => regs_20[30].CLK
clock => regs_20[31].CLK
clock => regs_19[0].CLK
clock => regs_19[1].CLK
clock => regs_19[2].CLK
clock => regs_19[3].CLK
clock => regs_19[4].CLK
clock => regs_19[5].CLK
clock => regs_19[6].CLK
clock => regs_19[7].CLK
clock => regs_19[8].CLK
clock => regs_19[9].CLK
clock => regs_19[10].CLK
clock => regs_19[11].CLK
clock => regs_19[12].CLK
clock => regs_19[13].CLK
clock => regs_19[14].CLK
clock => regs_19[15].CLK
clock => regs_19[16].CLK
clock => regs_19[17].CLK
clock => regs_19[18].CLK
clock => regs_19[19].CLK
clock => regs_19[20].CLK
clock => regs_19[21].CLK
clock => regs_19[22].CLK
clock => regs_19[23].CLK
clock => regs_19[24].CLK
clock => regs_19[25].CLK
clock => regs_19[26].CLK
clock => regs_19[27].CLK
clock => regs_19[28].CLK
clock => regs_19[29].CLK
clock => regs_19[30].CLK
clock => regs_19[31].CLK
clock => regs_18[0].CLK
clock => regs_18[1].CLK
clock => regs_18[2].CLK
clock => regs_18[3].CLK
clock => regs_18[4].CLK
clock => regs_18[5].CLK
clock => regs_18[6].CLK
clock => regs_18[7].CLK
clock => regs_18[8].CLK
clock => regs_18[9].CLK
clock => regs_18[10].CLK
clock => regs_18[11].CLK
clock => regs_18[12].CLK
clock => regs_18[13].CLK
clock => regs_18[14].CLK
clock => regs_18[15].CLK
clock => regs_18[16].CLK
clock => regs_18[17].CLK
clock => regs_18[18].CLK
clock => regs_18[19].CLK
clock => regs_18[20].CLK
clock => regs_18[21].CLK
clock => regs_18[22].CLK
clock => regs_18[23].CLK
clock => regs_18[24].CLK
clock => regs_18[25].CLK
clock => regs_18[26].CLK
clock => regs_18[27].CLK
clock => regs_18[28].CLK
clock => regs_18[29].CLK
clock => regs_18[30].CLK
clock => regs_18[31].CLK
clock => regs_17[0].CLK
clock => regs_17[1].CLK
clock => regs_17[2].CLK
clock => regs_17[3].CLK
clock => regs_17[4].CLK
clock => regs_17[5].CLK
clock => regs_17[6].CLK
clock => regs_17[7].CLK
clock => regs_17[8].CLK
clock => regs_17[9].CLK
clock => regs_17[10].CLK
clock => regs_17[11].CLK
clock => regs_17[12].CLK
clock => regs_17[13].CLK
clock => regs_17[14].CLK
clock => regs_17[15].CLK
clock => regs_17[16].CLK
clock => regs_17[17].CLK
clock => regs_17[18].CLK
clock => regs_17[19].CLK
clock => regs_17[20].CLK
clock => regs_17[21].CLK
clock => regs_17[22].CLK
clock => regs_17[23].CLK
clock => regs_17[24].CLK
clock => regs_17[25].CLK
clock => regs_17[26].CLK
clock => regs_17[27].CLK
clock => regs_17[28].CLK
clock => regs_17[29].CLK
clock => regs_17[30].CLK
clock => regs_17[31].CLK
clock => regs_16[0].CLK
clock => regs_16[1].CLK
clock => regs_16[2].CLK
clock => regs_16[3].CLK
clock => regs_16[4].CLK
clock => regs_16[5].CLK
clock => regs_16[6].CLK
clock => regs_16[7].CLK
clock => regs_16[8].CLK
clock => regs_16[9].CLK
clock => regs_16[10].CLK
clock => regs_16[11].CLK
clock => regs_16[12].CLK
clock => regs_16[13].CLK
clock => regs_16[14].CLK
clock => regs_16[15].CLK
clock => regs_16[16].CLK
clock => regs_16[17].CLK
clock => regs_16[18].CLK
clock => regs_16[19].CLK
clock => regs_16[20].CLK
clock => regs_16[21].CLK
clock => regs_16[22].CLK
clock => regs_16[23].CLK
clock => regs_16[24].CLK
clock => regs_16[25].CLK
clock => regs_16[26].CLK
clock => regs_16[27].CLK
clock => regs_16[28].CLK
clock => regs_16[29].CLK
clock => regs_16[30].CLK
clock => regs_16[31].CLK
clock => regs_15[0].CLK
clock => regs_15[1].CLK
clock => regs_15[2].CLK
clock => regs_15[3].CLK
clock => regs_15[4].CLK
clock => regs_15[5].CLK
clock => regs_15[6].CLK
clock => regs_15[7].CLK
clock => regs_15[8].CLK
clock => regs_15[9].CLK
clock => regs_15[10].CLK
clock => regs_15[11].CLK
clock => regs_15[12].CLK
clock => regs_15[13].CLK
clock => regs_15[14].CLK
clock => regs_15[15].CLK
clock => regs_15[16].CLK
clock => regs_15[17].CLK
clock => regs_15[18].CLK
clock => regs_15[19].CLK
clock => regs_15[20].CLK
clock => regs_15[21].CLK
clock => regs_15[22].CLK
clock => regs_15[23].CLK
clock => regs_15[24].CLK
clock => regs_15[25].CLK
clock => regs_15[26].CLK
clock => regs_15[27].CLK
clock => regs_15[28].CLK
clock => regs_15[29].CLK
clock => regs_15[30].CLK
clock => regs_15[31].CLK
clock => regs_14[0].CLK
clock => regs_14[1].CLK
clock => regs_14[2].CLK
clock => regs_14[3].CLK
clock => regs_14[4].CLK
clock => regs_14[5].CLK
clock => regs_14[6].CLK
clock => regs_14[7].CLK
clock => regs_14[8].CLK
clock => regs_14[9].CLK
clock => regs_14[10].CLK
clock => regs_14[11].CLK
clock => regs_14[12].CLK
clock => regs_14[13].CLK
clock => regs_14[14].CLK
clock => regs_14[15].CLK
clock => regs_14[16].CLK
clock => regs_14[17].CLK
clock => regs_14[18].CLK
clock => regs_14[19].CLK
clock => regs_14[20].CLK
clock => regs_14[21].CLK
clock => regs_14[22].CLK
clock => regs_14[23].CLK
clock => regs_14[24].CLK
clock => regs_14[25].CLK
clock => regs_14[26].CLK
clock => regs_14[27].CLK
clock => regs_14[28].CLK
clock => regs_14[29].CLK
clock => regs_14[30].CLK
clock => regs_14[31].CLK
clock => regs_13[0].CLK
clock => regs_13[1].CLK
clock => regs_13[2].CLK
clock => regs_13[3].CLK
clock => regs_13[4].CLK
clock => regs_13[5].CLK
clock => regs_13[6].CLK
clock => regs_13[7].CLK
clock => regs_13[8].CLK
clock => regs_13[9].CLK
clock => regs_13[10].CLK
clock => regs_13[11].CLK
clock => regs_13[12].CLK
clock => regs_13[13].CLK
clock => regs_13[14].CLK
clock => regs_13[15].CLK
clock => regs_13[16].CLK
clock => regs_13[17].CLK
clock => regs_13[18].CLK
clock => regs_13[19].CLK
clock => regs_13[20].CLK
clock => regs_13[21].CLK
clock => regs_13[22].CLK
clock => regs_13[23].CLK
clock => regs_13[24].CLK
clock => regs_13[25].CLK
clock => regs_13[26].CLK
clock => regs_13[27].CLK
clock => regs_13[28].CLK
clock => regs_13[29].CLK
clock => regs_13[30].CLK
clock => regs_13[31].CLK
clock => regs_12[0].CLK
clock => regs_12[1].CLK
clock => regs_12[2].CLK
clock => regs_12[3].CLK
clock => regs_12[4].CLK
clock => regs_12[5].CLK
clock => regs_12[6].CLK
clock => regs_12[7].CLK
clock => regs_12[8].CLK
clock => regs_12[9].CLK
clock => regs_12[10].CLK
clock => regs_12[11].CLK
clock => regs_12[12].CLK
clock => regs_12[13].CLK
clock => regs_12[14].CLK
clock => regs_12[15].CLK
clock => regs_12[16].CLK
clock => regs_12[17].CLK
clock => regs_12[18].CLK
clock => regs_12[19].CLK
clock => regs_12[20].CLK
clock => regs_12[21].CLK
clock => regs_12[22].CLK
clock => regs_12[23].CLK
clock => regs_12[24].CLK
clock => regs_12[25].CLK
clock => regs_12[26].CLK
clock => regs_12[27].CLK
clock => regs_12[28].CLK
clock => regs_12[29].CLK
clock => regs_12[30].CLK
clock => regs_12[31].CLK
clock => regs_11[0].CLK
clock => regs_11[1].CLK
clock => regs_11[2].CLK
clock => regs_11[3].CLK
clock => regs_11[4].CLK
clock => regs_11[5].CLK
clock => regs_11[6].CLK
clock => regs_11[7].CLK
clock => regs_11[8].CLK
clock => regs_11[9].CLK
clock => regs_11[10].CLK
clock => regs_11[11].CLK
clock => regs_11[12].CLK
clock => regs_11[13].CLK
clock => regs_11[14].CLK
clock => regs_11[15].CLK
clock => regs_11[16].CLK
clock => regs_11[17].CLK
clock => regs_11[18].CLK
clock => regs_11[19].CLK
clock => regs_11[20].CLK
clock => regs_11[21].CLK
clock => regs_11[22].CLK
clock => regs_11[23].CLK
clock => regs_11[24].CLK
clock => regs_11[25].CLK
clock => regs_11[26].CLK
clock => regs_11[27].CLK
clock => regs_11[28].CLK
clock => regs_11[29].CLK
clock => regs_11[30].CLK
clock => regs_11[31].CLK
clock => regs_10[0].CLK
clock => regs_10[1].CLK
clock => regs_10[2].CLK
clock => regs_10[3].CLK
clock => regs_10[4].CLK
clock => regs_10[5].CLK
clock => regs_10[6].CLK
clock => regs_10[7].CLK
clock => regs_10[8].CLK
clock => regs_10[9].CLK
clock => regs_10[10].CLK
clock => regs_10[11].CLK
clock => regs_10[12].CLK
clock => regs_10[13].CLK
clock => regs_10[14].CLK
clock => regs_10[15].CLK
clock => regs_10[16].CLK
clock => regs_10[17].CLK
clock => regs_10[18].CLK
clock => regs_10[19].CLK
clock => regs_10[20].CLK
clock => regs_10[21].CLK
clock => regs_10[22].CLK
clock => regs_10[23].CLK
clock => regs_10[24].CLK
clock => regs_10[25].CLK
clock => regs_10[26].CLK
clock => regs_10[27].CLK
clock => regs_10[28].CLK
clock => regs_10[29].CLK
clock => regs_10[30].CLK
clock => regs_10[31].CLK
clock => regs_9[0].CLK
clock => regs_9[1].CLK
clock => regs_9[2].CLK
clock => regs_9[3].CLK
clock => regs_9[4].CLK
clock => regs_9[5].CLK
clock => regs_9[6].CLK
clock => regs_9[7].CLK
clock => regs_9[8].CLK
clock => regs_9[9].CLK
clock => regs_9[10].CLK
clock => regs_9[11].CLK
clock => regs_9[12].CLK
clock => regs_9[13].CLK
clock => regs_9[14].CLK
clock => regs_9[15].CLK
clock => regs_9[16].CLK
clock => regs_9[17].CLK
clock => regs_9[18].CLK
clock => regs_9[19].CLK
clock => regs_9[20].CLK
clock => regs_9[21].CLK
clock => regs_9[22].CLK
clock => regs_9[23].CLK
clock => regs_9[24].CLK
clock => regs_9[25].CLK
clock => regs_9[26].CLK
clock => regs_9[27].CLK
clock => regs_9[28].CLK
clock => regs_9[29].CLK
clock => regs_9[30].CLK
clock => regs_9[31].CLK
clock => regs_8[0].CLK
clock => regs_8[1].CLK
clock => regs_8[2].CLK
clock => regs_8[3].CLK
clock => regs_8[4].CLK
clock => regs_8[5].CLK
clock => regs_8[6].CLK
clock => regs_8[7].CLK
clock => regs_8[8].CLK
clock => regs_8[9].CLK
clock => regs_8[10].CLK
clock => regs_8[11].CLK
clock => regs_8[12].CLK
clock => regs_8[13].CLK
clock => regs_8[14].CLK
clock => regs_8[15].CLK
clock => regs_8[16].CLK
clock => regs_8[17].CLK
clock => regs_8[18].CLK
clock => regs_8[19].CLK
clock => regs_8[20].CLK
clock => regs_8[21].CLK
clock => regs_8[22].CLK
clock => regs_8[23].CLK
clock => regs_8[24].CLK
clock => regs_8[25].CLK
clock => regs_8[26].CLK
clock => regs_8[27].CLK
clock => regs_8[28].CLK
clock => regs_8[29].CLK
clock => regs_8[30].CLK
clock => regs_8[31].CLK
clock => regs_7[0].CLK
clock => regs_7[1].CLK
clock => regs_7[2].CLK
clock => regs_7[3].CLK
clock => regs_7[4].CLK
clock => regs_7[5].CLK
clock => regs_7[6].CLK
clock => regs_7[7].CLK
clock => regs_7[8].CLK
clock => regs_7[9].CLK
clock => regs_7[10].CLK
clock => regs_7[11].CLK
clock => regs_7[12].CLK
clock => regs_7[13].CLK
clock => regs_7[14].CLK
clock => regs_7[15].CLK
clock => regs_7[16].CLK
clock => regs_7[17].CLK
clock => regs_7[18].CLK
clock => regs_7[19].CLK
clock => regs_7[20].CLK
clock => regs_7[21].CLK
clock => regs_7[22].CLK
clock => regs_7[23].CLK
clock => regs_7[24].CLK
clock => regs_7[25].CLK
clock => regs_7[26].CLK
clock => regs_7[27].CLK
clock => regs_7[28].CLK
clock => regs_7[29].CLK
clock => regs_7[30].CLK
clock => regs_7[31].CLK
clock => regs_6[0].CLK
clock => regs_6[1].CLK
clock => regs_6[2].CLK
clock => regs_6[3].CLK
clock => regs_6[4].CLK
clock => regs_6[5].CLK
clock => regs_6[6].CLK
clock => regs_6[7].CLK
clock => regs_6[8].CLK
clock => regs_6[9].CLK
clock => regs_6[10].CLK
clock => regs_6[11].CLK
clock => regs_6[12].CLK
clock => regs_6[13].CLK
clock => regs_6[14].CLK
clock => regs_6[15].CLK
clock => regs_6[16].CLK
clock => regs_6[17].CLK
clock => regs_6[18].CLK
clock => regs_6[19].CLK
clock => regs_6[20].CLK
clock => regs_6[21].CLK
clock => regs_6[22].CLK
clock => regs_6[23].CLK
clock => regs_6[24].CLK
clock => regs_6[25].CLK
clock => regs_6[26].CLK
clock => regs_6[27].CLK
clock => regs_6[28].CLK
clock => regs_6[29].CLK
clock => regs_6[30].CLK
clock => regs_6[31].CLK
clock => regs_5[0].CLK
clock => regs_5[1].CLK
clock => regs_5[2].CLK
clock => regs_5[3].CLK
clock => regs_5[4].CLK
clock => regs_5[5].CLK
clock => regs_5[6].CLK
clock => regs_5[7].CLK
clock => regs_5[8].CLK
clock => regs_5[9].CLK
clock => regs_5[10].CLK
clock => regs_5[11].CLK
clock => regs_5[12].CLK
clock => regs_5[13].CLK
clock => regs_5[14].CLK
clock => regs_5[15].CLK
clock => regs_5[16].CLK
clock => regs_5[17].CLK
clock => regs_5[18].CLK
clock => regs_5[19].CLK
clock => regs_5[20].CLK
clock => regs_5[21].CLK
clock => regs_5[22].CLK
clock => regs_5[23].CLK
clock => regs_5[24].CLK
clock => regs_5[25].CLK
clock => regs_5[26].CLK
clock => regs_5[27].CLK
clock => regs_5[28].CLK
clock => regs_5[29].CLK
clock => regs_5[30].CLK
clock => regs_5[31].CLK
clock => regs_4[0].CLK
clock => regs_4[1].CLK
clock => regs_4[2].CLK
clock => regs_4[3].CLK
clock => regs_4[4].CLK
clock => regs_4[5].CLK
clock => regs_4[6].CLK
clock => regs_4[7].CLK
clock => regs_4[8].CLK
clock => regs_4[9].CLK
clock => regs_4[10].CLK
clock => regs_4[11].CLK
clock => regs_4[12].CLK
clock => regs_4[13].CLK
clock => regs_4[14].CLK
clock => regs_4[15].CLK
clock => regs_4[16].CLK
clock => regs_4[17].CLK
clock => regs_4[18].CLK
clock => regs_4[19].CLK
clock => regs_4[20].CLK
clock => regs_4[21].CLK
clock => regs_4[22].CLK
clock => regs_4[23].CLK
clock => regs_4[24].CLK
clock => regs_4[25].CLK
clock => regs_4[26].CLK
clock => regs_4[27].CLK
clock => regs_4[28].CLK
clock => regs_4[29].CLK
clock => regs_4[30].CLK
clock => regs_4[31].CLK
clock => regs_3[0].CLK
clock => regs_3[1].CLK
clock => regs_3[2].CLK
clock => regs_3[3].CLK
clock => regs_3[4].CLK
clock => regs_3[5].CLK
clock => regs_3[6].CLK
clock => regs_3[7].CLK
clock => regs_3[8].CLK
clock => regs_3[9].CLK
clock => regs_3[10].CLK
clock => regs_3[11].CLK
clock => regs_3[12].CLK
clock => regs_3[13].CLK
clock => regs_3[14].CLK
clock => regs_3[15].CLK
clock => regs_3[16].CLK
clock => regs_3[17].CLK
clock => regs_3[18].CLK
clock => regs_3[19].CLK
clock => regs_3[20].CLK
clock => regs_3[21].CLK
clock => regs_3[22].CLK
clock => regs_3[23].CLK
clock => regs_3[24].CLK
clock => regs_3[25].CLK
clock => regs_3[26].CLK
clock => regs_3[27].CLK
clock => regs_3[28].CLK
clock => regs_3[29].CLK
clock => regs_3[30].CLK
clock => regs_3[31].CLK
clock => regs_2[0].CLK
clock => regs_2[1].CLK
clock => regs_2[2].CLK
clock => regs_2[3].CLK
clock => regs_2[4].CLK
clock => regs_2[5].CLK
clock => regs_2[6].CLK
clock => regs_2[7].CLK
clock => regs_2[8].CLK
clock => regs_2[9].CLK
clock => regs_2[10].CLK
clock => regs_2[11].CLK
clock => regs_2[12].CLK
clock => regs_2[13].CLK
clock => regs_2[14].CLK
clock => regs_2[15].CLK
clock => regs_2[16].CLK
clock => regs_2[17].CLK
clock => regs_2[18].CLK
clock => regs_2[19].CLK
clock => regs_2[20].CLK
clock => regs_2[21].CLK
clock => regs_2[22].CLK
clock => regs_2[23].CLK
clock => regs_2[24].CLK
clock => regs_2[25].CLK
clock => regs_2[26].CLK
clock => regs_2[27].CLK
clock => regs_2[28].CLK
clock => regs_2[29].CLK
clock => regs_2[30].CLK
clock => regs_2[31].CLK
clock => regs_1[0].CLK
clock => regs_1[1].CLK
clock => regs_1[2].CLK
clock => regs_1[3].CLK
clock => regs_1[4].CLK
clock => regs_1[5].CLK
clock => regs_1[6].CLK
clock => regs_1[7].CLK
clock => regs_1[8].CLK
clock => regs_1[9].CLK
clock => regs_1[10].CLK
clock => regs_1[11].CLK
clock => regs_1[12].CLK
clock => regs_1[13].CLK
clock => regs_1[14].CLK
clock => regs_1[15].CLK
clock => regs_1[16].CLK
clock => regs_1[17].CLK
clock => regs_1[18].CLK
clock => regs_1[19].CLK
clock => regs_1[20].CLK
clock => regs_1[21].CLK
clock => regs_1[22].CLK
clock => regs_1[23].CLK
clock => regs_1[24].CLK
clock => regs_1[25].CLK
clock => regs_1[26].CLK
clock => regs_1[27].CLK
clock => regs_1[28].CLK
clock => regs_1[29].CLK
clock => regs_1[30].CLK
clock => regs_1[31].CLK
reset => regs_31[0].ACLR
reset => regs_31[1].ACLR
reset => regs_31[2].ACLR
reset => regs_31[3].ACLR
reset => regs_31[4].ACLR
reset => regs_31[5].ACLR
reset => regs_31[6].ACLR
reset => regs_31[7].ACLR
reset => regs_31[8].ACLR
reset => regs_31[9].ACLR
reset => regs_31[10].ACLR
reset => regs_31[11].ACLR
reset => regs_31[12].ACLR
reset => regs_31[13].ACLR
reset => regs_31[14].ACLR
reset => regs_31[15].ACLR
reset => regs_31[16].ACLR
reset => regs_31[17].ACLR
reset => regs_31[18].ACLR
reset => regs_31[19].ACLR
reset => regs_31[20].ACLR
reset => regs_31[21].ACLR
reset => regs_31[22].ACLR
reset => regs_31[23].ACLR
reset => regs_31[24].ACLR
reset => regs_31[25].ACLR
reset => regs_31[26].ACLR
reset => regs_31[27].ACLR
reset => regs_31[28].ACLR
reset => regs_31[29].ACLR
reset => regs_31[30].ACLR
reset => regs_31[31].ACLR
reset => regs_30[0].ACLR
reset => regs_30[1].ACLR
reset => regs_30[2].ACLR
reset => regs_30[3].ACLR
reset => regs_30[4].ACLR
reset => regs_30[5].ACLR
reset => regs_30[6].ACLR
reset => regs_30[7].ACLR
reset => regs_30[8].ACLR
reset => regs_30[9].ACLR
reset => regs_30[10].ACLR
reset => regs_30[11].ACLR
reset => regs_30[12].ACLR
reset => regs_30[13].ACLR
reset => regs_30[14].ACLR
reset => regs_30[15].ACLR
reset => regs_30[16].ACLR
reset => regs_30[17].ACLR
reset => regs_30[18].ACLR
reset => regs_30[19].ACLR
reset => regs_30[20].ACLR
reset => regs_30[21].ACLR
reset => regs_30[22].ACLR
reset => regs_30[23].ACLR
reset => regs_30[24].ACLR
reset => regs_30[25].ACLR
reset => regs_30[26].ACLR
reset => regs_30[27].ACLR
reset => regs_30[28].ACLR
reset => regs_30[29].ACLR
reset => regs_30[30].ACLR
reset => regs_30[31].ACLR
reset => regs_29[0].ACLR
reset => regs_29[1].ACLR
reset => regs_29[2].ACLR
reset => regs_29[3].ACLR
reset => regs_29[4].ACLR
reset => regs_29[5].ACLR
reset => regs_29[6].ACLR
reset => regs_29[7].ACLR
reset => regs_29[8].ACLR
reset => regs_29[9].ACLR
reset => regs_29[10].ACLR
reset => regs_29[11].ACLR
reset => regs_29[12].ACLR
reset => regs_29[13].ACLR
reset => regs_29[14].ACLR
reset => regs_29[15].ACLR
reset => regs_29[16].ACLR
reset => regs_29[17].ACLR
reset => regs_29[18].ACLR
reset => regs_29[19].ACLR
reset => regs_29[20].ACLR
reset => regs_29[21].ACLR
reset => regs_29[22].ACLR
reset => regs_29[23].ACLR
reset => regs_29[24].ACLR
reset => regs_29[25].ACLR
reset => regs_29[26].ACLR
reset => regs_29[27].ACLR
reset => regs_29[28].ACLR
reset => regs_29[29].ACLR
reset => regs_29[30].ACLR
reset => regs_29[31].ACLR
reset => regs_28[0].ACLR
reset => regs_28[1].ACLR
reset => regs_28[2].ACLR
reset => regs_28[3].ACLR
reset => regs_28[4].ACLR
reset => regs_28[5].ACLR
reset => regs_28[6].ACLR
reset => regs_28[7].ACLR
reset => regs_28[8].ACLR
reset => regs_28[9].ACLR
reset => regs_28[10].ACLR
reset => regs_28[11].ACLR
reset => regs_28[12].ACLR
reset => regs_28[13].ACLR
reset => regs_28[14].ACLR
reset => regs_28[15].ACLR
reset => regs_28[16].ACLR
reset => regs_28[17].ACLR
reset => regs_28[18].ACLR
reset => regs_28[19].ACLR
reset => regs_28[20].ACLR
reset => regs_28[21].ACLR
reset => regs_28[22].ACLR
reset => regs_28[23].ACLR
reset => regs_28[24].ACLR
reset => regs_28[25].ACLR
reset => regs_28[26].ACLR
reset => regs_28[27].ACLR
reset => regs_28[28].ACLR
reset => regs_28[29].ACLR
reset => regs_28[30].ACLR
reset => regs_28[31].ACLR
reset => regs_27[0].ACLR
reset => regs_27[1].ACLR
reset => regs_27[2].ACLR
reset => regs_27[3].ACLR
reset => regs_27[4].ACLR
reset => regs_27[5].ACLR
reset => regs_27[6].ACLR
reset => regs_27[7].ACLR
reset => regs_27[8].ACLR
reset => regs_27[9].ACLR
reset => regs_27[10].ACLR
reset => regs_27[11].ACLR
reset => regs_27[12].ACLR
reset => regs_27[13].ACLR
reset => regs_27[14].ACLR
reset => regs_27[15].ACLR
reset => regs_27[16].ACLR
reset => regs_27[17].ACLR
reset => regs_27[18].ACLR
reset => regs_27[19].ACLR
reset => regs_27[20].ACLR
reset => regs_27[21].ACLR
reset => regs_27[22].ACLR
reset => regs_27[23].ACLR
reset => regs_27[24].ACLR
reset => regs_27[25].ACLR
reset => regs_27[26].ACLR
reset => regs_27[27].ACLR
reset => regs_27[28].ACLR
reset => regs_27[29].ACLR
reset => regs_27[30].ACLR
reset => regs_27[31].ACLR
reset => regs_26[0].ACLR
reset => regs_26[1].ACLR
reset => regs_26[2].ACLR
reset => regs_26[3].ACLR
reset => regs_26[4].ACLR
reset => regs_26[5].ACLR
reset => regs_26[6].ACLR
reset => regs_26[7].ACLR
reset => regs_26[8].ACLR
reset => regs_26[9].ACLR
reset => regs_26[10].ACLR
reset => regs_26[11].ACLR
reset => regs_26[12].ACLR
reset => regs_26[13].ACLR
reset => regs_26[14].ACLR
reset => regs_26[15].ACLR
reset => regs_26[16].ACLR
reset => regs_26[17].ACLR
reset => regs_26[18].ACLR
reset => regs_26[19].ACLR
reset => regs_26[20].ACLR
reset => regs_26[21].ACLR
reset => regs_26[22].ACLR
reset => regs_26[23].ACLR
reset => regs_26[24].ACLR
reset => regs_26[25].ACLR
reset => regs_26[26].ACLR
reset => regs_26[27].ACLR
reset => regs_26[28].ACLR
reset => regs_26[29].ACLR
reset => regs_26[30].ACLR
reset => regs_26[31].ACLR
reset => regs_25[0].ACLR
reset => regs_25[1].ACLR
reset => regs_25[2].ACLR
reset => regs_25[3].ACLR
reset => regs_25[4].ACLR
reset => regs_25[5].ACLR
reset => regs_25[6].ACLR
reset => regs_25[7].ACLR
reset => regs_25[8].ACLR
reset => regs_25[9].ACLR
reset => regs_25[10].ACLR
reset => regs_25[11].ACLR
reset => regs_25[12].ACLR
reset => regs_25[13].ACLR
reset => regs_25[14].ACLR
reset => regs_25[15].ACLR
reset => regs_25[16].ACLR
reset => regs_25[17].ACLR
reset => regs_25[18].ACLR
reset => regs_25[19].ACLR
reset => regs_25[20].ACLR
reset => regs_25[21].ACLR
reset => regs_25[22].ACLR
reset => regs_25[23].ACLR
reset => regs_25[24].ACLR
reset => regs_25[25].ACLR
reset => regs_25[26].ACLR
reset => regs_25[27].ACLR
reset => regs_25[28].ACLR
reset => regs_25[29].ACLR
reset => regs_25[30].ACLR
reset => regs_25[31].ACLR
reset => regs_24[0].ACLR
reset => regs_24[1].ACLR
reset => regs_24[2].ACLR
reset => regs_24[3].ACLR
reset => regs_24[4].ACLR
reset => regs_24[5].ACLR
reset => regs_24[6].ACLR
reset => regs_24[7].ACLR
reset => regs_24[8].ACLR
reset => regs_24[9].ACLR
reset => regs_24[10].ACLR
reset => regs_24[11].ACLR
reset => regs_24[12].ACLR
reset => regs_24[13].ACLR
reset => regs_24[14].ACLR
reset => regs_24[15].ACLR
reset => regs_24[16].ACLR
reset => regs_24[17].ACLR
reset => regs_24[18].ACLR
reset => regs_24[19].ACLR
reset => regs_24[20].ACLR
reset => regs_24[21].ACLR
reset => regs_24[22].ACLR
reset => regs_24[23].ACLR
reset => regs_24[24].ACLR
reset => regs_24[25].ACLR
reset => regs_24[26].ACLR
reset => regs_24[27].ACLR
reset => regs_24[28].ACLR
reset => regs_24[29].ACLR
reset => regs_24[30].ACLR
reset => regs_24[31].ACLR
reset => regs_23[0].ACLR
reset => regs_23[1].ACLR
reset => regs_23[2].ACLR
reset => regs_23[3].ACLR
reset => regs_23[4].ACLR
reset => regs_23[5].ACLR
reset => regs_23[6].ACLR
reset => regs_23[7].ACLR
reset => regs_23[8].ACLR
reset => regs_23[9].ACLR
reset => regs_23[10].ACLR
reset => regs_23[11].ACLR
reset => regs_23[12].ACLR
reset => regs_23[13].ACLR
reset => regs_23[14].ACLR
reset => regs_23[15].ACLR
reset => regs_23[16].ACLR
reset => regs_23[17].ACLR
reset => regs_23[18].ACLR
reset => regs_23[19].ACLR
reset => regs_23[20].ACLR
reset => regs_23[21].ACLR
reset => regs_23[22].ACLR
reset => regs_23[23].ACLR
reset => regs_23[24].ACLR
reset => regs_23[25].ACLR
reset => regs_23[26].ACLR
reset => regs_23[27].ACLR
reset => regs_23[28].ACLR
reset => regs_23[29].ACLR
reset => regs_23[30].ACLR
reset => regs_23[31].ACLR
reset => regs_22[0].ACLR
reset => regs_22[1].ACLR
reset => regs_22[2].ACLR
reset => regs_22[3].ACLR
reset => regs_22[4].ACLR
reset => regs_22[5].ACLR
reset => regs_22[6].ACLR
reset => regs_22[7].ACLR
reset => regs_22[8].ACLR
reset => regs_22[9].ACLR
reset => regs_22[10].ACLR
reset => regs_22[11].ACLR
reset => regs_22[12].ACLR
reset => regs_22[13].ACLR
reset => regs_22[14].ACLR
reset => regs_22[15].ACLR
reset => regs_22[16].ACLR
reset => regs_22[17].ACLR
reset => regs_22[18].ACLR
reset => regs_22[19].ACLR
reset => regs_22[20].ACLR
reset => regs_22[21].ACLR
reset => regs_22[22].ACLR
reset => regs_22[23].ACLR
reset => regs_22[24].ACLR
reset => regs_22[25].ACLR
reset => regs_22[26].ACLR
reset => regs_22[27].ACLR
reset => regs_22[28].ACLR
reset => regs_22[29].ACLR
reset => regs_22[30].ACLR
reset => regs_22[31].ACLR
reset => regs_21[0].ACLR
reset => regs_21[1].ACLR
reset => regs_21[2].ACLR
reset => regs_21[3].ACLR
reset => regs_21[4].ACLR
reset => regs_21[5].ACLR
reset => regs_21[6].ACLR
reset => regs_21[7].ACLR
reset => regs_21[8].ACLR
reset => regs_21[9].ACLR
reset => regs_21[10].ACLR
reset => regs_21[11].ACLR
reset => regs_21[12].ACLR
reset => regs_21[13].ACLR
reset => regs_21[14].ACLR
reset => regs_21[15].ACLR
reset => regs_21[16].ACLR
reset => regs_21[17].ACLR
reset => regs_21[18].ACLR
reset => regs_21[19].ACLR
reset => regs_21[20].ACLR
reset => regs_21[21].ACLR
reset => regs_21[22].ACLR
reset => regs_21[23].ACLR
reset => regs_21[24].ACLR
reset => regs_21[25].ACLR
reset => regs_21[26].ACLR
reset => regs_21[27].ACLR
reset => regs_21[28].ACLR
reset => regs_21[29].ACLR
reset => regs_21[30].ACLR
reset => regs_21[31].ACLR
reset => regs_20[0].ACLR
reset => regs_20[1].ACLR
reset => regs_20[2].ACLR
reset => regs_20[3].ACLR
reset => regs_20[4].ACLR
reset => regs_20[5].ACLR
reset => regs_20[6].ACLR
reset => regs_20[7].ACLR
reset => regs_20[8].ACLR
reset => regs_20[9].ACLR
reset => regs_20[10].ACLR
reset => regs_20[11].ACLR
reset => regs_20[12].ACLR
reset => regs_20[13].ACLR
reset => regs_20[14].ACLR
reset => regs_20[15].ACLR
reset => regs_20[16].ACLR
reset => regs_20[17].ACLR
reset => regs_20[18].ACLR
reset => regs_20[19].ACLR
reset => regs_20[20].ACLR
reset => regs_20[21].ACLR
reset => regs_20[22].ACLR
reset => regs_20[23].ACLR
reset => regs_20[24].ACLR
reset => regs_20[25].ACLR
reset => regs_20[26].ACLR
reset => regs_20[27].ACLR
reset => regs_20[28].ACLR
reset => regs_20[29].ACLR
reset => regs_20[30].ACLR
reset => regs_20[31].ACLR
reset => regs_19[0].ACLR
reset => regs_19[1].ACLR
reset => regs_19[2].ACLR
reset => regs_19[3].ACLR
reset => regs_19[4].ACLR
reset => regs_19[5].ACLR
reset => regs_19[6].ACLR
reset => regs_19[7].ACLR
reset => regs_19[8].ACLR
reset => regs_19[9].ACLR
reset => regs_19[10].ACLR
reset => regs_19[11].ACLR
reset => regs_19[12].ACLR
reset => regs_19[13].ACLR
reset => regs_19[14].ACLR
reset => regs_19[15].ACLR
reset => regs_19[16].ACLR
reset => regs_19[17].ACLR
reset => regs_19[18].ACLR
reset => regs_19[19].ACLR
reset => regs_19[20].ACLR
reset => regs_19[21].ACLR
reset => regs_19[22].ACLR
reset => regs_19[23].ACLR
reset => regs_19[24].ACLR
reset => regs_19[25].ACLR
reset => regs_19[26].ACLR
reset => regs_19[27].ACLR
reset => regs_19[28].ACLR
reset => regs_19[29].ACLR
reset => regs_19[30].ACLR
reset => regs_19[31].ACLR
reset => regs_18[0].ACLR
reset => regs_18[1].ACLR
reset => regs_18[2].ACLR
reset => regs_18[3].ACLR
reset => regs_18[4].ACLR
reset => regs_18[5].ACLR
reset => regs_18[6].ACLR
reset => regs_18[7].ACLR
reset => regs_18[8].ACLR
reset => regs_18[9].ACLR
reset => regs_18[10].ACLR
reset => regs_18[11].ACLR
reset => regs_18[12].ACLR
reset => regs_18[13].ACLR
reset => regs_18[14].ACLR
reset => regs_18[15].ACLR
reset => regs_18[16].ACLR
reset => regs_18[17].ACLR
reset => regs_18[18].ACLR
reset => regs_18[19].ACLR
reset => regs_18[20].ACLR
reset => regs_18[21].ACLR
reset => regs_18[22].ACLR
reset => regs_18[23].ACLR
reset => regs_18[24].ACLR
reset => regs_18[25].ACLR
reset => regs_18[26].ACLR
reset => regs_18[27].ACLR
reset => regs_18[28].ACLR
reset => regs_18[29].ACLR
reset => regs_18[30].ACLR
reset => regs_18[31].ACLR
reset => regs_17[0].ACLR
reset => regs_17[1].ACLR
reset => regs_17[2].ACLR
reset => regs_17[3].ACLR
reset => regs_17[4].ACLR
reset => regs_17[5].ACLR
reset => regs_17[6].ACLR
reset => regs_17[7].ACLR
reset => regs_17[8].ACLR
reset => regs_17[9].ACLR
reset => regs_17[10].ACLR
reset => regs_17[11].ACLR
reset => regs_17[12].ACLR
reset => regs_17[13].ACLR
reset => regs_17[14].ACLR
reset => regs_17[15].ACLR
reset => regs_17[16].ACLR
reset => regs_17[17].ACLR
reset => regs_17[18].ACLR
reset => regs_17[19].ACLR
reset => regs_17[20].ACLR
reset => regs_17[21].ACLR
reset => regs_17[22].ACLR
reset => regs_17[23].ACLR
reset => regs_17[24].ACLR
reset => regs_17[25].ACLR
reset => regs_17[26].ACLR
reset => regs_17[27].ACLR
reset => regs_17[28].ACLR
reset => regs_17[29].ACLR
reset => regs_17[30].ACLR
reset => regs_17[31].ACLR
reset => regs_16[0].ACLR
reset => regs_16[1].ACLR
reset => regs_16[2].ACLR
reset => regs_16[3].ACLR
reset => regs_16[4].ACLR
reset => regs_16[5].ACLR
reset => regs_16[6].ACLR
reset => regs_16[7].ACLR
reset => regs_16[8].ACLR
reset => regs_16[9].ACLR
reset => regs_16[10].ACLR
reset => regs_16[11].ACLR
reset => regs_16[12].ACLR
reset => regs_16[13].ACLR
reset => regs_16[14].ACLR
reset => regs_16[15].ACLR
reset => regs_16[16].ACLR
reset => regs_16[17].ACLR
reset => regs_16[18].ACLR
reset => regs_16[19].ACLR
reset => regs_16[20].ACLR
reset => regs_16[21].ACLR
reset => regs_16[22].ACLR
reset => regs_16[23].ACLR
reset => regs_16[24].ACLR
reset => regs_16[25].ACLR
reset => regs_16[26].ACLR
reset => regs_16[27].ACLR
reset => regs_16[28].ACLR
reset => regs_16[29].ACLR
reset => regs_16[30].ACLR
reset => regs_16[31].ACLR
reset => regs_15[0].ACLR
reset => regs_15[1].ACLR
reset => regs_15[2].ACLR
reset => regs_15[3].ACLR
reset => regs_15[4].ACLR
reset => regs_15[5].ACLR
reset => regs_15[6].ACLR
reset => regs_15[7].ACLR
reset => regs_15[8].ACLR
reset => regs_15[9].ACLR
reset => regs_15[10].ACLR
reset => regs_15[11].ACLR
reset => regs_15[12].ACLR
reset => regs_15[13].ACLR
reset => regs_15[14].ACLR
reset => regs_15[15].ACLR
reset => regs_15[16].ACLR
reset => regs_15[17].ACLR
reset => regs_15[18].ACLR
reset => regs_15[19].ACLR
reset => regs_15[20].ACLR
reset => regs_15[21].ACLR
reset => regs_15[22].ACLR
reset => regs_15[23].ACLR
reset => regs_15[24].ACLR
reset => regs_15[25].ACLR
reset => regs_15[26].ACLR
reset => regs_15[27].ACLR
reset => regs_15[28].ACLR
reset => regs_15[29].ACLR
reset => regs_15[30].ACLR
reset => regs_15[31].ACLR
reset => regs_14[0].ACLR
reset => regs_14[1].ACLR
reset => regs_14[2].ACLR
reset => regs_14[3].ACLR
reset => regs_14[4].ACLR
reset => regs_14[5].ACLR
reset => regs_14[6].ACLR
reset => regs_14[7].ACLR
reset => regs_14[8].ACLR
reset => regs_14[9].ACLR
reset => regs_14[10].ACLR
reset => regs_14[11].ACLR
reset => regs_14[12].ACLR
reset => regs_14[13].ACLR
reset => regs_14[14].ACLR
reset => regs_14[15].ACLR
reset => regs_14[16].ACLR
reset => regs_14[17].ACLR
reset => regs_14[18].ACLR
reset => regs_14[19].ACLR
reset => regs_14[20].ACLR
reset => regs_14[21].ACLR
reset => regs_14[22].ACLR
reset => regs_14[23].ACLR
reset => regs_14[24].ACLR
reset => regs_14[25].ACLR
reset => regs_14[26].ACLR
reset => regs_14[27].ACLR
reset => regs_14[28].ACLR
reset => regs_14[29].ACLR
reset => regs_14[30].ACLR
reset => regs_14[31].ACLR
reset => regs_13[0].ACLR
reset => regs_13[1].ACLR
reset => regs_13[2].ACLR
reset => regs_13[3].ACLR
reset => regs_13[4].ACLR
reset => regs_13[5].ACLR
reset => regs_13[6].ACLR
reset => regs_13[7].ACLR
reset => regs_13[8].ACLR
reset => regs_13[9].ACLR
reset => regs_13[10].ACLR
reset => regs_13[11].ACLR
reset => regs_13[12].ACLR
reset => regs_13[13].ACLR
reset => regs_13[14].ACLR
reset => regs_13[15].ACLR
reset => regs_13[16].ACLR
reset => regs_13[17].ACLR
reset => regs_13[18].ACLR
reset => regs_13[19].ACLR
reset => regs_13[20].ACLR
reset => regs_13[21].ACLR
reset => regs_13[22].ACLR
reset => regs_13[23].ACLR
reset => regs_13[24].ACLR
reset => regs_13[25].ACLR
reset => regs_13[26].ACLR
reset => regs_13[27].ACLR
reset => regs_13[28].ACLR
reset => regs_13[29].ACLR
reset => regs_13[30].ACLR
reset => regs_13[31].ACLR
reset => regs_12[0].ACLR
reset => regs_12[1].ACLR
reset => regs_12[2].ACLR
reset => regs_12[3].ACLR
reset => regs_12[4].ACLR
reset => regs_12[5].ACLR
reset => regs_12[6].ACLR
reset => regs_12[7].ACLR
reset => regs_12[8].ACLR
reset => regs_12[9].ACLR
reset => regs_12[10].ACLR
reset => regs_12[11].ACLR
reset => regs_12[12].ACLR
reset => regs_12[13].ACLR
reset => regs_12[14].ACLR
reset => regs_12[15].ACLR
reset => regs_12[16].ACLR
reset => regs_12[17].ACLR
reset => regs_12[18].ACLR
reset => regs_12[19].ACLR
reset => regs_12[20].ACLR
reset => regs_12[21].ACLR
reset => regs_12[22].ACLR
reset => regs_12[23].ACLR
reset => regs_12[24].ACLR
reset => regs_12[25].ACLR
reset => regs_12[26].ACLR
reset => regs_12[27].ACLR
reset => regs_12[28].ACLR
reset => regs_12[29].ACLR
reset => regs_12[30].ACLR
reset => regs_12[31].ACLR
reset => regs_11[0].ACLR
reset => regs_11[1].ACLR
reset => regs_11[2].ACLR
reset => regs_11[3].ACLR
reset => regs_11[4].ACLR
reset => regs_11[5].ACLR
reset => regs_11[6].ACLR
reset => regs_11[7].ACLR
reset => regs_11[8].ACLR
reset => regs_11[9].ACLR
reset => regs_11[10].ACLR
reset => regs_11[11].ACLR
reset => regs_11[12].ACLR
reset => regs_11[13].ACLR
reset => regs_11[14].ACLR
reset => regs_11[15].ACLR
reset => regs_11[16].ACLR
reset => regs_11[17].ACLR
reset => regs_11[18].ACLR
reset => regs_11[19].ACLR
reset => regs_11[20].ACLR
reset => regs_11[21].ACLR
reset => regs_11[22].ACLR
reset => regs_11[23].ACLR
reset => regs_11[24].ACLR
reset => regs_11[25].ACLR
reset => regs_11[26].ACLR
reset => regs_11[27].ACLR
reset => regs_11[28].ACLR
reset => regs_11[29].ACLR
reset => regs_11[30].ACLR
reset => regs_11[31].ACLR
reset => regs_10[0].ACLR
reset => regs_10[1].ACLR
reset => regs_10[2].ACLR
reset => regs_10[3].ACLR
reset => regs_10[4].ACLR
reset => regs_10[5].ACLR
reset => regs_10[6].ACLR
reset => regs_10[7].ACLR
reset => regs_10[8].ACLR
reset => regs_10[9].ACLR
reset => regs_10[10].ACLR
reset => regs_10[11].ACLR
reset => regs_10[12].ACLR
reset => regs_10[13].ACLR
reset => regs_10[14].ACLR
reset => regs_10[15].ACLR
reset => regs_10[16].ACLR
reset => regs_10[17].ACLR
reset => regs_10[18].ACLR
reset => regs_10[19].ACLR
reset => regs_10[20].ACLR
reset => regs_10[21].ACLR
reset => regs_10[22].ACLR
reset => regs_10[23].ACLR
reset => regs_10[24].ACLR
reset => regs_10[25].ACLR
reset => regs_10[26].ACLR
reset => regs_10[27].ACLR
reset => regs_10[28].ACLR
reset => regs_10[29].ACLR
reset => regs_10[30].ACLR
reset => regs_10[31].ACLR
reset => regs_9[0].ACLR
reset => regs_9[1].ACLR
reset => regs_9[2].ACLR
reset => regs_9[3].ACLR
reset => regs_9[4].ACLR
reset => regs_9[5].ACLR
reset => regs_9[6].ACLR
reset => regs_9[7].ACLR
reset => regs_9[8].ACLR
reset => regs_9[9].ACLR
reset => regs_9[10].ACLR
reset => regs_9[11].ACLR
reset => regs_9[12].ACLR
reset => regs_9[13].ACLR
reset => regs_9[14].ACLR
reset => regs_9[15].ACLR
reset => regs_9[16].ACLR
reset => regs_9[17].ACLR
reset => regs_9[18].ACLR
reset => regs_9[19].ACLR
reset => regs_9[20].ACLR
reset => regs_9[21].ACLR
reset => regs_9[22].ACLR
reset => regs_9[23].ACLR
reset => regs_9[24].ACLR
reset => regs_9[25].ACLR
reset => regs_9[26].ACLR
reset => regs_9[27].ACLR
reset => regs_9[28].ACLR
reset => regs_9[29].ACLR
reset => regs_9[30].ACLR
reset => regs_9[31].ACLR
reset => regs_8[0].ACLR
reset => regs_8[1].ACLR
reset => regs_8[2].ACLR
reset => regs_8[3].ACLR
reset => regs_8[4].ACLR
reset => regs_8[5].ACLR
reset => regs_8[6].ACLR
reset => regs_8[7].ACLR
reset => regs_8[8].ACLR
reset => regs_8[9].ACLR
reset => regs_8[10].ACLR
reset => regs_8[11].ACLR
reset => regs_8[12].ACLR
reset => regs_8[13].ACLR
reset => regs_8[14].ACLR
reset => regs_8[15].ACLR
reset => regs_8[16].ACLR
reset => regs_8[17].ACLR
reset => regs_8[18].ACLR
reset => regs_8[19].ACLR
reset => regs_8[20].ACLR
reset => regs_8[21].ACLR
reset => regs_8[22].ACLR
reset => regs_8[23].ACLR
reset => regs_8[24].ACLR
reset => regs_8[25].ACLR
reset => regs_8[26].ACLR
reset => regs_8[27].ACLR
reset => regs_8[28].ACLR
reset => regs_8[29].ACLR
reset => regs_8[30].ACLR
reset => regs_8[31].ACLR
reset => regs_7[0].ACLR
reset => regs_7[1].ACLR
reset => regs_7[2].ACLR
reset => regs_7[3].ACLR
reset => regs_7[4].ACLR
reset => regs_7[5].ACLR
reset => regs_7[6].ACLR
reset => regs_7[7].ACLR
reset => regs_7[8].ACLR
reset => regs_7[9].ACLR
reset => regs_7[10].ACLR
reset => regs_7[11].ACLR
reset => regs_7[12].ACLR
reset => regs_7[13].ACLR
reset => regs_7[14].ACLR
reset => regs_7[15].ACLR
reset => regs_7[16].ACLR
reset => regs_7[17].ACLR
reset => regs_7[18].ACLR
reset => regs_7[19].ACLR
reset => regs_7[20].ACLR
reset => regs_7[21].ACLR
reset => regs_7[22].ACLR
reset => regs_7[23].ACLR
reset => regs_7[24].ACLR
reset => regs_7[25].ACLR
reset => regs_7[26].ACLR
reset => regs_7[27].ACLR
reset => regs_7[28].ACLR
reset => regs_7[29].ACLR
reset => regs_7[30].ACLR
reset => regs_7[31].ACLR
reset => regs_6[0].ACLR
reset => regs_6[1].ACLR
reset => regs_6[2].ACLR
reset => regs_6[3].ACLR
reset => regs_6[4].ACLR
reset => regs_6[5].ACLR
reset => regs_6[6].ACLR
reset => regs_6[7].ACLR
reset => regs_6[8].ACLR
reset => regs_6[9].ACLR
reset => regs_6[10].ACLR
reset => regs_6[11].ACLR
reset => regs_6[12].ACLR
reset => regs_6[13].ACLR
reset => regs_6[14].ACLR
reset => regs_6[15].ACLR
reset => regs_6[16].ACLR
reset => regs_6[17].ACLR
reset => regs_6[18].ACLR
reset => regs_6[19].ACLR
reset => regs_6[20].ACLR
reset => regs_6[21].ACLR
reset => regs_6[22].ACLR
reset => regs_6[23].ACLR
reset => regs_6[24].ACLR
reset => regs_6[25].ACLR
reset => regs_6[26].ACLR
reset => regs_6[27].ACLR
reset => regs_6[28].ACLR
reset => regs_6[29].ACLR
reset => regs_6[30].ACLR
reset => regs_6[31].ACLR
reset => regs_5[0].ACLR
reset => regs_5[1].ACLR
reset => regs_5[2].ACLR
reset => regs_5[3].ACLR
reset => regs_5[4].ACLR
reset => regs_5[5].ACLR
reset => regs_5[6].ACLR
reset => regs_5[7].ACLR
reset => regs_5[8].ACLR
reset => regs_5[9].ACLR
reset => regs_5[10].ACLR
reset => regs_5[11].ACLR
reset => regs_5[12].ACLR
reset => regs_5[13].ACLR
reset => regs_5[14].ACLR
reset => regs_5[15].ACLR
reset => regs_5[16].ACLR
reset => regs_5[17].ACLR
reset => regs_5[18].ACLR
reset => regs_5[19].ACLR
reset => regs_5[20].ACLR
reset => regs_5[21].ACLR
reset => regs_5[22].ACLR
reset => regs_5[23].ACLR
reset => regs_5[24].ACLR
reset => regs_5[25].ACLR
reset => regs_5[26].ACLR
reset => regs_5[27].ACLR
reset => regs_5[28].ACLR
reset => regs_5[29].ACLR
reset => regs_5[30].ACLR
reset => regs_5[31].ACLR
reset => regs_4[0].ACLR
reset => regs_4[1].ACLR
reset => regs_4[2].ACLR
reset => regs_4[3].ACLR
reset => regs_4[4].ACLR
reset => regs_4[5].ACLR
reset => regs_4[6].ACLR
reset => regs_4[7].ACLR
reset => regs_4[8].ACLR
reset => regs_4[9].ACLR
reset => regs_4[10].ACLR
reset => regs_4[11].ACLR
reset => regs_4[12].ACLR
reset => regs_4[13].ACLR
reset => regs_4[14].ACLR
reset => regs_4[15].ACLR
reset => regs_4[16].ACLR
reset => regs_4[17].ACLR
reset => regs_4[18].ACLR
reset => regs_4[19].ACLR
reset => regs_4[20].ACLR
reset => regs_4[21].ACLR
reset => regs_4[22].ACLR
reset => regs_4[23].ACLR
reset => regs_4[24].ACLR
reset => regs_4[25].ACLR
reset => regs_4[26].ACLR
reset => regs_4[27].ACLR
reset => regs_4[28].ACLR
reset => regs_4[29].ACLR
reset => regs_4[30].ACLR
reset => regs_4[31].ACLR
reset => regs_3[0].ACLR
reset => regs_3[1].ACLR
reset => regs_3[2].ACLR
reset => regs_3[3].ACLR
reset => regs_3[4].ACLR
reset => regs_3[5].ACLR
reset => regs_3[6].ACLR
reset => regs_3[7].ACLR
reset => regs_3[8].ACLR
reset => regs_3[9].ACLR
reset => regs_3[10].ACLR
reset => regs_3[11].ACLR
reset => regs_3[12].ACLR
reset => regs_3[13].ACLR
reset => regs_3[14].ACLR
reset => regs_3[15].ACLR
reset => regs_3[16].ACLR
reset => regs_3[17].ACLR
reset => regs_3[18].ACLR
reset => regs_3[19].ACLR
reset => regs_3[20].ACLR
reset => regs_3[21].ACLR
reset => regs_3[22].ACLR
reset => regs_3[23].ACLR
reset => regs_3[24].ACLR
reset => regs_3[25].ACLR
reset => regs_3[26].ACLR
reset => regs_3[27].ACLR
reset => regs_3[28].ACLR
reset => regs_3[29].ACLR
reset => regs_3[30].ACLR
reset => regs_3[31].ACLR
reset => regs_2[0].ACLR
reset => regs_2[1].ACLR
reset => regs_2[2].ACLR
reset => regs_2[3].ACLR
reset => regs_2[4].ACLR
reset => regs_2[5].ACLR
reset => regs_2[6].ACLR
reset => regs_2[7].ACLR
reset => regs_2[8].ACLR
reset => regs_2[9].ACLR
reset => regs_2[10].ACLR
reset => regs_2[11].ACLR
reset => regs_2[12].ACLR
reset => regs_2[13].ACLR
reset => regs_2[14].ACLR
reset => regs_2[15].ACLR
reset => regs_2[16].ACLR
reset => regs_2[17].ACLR
reset => regs_2[18].ACLR
reset => regs_2[19].ACLR
reset => regs_2[20].ACLR
reset => regs_2[21].ACLR
reset => regs_2[22].ACLR
reset => regs_2[23].ACLR
reset => regs_2[24].ACLR
reset => regs_2[25].ACLR
reset => regs_2[26].ACLR
reset => regs_2[27].ACLR
reset => regs_2[28].ACLR
reset => regs_2[29].ACLR
reset => regs_2[30].ACLR
reset => regs_2[31].ACLR
reset => regs_1[0].ACLR
reset => regs_1[1].ACLR
reset => regs_1[2].ACLR
reset => regs_1[3].ACLR
reset => regs_1[4].ACLR
reset => regs_1[5].ACLR
reset => regs_1[6].ACLR
reset => regs_1[7].ACLR
reset => regs_1[8].ACLR
reset => regs_1[9].ACLR
reset => regs_1[10].ACLR
reset => regs_1[11].ACLR
reset => regs_1[12].ACLR
reset => regs_1[13].ACLR
reset => regs_1[14].ACLR
reset => regs_1[15].ACLR
reset => regs_1[16].ACLR
reset => regs_1[17].ACLR
reset => regs_1[18].ACLR
reset => regs_1[19].ACLR
reset => regs_1[20].ACLR
reset => regs_1[21].ACLR
reset => regs_1[22].ACLR
reset => regs_1[23].ACLR
reset => regs_1[24].ACLR
reset => regs_1[25].ACLR
reset => regs_1[26].ACLR
reset => regs_1[27].ACLR
reset => regs_1[28].ACLR
reset => regs_1[29].ACLR
reset => regs_1[30].ACLR
reset => regs_1[31].ACLR
reg_read_idx1[0] => Equal0.IN4
reg_read_idx1[0] => Equal1.IN0
reg_read_idx1[0] => Equal2.IN4
reg_read_idx1[0] => Equal3.IN1
reg_read_idx1[0] => Equal4.IN4
reg_read_idx1[0] => Equal5.IN1
reg_read_idx1[0] => Equal6.IN4
reg_read_idx1[0] => Equal7.IN2
reg_read_idx1[0] => Equal8.IN4
reg_read_idx1[0] => Equal9.IN1
reg_read_idx1[0] => Equal10.IN4
reg_read_idx1[0] => Equal11.IN2
reg_read_idx1[0] => Equal12.IN4
reg_read_idx1[0] => Equal13.IN2
reg_read_idx1[0] => Equal14.IN4
reg_read_idx1[0] => Equal15.IN3
reg_read_idx1[0] => Equal16.IN4
reg_read_idx1[0] => Equal17.IN1
reg_read_idx1[0] => Equal18.IN4
reg_read_idx1[0] => Equal19.IN2
reg_read_idx1[0] => Equal20.IN4
reg_read_idx1[0] => Equal21.IN2
reg_read_idx1[0] => Equal22.IN4
reg_read_idx1[0] => Equal23.IN3
reg_read_idx1[0] => Equal24.IN4
reg_read_idx1[0] => Equal25.IN2
reg_read_idx1[0] => Equal26.IN4
reg_read_idx1[0] => Equal27.IN3
reg_read_idx1[0] => Equal28.IN4
reg_read_idx1[0] => Equal29.IN3
reg_read_idx1[0] => Equal30.IN4
reg_read_idx1[1] => Equal0.IN3
reg_read_idx1[1] => Equal1.IN4
reg_read_idx1[1] => Equal2.IN0
reg_read_idx1[1] => Equal3.IN0
reg_read_idx1[1] => Equal4.IN3
reg_read_idx1[1] => Equal5.IN4
reg_read_idx1[1] => Equal6.IN1
reg_read_idx1[1] => Equal7.IN1
reg_read_idx1[1] => Equal8.IN3
reg_read_idx1[1] => Equal9.IN4
reg_read_idx1[1] => Equal10.IN1
reg_read_idx1[1] => Equal11.IN1
reg_read_idx1[1] => Equal12.IN3
reg_read_idx1[1] => Equal13.IN4
reg_read_idx1[1] => Equal14.IN2
reg_read_idx1[1] => Equal15.IN2
reg_read_idx1[1] => Equal16.IN3
reg_read_idx1[1] => Equal17.IN4
reg_read_idx1[1] => Equal18.IN1
reg_read_idx1[1] => Equal19.IN1
reg_read_idx1[1] => Equal20.IN3
reg_read_idx1[1] => Equal21.IN4
reg_read_idx1[1] => Equal22.IN2
reg_read_idx1[1] => Equal23.IN2
reg_read_idx1[1] => Equal24.IN3
reg_read_idx1[1] => Equal25.IN4
reg_read_idx1[1] => Equal26.IN2
reg_read_idx1[1] => Equal27.IN2
reg_read_idx1[1] => Equal28.IN3
reg_read_idx1[1] => Equal29.IN4
reg_read_idx1[1] => Equal30.IN3
reg_read_idx1[2] => Equal0.IN2
reg_read_idx1[2] => Equal1.IN3
reg_read_idx1[2] => Equal2.IN3
reg_read_idx1[2] => Equal3.IN4
reg_read_idx1[2] => Equal4.IN0
reg_read_idx1[2] => Equal5.IN0
reg_read_idx1[2] => Equal6.IN0
reg_read_idx1[2] => Equal7.IN0
reg_read_idx1[2] => Equal8.IN2
reg_read_idx1[2] => Equal9.IN3
reg_read_idx1[2] => Equal10.IN3
reg_read_idx1[2] => Equal11.IN4
reg_read_idx1[2] => Equal12.IN1
reg_read_idx1[2] => Equal13.IN1
reg_read_idx1[2] => Equal14.IN1
reg_read_idx1[2] => Equal15.IN1
reg_read_idx1[2] => Equal16.IN2
reg_read_idx1[2] => Equal17.IN3
reg_read_idx1[2] => Equal18.IN3
reg_read_idx1[2] => Equal19.IN4
reg_read_idx1[2] => Equal20.IN1
reg_read_idx1[2] => Equal21.IN1
reg_read_idx1[2] => Equal22.IN1
reg_read_idx1[2] => Equal23.IN1
reg_read_idx1[2] => Equal24.IN2
reg_read_idx1[2] => Equal25.IN3
reg_read_idx1[2] => Equal26.IN3
reg_read_idx1[2] => Equal27.IN4
reg_read_idx1[2] => Equal28.IN2
reg_read_idx1[2] => Equal29.IN2
reg_read_idx1[2] => Equal30.IN2
reg_read_idx1[3] => Equal0.IN1
reg_read_idx1[3] => Equal1.IN2
reg_read_idx1[3] => Equal2.IN2
reg_read_idx1[3] => Equal3.IN3
reg_read_idx1[3] => Equal4.IN2
reg_read_idx1[3] => Equal5.IN3
reg_read_idx1[3] => Equal6.IN3
reg_read_idx1[3] => Equal7.IN4
reg_read_idx1[3] => Equal8.IN0
reg_read_idx1[3] => Equal9.IN0
reg_read_idx1[3] => Equal10.IN0
reg_read_idx1[3] => Equal11.IN0
reg_read_idx1[3] => Equal12.IN0
reg_read_idx1[3] => Equal13.IN0
reg_read_idx1[3] => Equal14.IN0
reg_read_idx1[3] => Equal15.IN0
reg_read_idx1[3] => Equal16.IN1
reg_read_idx1[3] => Equal17.IN2
reg_read_idx1[3] => Equal18.IN2
reg_read_idx1[3] => Equal19.IN3
reg_read_idx1[3] => Equal20.IN2
reg_read_idx1[3] => Equal21.IN3
reg_read_idx1[3] => Equal22.IN3
reg_read_idx1[3] => Equal23.IN4
reg_read_idx1[3] => Equal24.IN1
reg_read_idx1[3] => Equal25.IN1
reg_read_idx1[3] => Equal26.IN1
reg_read_idx1[3] => Equal27.IN1
reg_read_idx1[3] => Equal28.IN1
reg_read_idx1[3] => Equal29.IN1
reg_read_idx1[3] => Equal30.IN1
reg_read_idx1[4] => Equal0.IN0
reg_read_idx1[4] => Equal1.IN1
reg_read_idx1[4] => Equal2.IN1
reg_read_idx1[4] => Equal3.IN2
reg_read_idx1[4] => Equal4.IN1
reg_read_idx1[4] => Equal5.IN2
reg_read_idx1[4] => Equal6.IN2
reg_read_idx1[4] => Equal7.IN3
reg_read_idx1[4] => Equal8.IN1
reg_read_idx1[4] => Equal9.IN2
reg_read_idx1[4] => Equal10.IN2
reg_read_idx1[4] => Equal11.IN3
reg_read_idx1[4] => Equal12.IN2
reg_read_idx1[4] => Equal13.IN3
reg_read_idx1[4] => Equal14.IN3
reg_read_idx1[4] => Equal15.IN4
reg_read_idx1[4] => Equal16.IN0
reg_read_idx1[4] => Equal17.IN0
reg_read_idx1[4] => Equal18.IN0
reg_read_idx1[4] => Equal19.IN0
reg_read_idx1[4] => Equal20.IN0
reg_read_idx1[4] => Equal21.IN0
reg_read_idx1[4] => Equal22.IN0
reg_read_idx1[4] => Equal23.IN0
reg_read_idx1[4] => Equal24.IN0
reg_read_idx1[4] => Equal25.IN0
reg_read_idx1[4] => Equal26.IN0
reg_read_idx1[4] => Equal27.IN0
reg_read_idx1[4] => Equal28.IN0
reg_read_idx1[4] => Equal29.IN0
reg_read_idx1[4] => Equal30.IN0
reg_read_idx2[0] => Equal31.IN4
reg_read_idx2[0] => Equal32.IN0
reg_read_idx2[0] => Equal33.IN4
reg_read_idx2[0] => Equal34.IN1
reg_read_idx2[0] => Equal35.IN4
reg_read_idx2[0] => Equal36.IN1
reg_read_idx2[0] => Equal37.IN4
reg_read_idx2[0] => Equal38.IN2
reg_read_idx2[0] => Equal39.IN4
reg_read_idx2[0] => Equal40.IN1
reg_read_idx2[0] => Equal41.IN4
reg_read_idx2[0] => Equal42.IN2
reg_read_idx2[0] => Equal43.IN4
reg_read_idx2[0] => Equal44.IN2
reg_read_idx2[0] => Equal45.IN4
reg_read_idx2[0] => Equal46.IN3
reg_read_idx2[0] => Equal47.IN4
reg_read_idx2[0] => Equal48.IN1
reg_read_idx2[0] => Equal49.IN4
reg_read_idx2[0] => Equal50.IN2
reg_read_idx2[0] => Equal51.IN4
reg_read_idx2[0] => Equal52.IN2
reg_read_idx2[0] => Equal53.IN4
reg_read_idx2[0] => Equal54.IN3
reg_read_idx2[0] => Equal55.IN4
reg_read_idx2[0] => Equal56.IN2
reg_read_idx2[0] => Equal57.IN4
reg_read_idx2[0] => Equal58.IN3
reg_read_idx2[0] => Equal59.IN4
reg_read_idx2[0] => Equal60.IN3
reg_read_idx2[0] => Equal61.IN4
reg_read_idx2[1] => Equal31.IN3
reg_read_idx2[1] => Equal32.IN4
reg_read_idx2[1] => Equal33.IN0
reg_read_idx2[1] => Equal34.IN0
reg_read_idx2[1] => Equal35.IN3
reg_read_idx2[1] => Equal36.IN4
reg_read_idx2[1] => Equal37.IN1
reg_read_idx2[1] => Equal38.IN1
reg_read_idx2[1] => Equal39.IN3
reg_read_idx2[1] => Equal40.IN4
reg_read_idx2[1] => Equal41.IN1
reg_read_idx2[1] => Equal42.IN1
reg_read_idx2[1] => Equal43.IN3
reg_read_idx2[1] => Equal44.IN4
reg_read_idx2[1] => Equal45.IN2
reg_read_idx2[1] => Equal46.IN2
reg_read_idx2[1] => Equal47.IN3
reg_read_idx2[1] => Equal48.IN4
reg_read_idx2[1] => Equal49.IN1
reg_read_idx2[1] => Equal50.IN1
reg_read_idx2[1] => Equal51.IN3
reg_read_idx2[1] => Equal52.IN4
reg_read_idx2[1] => Equal53.IN2
reg_read_idx2[1] => Equal54.IN2
reg_read_idx2[1] => Equal55.IN3
reg_read_idx2[1] => Equal56.IN4
reg_read_idx2[1] => Equal57.IN2
reg_read_idx2[1] => Equal58.IN2
reg_read_idx2[1] => Equal59.IN3
reg_read_idx2[1] => Equal60.IN4
reg_read_idx2[1] => Equal61.IN3
reg_read_idx2[2] => Equal31.IN2
reg_read_idx2[2] => Equal32.IN3
reg_read_idx2[2] => Equal33.IN3
reg_read_idx2[2] => Equal34.IN4
reg_read_idx2[2] => Equal35.IN0
reg_read_idx2[2] => Equal36.IN0
reg_read_idx2[2] => Equal37.IN0
reg_read_idx2[2] => Equal38.IN0
reg_read_idx2[2] => Equal39.IN2
reg_read_idx2[2] => Equal40.IN3
reg_read_idx2[2] => Equal41.IN3
reg_read_idx2[2] => Equal42.IN4
reg_read_idx2[2] => Equal43.IN1
reg_read_idx2[2] => Equal44.IN1
reg_read_idx2[2] => Equal45.IN1
reg_read_idx2[2] => Equal46.IN1
reg_read_idx2[2] => Equal47.IN2
reg_read_idx2[2] => Equal48.IN3
reg_read_idx2[2] => Equal49.IN3
reg_read_idx2[2] => Equal50.IN4
reg_read_idx2[2] => Equal51.IN1
reg_read_idx2[2] => Equal52.IN1
reg_read_idx2[2] => Equal53.IN1
reg_read_idx2[2] => Equal54.IN1
reg_read_idx2[2] => Equal55.IN2
reg_read_idx2[2] => Equal56.IN3
reg_read_idx2[2] => Equal57.IN3
reg_read_idx2[2] => Equal58.IN4
reg_read_idx2[2] => Equal59.IN2
reg_read_idx2[2] => Equal60.IN2
reg_read_idx2[2] => Equal61.IN2
reg_read_idx2[3] => Equal31.IN1
reg_read_idx2[3] => Equal32.IN2
reg_read_idx2[3] => Equal33.IN2
reg_read_idx2[3] => Equal34.IN3
reg_read_idx2[3] => Equal35.IN2
reg_read_idx2[3] => Equal36.IN3
reg_read_idx2[3] => Equal37.IN3
reg_read_idx2[3] => Equal38.IN4
reg_read_idx2[3] => Equal39.IN0
reg_read_idx2[3] => Equal40.IN0
reg_read_idx2[3] => Equal41.IN0
reg_read_idx2[3] => Equal42.IN0
reg_read_idx2[3] => Equal43.IN0
reg_read_idx2[3] => Equal44.IN0
reg_read_idx2[3] => Equal45.IN0
reg_read_idx2[3] => Equal46.IN0
reg_read_idx2[3] => Equal47.IN1
reg_read_idx2[3] => Equal48.IN2
reg_read_idx2[3] => Equal49.IN2
reg_read_idx2[3] => Equal50.IN3
reg_read_idx2[3] => Equal51.IN2
reg_read_idx2[3] => Equal52.IN3
reg_read_idx2[3] => Equal53.IN3
reg_read_idx2[3] => Equal54.IN4
reg_read_idx2[3] => Equal55.IN1
reg_read_idx2[3] => Equal56.IN1
reg_read_idx2[3] => Equal57.IN1
reg_read_idx2[3] => Equal58.IN1
reg_read_idx2[3] => Equal59.IN1
reg_read_idx2[3] => Equal60.IN1
reg_read_idx2[3] => Equal61.IN1
reg_read_idx2[4] => Equal31.IN0
reg_read_idx2[4] => Equal32.IN1
reg_read_idx2[4] => Equal33.IN1
reg_read_idx2[4] => Equal34.IN2
reg_read_idx2[4] => Equal35.IN1
reg_read_idx2[4] => Equal36.IN2
reg_read_idx2[4] => Equal37.IN2
reg_read_idx2[4] => Equal38.IN3
reg_read_idx2[4] => Equal39.IN1
reg_read_idx2[4] => Equal40.IN2
reg_read_idx2[4] => Equal41.IN2
reg_read_idx2[4] => Equal42.IN3
reg_read_idx2[4] => Equal43.IN2
reg_read_idx2[4] => Equal44.IN3
reg_read_idx2[4] => Equal45.IN3
reg_read_idx2[4] => Equal46.IN4
reg_read_idx2[4] => Equal47.IN0
reg_read_idx2[4] => Equal48.IN0
reg_read_idx2[4] => Equal49.IN0
reg_read_idx2[4] => Equal50.IN0
reg_read_idx2[4] => Equal51.IN0
reg_read_idx2[4] => Equal52.IN0
reg_read_idx2[4] => Equal53.IN0
reg_read_idx2[4] => Equal54.IN0
reg_read_idx2[4] => Equal55.IN0
reg_read_idx2[4] => Equal56.IN0
reg_read_idx2[4] => Equal57.IN0
reg_read_idx2[4] => Equal58.IN0
reg_read_idx2[4] => Equal59.IN0
reg_read_idx2[4] => Equal60.IN0
reg_read_idx2[4] => Equal61.IN0
reg_write_idx[0] => Equal62.IN0
reg_write_idx[0] => Equal63.IN4
reg_write_idx[0] => Equal64.IN1
reg_write_idx[0] => Equal65.IN4
reg_write_idx[0] => Equal66.IN1
reg_write_idx[0] => Equal67.IN4
reg_write_idx[0] => Equal68.IN2
reg_write_idx[0] => Equal69.IN4
reg_write_idx[0] => Equal70.IN1
reg_write_idx[0] => Equal71.IN4
reg_write_idx[0] => Equal72.IN2
reg_write_idx[0] => Equal73.IN4
reg_write_idx[0] => Equal74.IN2
reg_write_idx[0] => Equal75.IN4
reg_write_idx[0] => Equal76.IN3
reg_write_idx[0] => Equal77.IN4
reg_write_idx[0] => Equal78.IN1
reg_write_idx[0] => Equal79.IN4
reg_write_idx[0] => Equal80.IN2
reg_write_idx[0] => Equal81.IN4
reg_write_idx[0] => Equal82.IN2
reg_write_idx[0] => Equal83.IN4
reg_write_idx[0] => Equal84.IN3
reg_write_idx[0] => Equal85.IN4
reg_write_idx[0] => Equal86.IN2
reg_write_idx[0] => Equal87.IN4
reg_write_idx[0] => Equal88.IN3
reg_write_idx[0] => Equal89.IN4
reg_write_idx[0] => Equal90.IN3
reg_write_idx[0] => Equal91.IN4
reg_write_idx[0] => Equal92.IN4
reg_write_idx[1] => Equal62.IN4
reg_write_idx[1] => Equal63.IN0
reg_write_idx[1] => Equal64.IN0
reg_write_idx[1] => Equal65.IN3
reg_write_idx[1] => Equal66.IN4
reg_write_idx[1] => Equal67.IN1
reg_write_idx[1] => Equal68.IN1
reg_write_idx[1] => Equal69.IN3
reg_write_idx[1] => Equal70.IN4
reg_write_idx[1] => Equal71.IN1
reg_write_idx[1] => Equal72.IN1
reg_write_idx[1] => Equal73.IN3
reg_write_idx[1] => Equal74.IN4
reg_write_idx[1] => Equal75.IN2
reg_write_idx[1] => Equal76.IN2
reg_write_idx[1] => Equal77.IN3
reg_write_idx[1] => Equal78.IN4
reg_write_idx[1] => Equal79.IN1
reg_write_idx[1] => Equal80.IN1
reg_write_idx[1] => Equal81.IN3
reg_write_idx[1] => Equal82.IN4
reg_write_idx[1] => Equal83.IN2
reg_write_idx[1] => Equal84.IN2
reg_write_idx[1] => Equal85.IN3
reg_write_idx[1] => Equal86.IN4
reg_write_idx[1] => Equal87.IN2
reg_write_idx[1] => Equal88.IN2
reg_write_idx[1] => Equal89.IN3
reg_write_idx[1] => Equal90.IN4
reg_write_idx[1] => Equal91.IN3
reg_write_idx[1] => Equal92.IN3
reg_write_idx[2] => Equal62.IN3
reg_write_idx[2] => Equal63.IN3
reg_write_idx[2] => Equal64.IN4
reg_write_idx[2] => Equal65.IN0
reg_write_idx[2] => Equal66.IN0
reg_write_idx[2] => Equal67.IN0
reg_write_idx[2] => Equal68.IN0
reg_write_idx[2] => Equal69.IN2
reg_write_idx[2] => Equal70.IN3
reg_write_idx[2] => Equal71.IN3
reg_write_idx[2] => Equal72.IN4
reg_write_idx[2] => Equal73.IN1
reg_write_idx[2] => Equal74.IN1
reg_write_idx[2] => Equal75.IN1
reg_write_idx[2] => Equal76.IN1
reg_write_idx[2] => Equal77.IN2
reg_write_idx[2] => Equal78.IN3
reg_write_idx[2] => Equal79.IN3
reg_write_idx[2] => Equal80.IN4
reg_write_idx[2] => Equal81.IN1
reg_write_idx[2] => Equal82.IN1
reg_write_idx[2] => Equal83.IN1
reg_write_idx[2] => Equal84.IN1
reg_write_idx[2] => Equal85.IN2
reg_write_idx[2] => Equal86.IN3
reg_write_idx[2] => Equal87.IN3
reg_write_idx[2] => Equal88.IN4
reg_write_idx[2] => Equal89.IN2
reg_write_idx[2] => Equal90.IN2
reg_write_idx[2] => Equal91.IN2
reg_write_idx[2] => Equal92.IN2
reg_write_idx[3] => Equal62.IN2
reg_write_idx[3] => Equal63.IN2
reg_write_idx[3] => Equal64.IN3
reg_write_idx[3] => Equal65.IN2
reg_write_idx[3] => Equal66.IN3
reg_write_idx[3] => Equal67.IN3
reg_write_idx[3] => Equal68.IN4
reg_write_idx[3] => Equal69.IN0
reg_write_idx[3] => Equal70.IN0
reg_write_idx[3] => Equal71.IN0
reg_write_idx[3] => Equal72.IN0
reg_write_idx[3] => Equal73.IN0
reg_write_idx[3] => Equal74.IN0
reg_write_idx[3] => Equal75.IN0
reg_write_idx[3] => Equal76.IN0
reg_write_idx[3] => Equal77.IN1
reg_write_idx[3] => Equal78.IN2
reg_write_idx[3] => Equal79.IN2
reg_write_idx[3] => Equal80.IN3
reg_write_idx[3] => Equal81.IN2
reg_write_idx[3] => Equal82.IN3
reg_write_idx[3] => Equal83.IN3
reg_write_idx[3] => Equal84.IN4
reg_write_idx[3] => Equal85.IN1
reg_write_idx[3] => Equal86.IN1
reg_write_idx[3] => Equal87.IN1
reg_write_idx[3] => Equal88.IN1
reg_write_idx[3] => Equal89.IN1
reg_write_idx[3] => Equal90.IN1
reg_write_idx[3] => Equal91.IN1
reg_write_idx[3] => Equal92.IN1
reg_write_idx[4] => Equal62.IN1
reg_write_idx[4] => Equal63.IN1
reg_write_idx[4] => Equal64.IN2
reg_write_idx[4] => Equal65.IN1
reg_write_idx[4] => Equal66.IN2
reg_write_idx[4] => Equal67.IN2
reg_write_idx[4] => Equal68.IN3
reg_write_idx[4] => Equal69.IN1
reg_write_idx[4] => Equal70.IN2
reg_write_idx[4] => Equal71.IN2
reg_write_idx[4] => Equal72.IN3
reg_write_idx[4] => Equal73.IN2
reg_write_idx[4] => Equal74.IN3
reg_write_idx[4] => Equal75.IN3
reg_write_idx[4] => Equal76.IN4
reg_write_idx[4] => Equal77.IN0
reg_write_idx[4] => Equal78.IN0
reg_write_idx[4] => Equal79.IN0
reg_write_idx[4] => Equal80.IN0
reg_write_idx[4] => Equal81.IN0
reg_write_idx[4] => Equal82.IN0
reg_write_idx[4] => Equal83.IN0
reg_write_idx[4] => Equal84.IN0
reg_write_idx[4] => Equal85.IN0
reg_write_idx[4] => Equal86.IN0
reg_write_idx[4] => Equal87.IN0
reg_write_idx[4] => Equal88.IN0
reg_write_idx[4] => Equal89.IN0
reg_write_idx[4] => Equal90.IN0
reg_write_idx[4] => Equal91.IN0
reg_write_idx[4] => Equal92.IN0
reg_write_enable => regs_31[0].ENA
reg_write_enable => regs_1[31].ENA
reg_write_enable => regs_1[30].ENA
reg_write_enable => regs_1[29].ENA
reg_write_enable => regs_1[28].ENA
reg_write_enable => regs_1[27].ENA
reg_write_enable => regs_1[26].ENA
reg_write_enable => regs_1[25].ENA
reg_write_enable => regs_1[24].ENA
reg_write_enable => regs_1[23].ENA
reg_write_enable => regs_1[22].ENA
reg_write_enable => regs_1[21].ENA
reg_write_enable => regs_1[20].ENA
reg_write_enable => regs_1[19].ENA
reg_write_enable => regs_1[18].ENA
reg_write_enable => regs_1[17].ENA
reg_write_enable => regs_1[16].ENA
reg_write_enable => regs_1[15].ENA
reg_write_enable => regs_1[14].ENA
reg_write_enable => regs_1[13].ENA
reg_write_enable => regs_1[12].ENA
reg_write_enable => regs_1[11].ENA
reg_write_enable => regs_1[10].ENA
reg_write_enable => regs_1[9].ENA
reg_write_enable => regs_1[8].ENA
reg_write_enable => regs_1[7].ENA
reg_write_enable => regs_1[6].ENA
reg_write_enable => regs_1[5].ENA
reg_write_enable => regs_1[4].ENA
reg_write_enable => regs_1[3].ENA
reg_write_enable => regs_1[2].ENA
reg_write_enable => regs_1[1].ENA
reg_write_enable => regs_1[0].ENA
reg_write_enable => regs_2[31].ENA
reg_write_enable => regs_2[30].ENA
reg_write_enable => regs_2[29].ENA
reg_write_enable => regs_2[28].ENA
reg_write_enable => regs_2[27].ENA
reg_write_enable => regs_2[26].ENA
reg_write_enable => regs_2[25].ENA
reg_write_enable => regs_2[24].ENA
reg_write_enable => regs_2[23].ENA
reg_write_enable => regs_2[22].ENA
reg_write_enable => regs_2[21].ENA
reg_write_enable => regs_2[20].ENA
reg_write_enable => regs_2[19].ENA
reg_write_enable => regs_2[18].ENA
reg_write_enable => regs_2[17].ENA
reg_write_enable => regs_2[16].ENA
reg_write_enable => regs_2[15].ENA
reg_write_enable => regs_2[14].ENA
reg_write_enable => regs_2[13].ENA
reg_write_enable => regs_2[12].ENA
reg_write_enable => regs_2[11].ENA
reg_write_enable => regs_2[10].ENA
reg_write_enable => regs_2[9].ENA
reg_write_enable => regs_2[8].ENA
reg_write_enable => regs_2[7].ENA
reg_write_enable => regs_2[6].ENA
reg_write_enable => regs_2[5].ENA
reg_write_enable => regs_2[4].ENA
reg_write_enable => regs_2[3].ENA
reg_write_enable => regs_2[2].ENA
reg_write_enable => regs_2[1].ENA
reg_write_enable => regs_2[0].ENA
reg_write_enable => regs_3[31].ENA
reg_write_enable => regs_3[30].ENA
reg_write_enable => regs_3[29].ENA
reg_write_enable => regs_3[28].ENA
reg_write_enable => regs_3[27].ENA
reg_write_enable => regs_3[26].ENA
reg_write_enable => regs_3[25].ENA
reg_write_enable => regs_3[24].ENA
reg_write_enable => regs_3[23].ENA
reg_write_enable => regs_3[22].ENA
reg_write_enable => regs_3[21].ENA
reg_write_enable => regs_3[20].ENA
reg_write_enable => regs_3[19].ENA
reg_write_enable => regs_3[18].ENA
reg_write_enable => regs_3[17].ENA
reg_write_enable => regs_3[16].ENA
reg_write_enable => regs_3[15].ENA
reg_write_enable => regs_3[14].ENA
reg_write_enable => regs_3[13].ENA
reg_write_enable => regs_3[12].ENA
reg_write_enable => regs_3[11].ENA
reg_write_enable => regs_3[10].ENA
reg_write_enable => regs_3[9].ENA
reg_write_enable => regs_3[8].ENA
reg_write_enable => regs_3[7].ENA
reg_write_enable => regs_3[6].ENA
reg_write_enable => regs_3[5].ENA
reg_write_enable => regs_3[4].ENA
reg_write_enable => regs_3[3].ENA
reg_write_enable => regs_3[2].ENA
reg_write_enable => regs_3[1].ENA
reg_write_enable => regs_3[0].ENA
reg_write_enable => regs_4[31].ENA
reg_write_enable => regs_4[30].ENA
reg_write_enable => regs_4[29].ENA
reg_write_enable => regs_4[28].ENA
reg_write_enable => regs_4[27].ENA
reg_write_enable => regs_4[26].ENA
reg_write_enable => regs_4[25].ENA
reg_write_enable => regs_4[24].ENA
reg_write_enable => regs_4[23].ENA
reg_write_enable => regs_4[22].ENA
reg_write_enable => regs_4[21].ENA
reg_write_enable => regs_4[20].ENA
reg_write_enable => regs_4[19].ENA
reg_write_enable => regs_4[18].ENA
reg_write_enable => regs_4[17].ENA
reg_write_enable => regs_4[16].ENA
reg_write_enable => regs_4[15].ENA
reg_write_enable => regs_4[14].ENA
reg_write_enable => regs_4[13].ENA
reg_write_enable => regs_4[12].ENA
reg_write_enable => regs_4[11].ENA
reg_write_enable => regs_4[10].ENA
reg_write_enable => regs_4[9].ENA
reg_write_enable => regs_4[8].ENA
reg_write_enable => regs_4[7].ENA
reg_write_enable => regs_4[6].ENA
reg_write_enable => regs_4[5].ENA
reg_write_enable => regs_4[4].ENA
reg_write_enable => regs_4[3].ENA
reg_write_enable => regs_4[2].ENA
reg_write_enable => regs_4[1].ENA
reg_write_enable => regs_4[0].ENA
reg_write_enable => regs_5[31].ENA
reg_write_enable => regs_5[30].ENA
reg_write_enable => regs_5[29].ENA
reg_write_enable => regs_5[28].ENA
reg_write_enable => regs_5[27].ENA
reg_write_enable => regs_5[26].ENA
reg_write_enable => regs_5[25].ENA
reg_write_enable => regs_5[24].ENA
reg_write_enable => regs_5[23].ENA
reg_write_enable => regs_5[22].ENA
reg_write_enable => regs_5[21].ENA
reg_write_enable => regs_5[20].ENA
reg_write_enable => regs_5[19].ENA
reg_write_enable => regs_5[18].ENA
reg_write_enable => regs_5[17].ENA
reg_write_enable => regs_5[16].ENA
reg_write_enable => regs_5[15].ENA
reg_write_enable => regs_5[14].ENA
reg_write_enable => regs_5[13].ENA
reg_write_enable => regs_5[12].ENA
reg_write_enable => regs_5[11].ENA
reg_write_enable => regs_5[10].ENA
reg_write_enable => regs_5[9].ENA
reg_write_enable => regs_5[8].ENA
reg_write_enable => regs_5[7].ENA
reg_write_enable => regs_5[6].ENA
reg_write_enable => regs_5[5].ENA
reg_write_enable => regs_5[4].ENA
reg_write_enable => regs_5[3].ENA
reg_write_enable => regs_5[2].ENA
reg_write_enable => regs_5[1].ENA
reg_write_enable => regs_5[0].ENA
reg_write_enable => regs_6[31].ENA
reg_write_enable => regs_6[30].ENA
reg_write_enable => regs_6[29].ENA
reg_write_enable => regs_6[28].ENA
reg_write_enable => regs_6[27].ENA
reg_write_enable => regs_6[26].ENA
reg_write_enable => regs_6[25].ENA
reg_write_enable => regs_6[24].ENA
reg_write_enable => regs_6[23].ENA
reg_write_enable => regs_6[22].ENA
reg_write_enable => regs_6[21].ENA
reg_write_enable => regs_6[20].ENA
reg_write_enable => regs_6[19].ENA
reg_write_enable => regs_6[18].ENA
reg_write_enable => regs_6[17].ENA
reg_write_enable => regs_6[16].ENA
reg_write_enable => regs_6[15].ENA
reg_write_enable => regs_6[14].ENA
reg_write_enable => regs_6[13].ENA
reg_write_enable => regs_6[12].ENA
reg_write_enable => regs_6[11].ENA
reg_write_enable => regs_6[10].ENA
reg_write_enable => regs_6[9].ENA
reg_write_enable => regs_6[8].ENA
reg_write_enable => regs_6[7].ENA
reg_write_enable => regs_6[6].ENA
reg_write_enable => regs_6[5].ENA
reg_write_enable => regs_6[4].ENA
reg_write_enable => regs_6[3].ENA
reg_write_enable => regs_6[2].ENA
reg_write_enable => regs_6[1].ENA
reg_write_enable => regs_6[0].ENA
reg_write_enable => regs_7[31].ENA
reg_write_enable => regs_7[30].ENA
reg_write_enable => regs_7[29].ENA
reg_write_enable => regs_7[28].ENA
reg_write_enable => regs_7[27].ENA
reg_write_enable => regs_7[26].ENA
reg_write_enable => regs_7[25].ENA
reg_write_enable => regs_7[24].ENA
reg_write_enable => regs_7[23].ENA
reg_write_enable => regs_7[22].ENA
reg_write_enable => regs_7[21].ENA
reg_write_enable => regs_7[20].ENA
reg_write_enable => regs_7[19].ENA
reg_write_enable => regs_7[18].ENA
reg_write_enable => regs_7[17].ENA
reg_write_enable => regs_7[16].ENA
reg_write_enable => regs_7[15].ENA
reg_write_enable => regs_7[14].ENA
reg_write_enable => regs_7[13].ENA
reg_write_enable => regs_7[12].ENA
reg_write_enable => regs_7[11].ENA
reg_write_enable => regs_7[10].ENA
reg_write_enable => regs_7[9].ENA
reg_write_enable => regs_7[8].ENA
reg_write_enable => regs_7[7].ENA
reg_write_enable => regs_7[6].ENA
reg_write_enable => regs_7[5].ENA
reg_write_enable => regs_7[4].ENA
reg_write_enable => regs_7[3].ENA
reg_write_enable => regs_7[2].ENA
reg_write_enable => regs_7[1].ENA
reg_write_enable => regs_7[0].ENA
reg_write_enable => regs_8[31].ENA
reg_write_enable => regs_8[30].ENA
reg_write_enable => regs_8[29].ENA
reg_write_enable => regs_8[28].ENA
reg_write_enable => regs_8[27].ENA
reg_write_enable => regs_8[26].ENA
reg_write_enable => regs_8[25].ENA
reg_write_enable => regs_8[24].ENA
reg_write_enable => regs_8[23].ENA
reg_write_enable => regs_8[22].ENA
reg_write_enable => regs_8[21].ENA
reg_write_enable => regs_8[20].ENA
reg_write_enable => regs_8[19].ENA
reg_write_enable => regs_8[18].ENA
reg_write_enable => regs_8[17].ENA
reg_write_enable => regs_8[16].ENA
reg_write_enable => regs_8[15].ENA
reg_write_enable => regs_8[14].ENA
reg_write_enable => regs_8[13].ENA
reg_write_enable => regs_8[12].ENA
reg_write_enable => regs_8[11].ENA
reg_write_enable => regs_8[10].ENA
reg_write_enable => regs_8[9].ENA
reg_write_enable => regs_8[8].ENA
reg_write_enable => regs_8[7].ENA
reg_write_enable => regs_8[6].ENA
reg_write_enable => regs_8[5].ENA
reg_write_enable => regs_8[4].ENA
reg_write_enable => regs_8[3].ENA
reg_write_enable => regs_8[2].ENA
reg_write_enable => regs_8[1].ENA
reg_write_enable => regs_8[0].ENA
reg_write_enable => regs_9[31].ENA
reg_write_enable => regs_9[30].ENA
reg_write_enable => regs_9[29].ENA
reg_write_enable => regs_9[28].ENA
reg_write_enable => regs_9[27].ENA
reg_write_enable => regs_9[26].ENA
reg_write_enable => regs_9[25].ENA
reg_write_enable => regs_9[24].ENA
reg_write_enable => regs_9[23].ENA
reg_write_enable => regs_9[22].ENA
reg_write_enable => regs_9[21].ENA
reg_write_enable => regs_9[20].ENA
reg_write_enable => regs_9[19].ENA
reg_write_enable => regs_9[18].ENA
reg_write_enable => regs_9[17].ENA
reg_write_enable => regs_9[16].ENA
reg_write_enable => regs_9[15].ENA
reg_write_enable => regs_9[14].ENA
reg_write_enable => regs_9[13].ENA
reg_write_enable => regs_9[12].ENA
reg_write_enable => regs_9[11].ENA
reg_write_enable => regs_9[10].ENA
reg_write_enable => regs_9[9].ENA
reg_write_enable => regs_9[8].ENA
reg_write_enable => regs_9[7].ENA
reg_write_enable => regs_9[6].ENA
reg_write_enable => regs_9[5].ENA
reg_write_enable => regs_9[4].ENA
reg_write_enable => regs_9[3].ENA
reg_write_enable => regs_9[2].ENA
reg_write_enable => regs_9[1].ENA
reg_write_enable => regs_9[0].ENA
reg_write_enable => regs_10[31].ENA
reg_write_enable => regs_10[30].ENA
reg_write_enable => regs_10[29].ENA
reg_write_enable => regs_10[28].ENA
reg_write_enable => regs_10[27].ENA
reg_write_enable => regs_10[26].ENA
reg_write_enable => regs_10[25].ENA
reg_write_enable => regs_10[24].ENA
reg_write_enable => regs_10[23].ENA
reg_write_enable => regs_10[22].ENA
reg_write_enable => regs_10[21].ENA
reg_write_enable => regs_10[20].ENA
reg_write_enable => regs_10[19].ENA
reg_write_enable => regs_10[18].ENA
reg_write_enable => regs_10[17].ENA
reg_write_enable => regs_10[16].ENA
reg_write_enable => regs_10[15].ENA
reg_write_enable => regs_10[14].ENA
reg_write_enable => regs_10[13].ENA
reg_write_enable => regs_10[12].ENA
reg_write_enable => regs_10[11].ENA
reg_write_enable => regs_10[10].ENA
reg_write_enable => regs_10[9].ENA
reg_write_enable => regs_10[8].ENA
reg_write_enable => regs_10[7].ENA
reg_write_enable => regs_10[6].ENA
reg_write_enable => regs_10[5].ENA
reg_write_enable => regs_10[4].ENA
reg_write_enable => regs_10[3].ENA
reg_write_enable => regs_10[2].ENA
reg_write_enable => regs_10[1].ENA
reg_write_enable => regs_10[0].ENA
reg_write_enable => regs_11[31].ENA
reg_write_enable => regs_11[30].ENA
reg_write_enable => regs_11[29].ENA
reg_write_enable => regs_11[28].ENA
reg_write_enable => regs_11[27].ENA
reg_write_enable => regs_11[26].ENA
reg_write_enable => regs_11[25].ENA
reg_write_enable => regs_11[24].ENA
reg_write_enable => regs_11[23].ENA
reg_write_enable => regs_11[22].ENA
reg_write_enable => regs_11[21].ENA
reg_write_enable => regs_11[20].ENA
reg_write_enable => regs_11[19].ENA
reg_write_enable => regs_11[18].ENA
reg_write_enable => regs_11[17].ENA
reg_write_enable => regs_11[16].ENA
reg_write_enable => regs_11[15].ENA
reg_write_enable => regs_11[14].ENA
reg_write_enable => regs_11[13].ENA
reg_write_enable => regs_11[12].ENA
reg_write_enable => regs_11[11].ENA
reg_write_enable => regs_11[10].ENA
reg_write_enable => regs_11[9].ENA
reg_write_enable => regs_11[8].ENA
reg_write_enable => regs_11[7].ENA
reg_write_enable => regs_11[6].ENA
reg_write_enable => regs_11[5].ENA
reg_write_enable => regs_11[4].ENA
reg_write_enable => regs_11[3].ENA
reg_write_enable => regs_11[2].ENA
reg_write_enable => regs_11[1].ENA
reg_write_enable => regs_11[0].ENA
reg_write_enable => regs_12[31].ENA
reg_write_enable => regs_12[30].ENA
reg_write_enable => regs_12[29].ENA
reg_write_enable => regs_12[28].ENA
reg_write_enable => regs_12[27].ENA
reg_write_enable => regs_12[26].ENA
reg_write_enable => regs_12[25].ENA
reg_write_enable => regs_12[24].ENA
reg_write_enable => regs_12[23].ENA
reg_write_enable => regs_12[22].ENA
reg_write_enable => regs_12[21].ENA
reg_write_enable => regs_12[20].ENA
reg_write_enable => regs_12[19].ENA
reg_write_enable => regs_12[18].ENA
reg_write_enable => regs_12[17].ENA
reg_write_enable => regs_12[16].ENA
reg_write_enable => regs_12[15].ENA
reg_write_enable => regs_12[14].ENA
reg_write_enable => regs_12[13].ENA
reg_write_enable => regs_12[12].ENA
reg_write_enable => regs_12[11].ENA
reg_write_enable => regs_12[10].ENA
reg_write_enable => regs_12[9].ENA
reg_write_enable => regs_12[8].ENA
reg_write_enable => regs_12[7].ENA
reg_write_enable => regs_12[6].ENA
reg_write_enable => regs_12[5].ENA
reg_write_enable => regs_12[4].ENA
reg_write_enable => regs_12[3].ENA
reg_write_enable => regs_12[2].ENA
reg_write_enable => regs_12[1].ENA
reg_write_enable => regs_12[0].ENA
reg_write_enable => regs_13[31].ENA
reg_write_enable => regs_13[30].ENA
reg_write_enable => regs_13[29].ENA
reg_write_enable => regs_13[28].ENA
reg_write_enable => regs_13[27].ENA
reg_write_enable => regs_13[26].ENA
reg_write_enable => regs_13[25].ENA
reg_write_enable => regs_13[24].ENA
reg_write_enable => regs_13[23].ENA
reg_write_enable => regs_13[22].ENA
reg_write_enable => regs_13[21].ENA
reg_write_enable => regs_13[20].ENA
reg_write_enable => regs_13[19].ENA
reg_write_enable => regs_13[18].ENA
reg_write_enable => regs_13[17].ENA
reg_write_enable => regs_13[16].ENA
reg_write_enable => regs_13[15].ENA
reg_write_enable => regs_13[14].ENA
reg_write_enable => regs_13[13].ENA
reg_write_enable => regs_13[12].ENA
reg_write_enable => regs_13[11].ENA
reg_write_enable => regs_13[10].ENA
reg_write_enable => regs_13[9].ENA
reg_write_enable => regs_13[8].ENA
reg_write_enable => regs_13[7].ENA
reg_write_enable => regs_13[6].ENA
reg_write_enable => regs_13[5].ENA
reg_write_enable => regs_13[4].ENA
reg_write_enable => regs_13[3].ENA
reg_write_enable => regs_13[2].ENA
reg_write_enable => regs_13[1].ENA
reg_write_enable => regs_13[0].ENA
reg_write_enable => regs_14[31].ENA
reg_write_enable => regs_14[30].ENA
reg_write_enable => regs_14[29].ENA
reg_write_enable => regs_14[28].ENA
reg_write_enable => regs_14[27].ENA
reg_write_enable => regs_14[26].ENA
reg_write_enable => regs_14[25].ENA
reg_write_enable => regs_14[24].ENA
reg_write_enable => regs_14[23].ENA
reg_write_enable => regs_14[22].ENA
reg_write_enable => regs_14[21].ENA
reg_write_enable => regs_14[20].ENA
reg_write_enable => regs_14[19].ENA
reg_write_enable => regs_14[18].ENA
reg_write_enable => regs_14[17].ENA
reg_write_enable => regs_14[16].ENA
reg_write_enable => regs_14[15].ENA
reg_write_enable => regs_14[14].ENA
reg_write_enable => regs_14[13].ENA
reg_write_enable => regs_14[12].ENA
reg_write_enable => regs_14[11].ENA
reg_write_enable => regs_14[10].ENA
reg_write_enable => regs_14[9].ENA
reg_write_enable => regs_14[8].ENA
reg_write_enable => regs_14[7].ENA
reg_write_enable => regs_14[6].ENA
reg_write_enable => regs_14[5].ENA
reg_write_enable => regs_14[4].ENA
reg_write_enable => regs_14[3].ENA
reg_write_enable => regs_14[2].ENA
reg_write_enable => regs_14[1].ENA
reg_write_enable => regs_14[0].ENA
reg_write_enable => regs_15[31].ENA
reg_write_enable => regs_15[30].ENA
reg_write_enable => regs_15[29].ENA
reg_write_enable => regs_15[28].ENA
reg_write_enable => regs_15[27].ENA
reg_write_enable => regs_15[26].ENA
reg_write_enable => regs_15[25].ENA
reg_write_enable => regs_15[24].ENA
reg_write_enable => regs_15[23].ENA
reg_write_enable => regs_15[22].ENA
reg_write_enable => regs_15[21].ENA
reg_write_enable => regs_15[20].ENA
reg_write_enable => regs_15[19].ENA
reg_write_enable => regs_15[18].ENA
reg_write_enable => regs_15[17].ENA
reg_write_enable => regs_15[16].ENA
reg_write_enable => regs_15[15].ENA
reg_write_enable => regs_15[14].ENA
reg_write_enable => regs_15[13].ENA
reg_write_enable => regs_15[12].ENA
reg_write_enable => regs_15[11].ENA
reg_write_enable => regs_15[10].ENA
reg_write_enable => regs_15[9].ENA
reg_write_enable => regs_15[8].ENA
reg_write_enable => regs_15[7].ENA
reg_write_enable => regs_15[6].ENA
reg_write_enable => regs_15[5].ENA
reg_write_enable => regs_15[4].ENA
reg_write_enable => regs_15[3].ENA
reg_write_enable => regs_15[2].ENA
reg_write_enable => regs_15[1].ENA
reg_write_enable => regs_15[0].ENA
reg_write_enable => regs_16[31].ENA
reg_write_enable => regs_16[30].ENA
reg_write_enable => regs_16[29].ENA
reg_write_enable => regs_16[28].ENA
reg_write_enable => regs_16[27].ENA
reg_write_enable => regs_16[26].ENA
reg_write_enable => regs_16[25].ENA
reg_write_enable => regs_16[24].ENA
reg_write_enable => regs_16[23].ENA
reg_write_enable => regs_16[22].ENA
reg_write_enable => regs_16[21].ENA
reg_write_enable => regs_16[20].ENA
reg_write_enable => regs_16[19].ENA
reg_write_enable => regs_16[18].ENA
reg_write_enable => regs_16[17].ENA
reg_write_enable => regs_16[16].ENA
reg_write_enable => regs_16[15].ENA
reg_write_enable => regs_16[14].ENA
reg_write_enable => regs_16[13].ENA
reg_write_enable => regs_16[12].ENA
reg_write_enable => regs_16[11].ENA
reg_write_enable => regs_16[10].ENA
reg_write_enable => regs_16[9].ENA
reg_write_enable => regs_16[8].ENA
reg_write_enable => regs_16[7].ENA
reg_write_enable => regs_16[6].ENA
reg_write_enable => regs_16[5].ENA
reg_write_enable => regs_16[4].ENA
reg_write_enable => regs_16[3].ENA
reg_write_enable => regs_16[2].ENA
reg_write_enable => regs_16[1].ENA
reg_write_enable => regs_16[0].ENA
reg_write_enable => regs_17[31].ENA
reg_write_enable => regs_17[30].ENA
reg_write_enable => regs_17[29].ENA
reg_write_enable => regs_17[28].ENA
reg_write_enable => regs_17[27].ENA
reg_write_enable => regs_17[26].ENA
reg_write_enable => regs_17[25].ENA
reg_write_enable => regs_17[24].ENA
reg_write_enable => regs_17[23].ENA
reg_write_enable => regs_17[22].ENA
reg_write_enable => regs_17[21].ENA
reg_write_enable => regs_17[20].ENA
reg_write_enable => regs_17[19].ENA
reg_write_enable => regs_17[18].ENA
reg_write_enable => regs_17[17].ENA
reg_write_enable => regs_17[16].ENA
reg_write_enable => regs_17[15].ENA
reg_write_enable => regs_17[14].ENA
reg_write_enable => regs_17[13].ENA
reg_write_enable => regs_17[12].ENA
reg_write_enable => regs_17[11].ENA
reg_write_enable => regs_17[10].ENA
reg_write_enable => regs_17[9].ENA
reg_write_enable => regs_17[8].ENA
reg_write_enable => regs_17[7].ENA
reg_write_enable => regs_17[6].ENA
reg_write_enable => regs_17[5].ENA
reg_write_enable => regs_17[4].ENA
reg_write_enable => regs_17[3].ENA
reg_write_enable => regs_17[2].ENA
reg_write_enable => regs_17[1].ENA
reg_write_enable => regs_17[0].ENA
reg_write_enable => regs_18[31].ENA
reg_write_enable => regs_18[30].ENA
reg_write_enable => regs_18[29].ENA
reg_write_enable => regs_18[28].ENA
reg_write_enable => regs_18[27].ENA
reg_write_enable => regs_18[26].ENA
reg_write_enable => regs_18[25].ENA
reg_write_enable => regs_18[24].ENA
reg_write_enable => regs_18[23].ENA
reg_write_enable => regs_18[22].ENA
reg_write_enable => regs_18[21].ENA
reg_write_enable => regs_18[20].ENA
reg_write_enable => regs_18[19].ENA
reg_write_enable => regs_18[18].ENA
reg_write_enable => regs_18[17].ENA
reg_write_enable => regs_18[16].ENA
reg_write_enable => regs_18[15].ENA
reg_write_enable => regs_18[14].ENA
reg_write_enable => regs_18[13].ENA
reg_write_enable => regs_18[12].ENA
reg_write_enable => regs_18[11].ENA
reg_write_enable => regs_18[10].ENA
reg_write_enable => regs_18[9].ENA
reg_write_enable => regs_18[8].ENA
reg_write_enable => regs_18[7].ENA
reg_write_enable => regs_18[6].ENA
reg_write_enable => regs_18[5].ENA
reg_write_enable => regs_18[4].ENA
reg_write_enable => regs_18[3].ENA
reg_write_enable => regs_18[2].ENA
reg_write_enable => regs_18[1].ENA
reg_write_enable => regs_18[0].ENA
reg_write_enable => regs_19[31].ENA
reg_write_enable => regs_19[30].ENA
reg_write_enable => regs_19[29].ENA
reg_write_enable => regs_19[28].ENA
reg_write_enable => regs_19[27].ENA
reg_write_enable => regs_19[26].ENA
reg_write_enable => regs_19[25].ENA
reg_write_enable => regs_19[24].ENA
reg_write_enable => regs_19[23].ENA
reg_write_enable => regs_19[22].ENA
reg_write_enable => regs_19[21].ENA
reg_write_enable => regs_19[20].ENA
reg_write_enable => regs_19[19].ENA
reg_write_enable => regs_19[18].ENA
reg_write_enable => regs_19[17].ENA
reg_write_enable => regs_19[16].ENA
reg_write_enable => regs_19[15].ENA
reg_write_enable => regs_19[14].ENA
reg_write_enable => regs_19[13].ENA
reg_write_enable => regs_19[12].ENA
reg_write_enable => regs_19[11].ENA
reg_write_enable => regs_19[10].ENA
reg_write_enable => regs_19[9].ENA
reg_write_enable => regs_19[8].ENA
reg_write_enable => regs_19[7].ENA
reg_write_enable => regs_19[6].ENA
reg_write_enable => regs_19[5].ENA
reg_write_enable => regs_19[4].ENA
reg_write_enable => regs_19[3].ENA
reg_write_enable => regs_19[2].ENA
reg_write_enable => regs_19[1].ENA
reg_write_enable => regs_19[0].ENA
reg_write_enable => regs_20[31].ENA
reg_write_enable => regs_20[30].ENA
reg_write_enable => regs_20[29].ENA
reg_write_enable => regs_20[28].ENA
reg_write_enable => regs_20[27].ENA
reg_write_enable => regs_20[26].ENA
reg_write_enable => regs_20[25].ENA
reg_write_enable => regs_20[24].ENA
reg_write_enable => regs_20[23].ENA
reg_write_enable => regs_20[22].ENA
reg_write_enable => regs_20[21].ENA
reg_write_enable => regs_20[20].ENA
reg_write_enable => regs_20[19].ENA
reg_write_enable => regs_20[18].ENA
reg_write_enable => regs_20[17].ENA
reg_write_enable => regs_20[16].ENA
reg_write_enable => regs_20[15].ENA
reg_write_enable => regs_20[14].ENA
reg_write_enable => regs_20[13].ENA
reg_write_enable => regs_20[12].ENA
reg_write_enable => regs_20[11].ENA
reg_write_enable => regs_20[10].ENA
reg_write_enable => regs_20[9].ENA
reg_write_enable => regs_20[8].ENA
reg_write_enable => regs_20[7].ENA
reg_write_enable => regs_20[6].ENA
reg_write_enable => regs_20[5].ENA
reg_write_enable => regs_20[4].ENA
reg_write_enable => regs_20[3].ENA
reg_write_enable => regs_20[2].ENA
reg_write_enable => regs_20[1].ENA
reg_write_enable => regs_20[0].ENA
reg_write_enable => regs_21[31].ENA
reg_write_enable => regs_21[30].ENA
reg_write_enable => regs_21[29].ENA
reg_write_enable => regs_21[28].ENA
reg_write_enable => regs_21[27].ENA
reg_write_enable => regs_21[26].ENA
reg_write_enable => regs_21[25].ENA
reg_write_enable => regs_21[24].ENA
reg_write_enable => regs_21[23].ENA
reg_write_enable => regs_21[22].ENA
reg_write_enable => regs_21[21].ENA
reg_write_enable => regs_21[20].ENA
reg_write_enable => regs_21[19].ENA
reg_write_enable => regs_21[18].ENA
reg_write_enable => regs_21[17].ENA
reg_write_enable => regs_21[16].ENA
reg_write_enable => regs_21[15].ENA
reg_write_enable => regs_21[14].ENA
reg_write_enable => regs_21[13].ENA
reg_write_enable => regs_21[12].ENA
reg_write_enable => regs_21[11].ENA
reg_write_enable => regs_21[10].ENA
reg_write_enable => regs_21[9].ENA
reg_write_enable => regs_21[8].ENA
reg_write_enable => regs_21[7].ENA
reg_write_enable => regs_21[6].ENA
reg_write_enable => regs_21[5].ENA
reg_write_enable => regs_21[4].ENA
reg_write_enable => regs_21[3].ENA
reg_write_enable => regs_21[2].ENA
reg_write_enable => regs_21[1].ENA
reg_write_enable => regs_21[0].ENA
reg_write_enable => regs_22[31].ENA
reg_write_enable => regs_22[30].ENA
reg_write_enable => regs_22[29].ENA
reg_write_enable => regs_22[28].ENA
reg_write_enable => regs_22[27].ENA
reg_write_enable => regs_22[26].ENA
reg_write_enable => regs_22[25].ENA
reg_write_enable => regs_22[24].ENA
reg_write_enable => regs_22[23].ENA
reg_write_enable => regs_22[22].ENA
reg_write_enable => regs_22[21].ENA
reg_write_enable => regs_22[20].ENA
reg_write_enable => regs_22[19].ENA
reg_write_enable => regs_22[18].ENA
reg_write_enable => regs_22[17].ENA
reg_write_enable => regs_22[16].ENA
reg_write_enable => regs_22[15].ENA
reg_write_enable => regs_22[14].ENA
reg_write_enable => regs_22[13].ENA
reg_write_enable => regs_22[12].ENA
reg_write_enable => regs_22[11].ENA
reg_write_enable => regs_22[10].ENA
reg_write_enable => regs_22[9].ENA
reg_write_enable => regs_22[8].ENA
reg_write_enable => regs_22[7].ENA
reg_write_enable => regs_22[6].ENA
reg_write_enable => regs_22[5].ENA
reg_write_enable => regs_22[4].ENA
reg_write_enable => regs_22[3].ENA
reg_write_enable => regs_22[2].ENA
reg_write_enable => regs_22[1].ENA
reg_write_enable => regs_22[0].ENA
reg_write_enable => regs_23[31].ENA
reg_write_enable => regs_23[30].ENA
reg_write_enable => regs_23[29].ENA
reg_write_enable => regs_23[28].ENA
reg_write_enable => regs_23[27].ENA
reg_write_enable => regs_23[26].ENA
reg_write_enable => regs_23[25].ENA
reg_write_enable => regs_23[24].ENA
reg_write_enable => regs_23[23].ENA
reg_write_enable => regs_23[22].ENA
reg_write_enable => regs_23[21].ENA
reg_write_enable => regs_23[20].ENA
reg_write_enable => regs_23[19].ENA
reg_write_enable => regs_23[18].ENA
reg_write_enable => regs_23[17].ENA
reg_write_enable => regs_23[16].ENA
reg_write_enable => regs_23[15].ENA
reg_write_enable => regs_23[14].ENA
reg_write_enable => regs_23[13].ENA
reg_write_enable => regs_23[12].ENA
reg_write_enable => regs_23[11].ENA
reg_write_enable => regs_23[10].ENA
reg_write_enable => regs_23[9].ENA
reg_write_enable => regs_23[8].ENA
reg_write_enable => regs_23[7].ENA
reg_write_enable => regs_23[6].ENA
reg_write_enable => regs_23[5].ENA
reg_write_enable => regs_23[4].ENA
reg_write_enable => regs_23[3].ENA
reg_write_enable => regs_23[2].ENA
reg_write_enable => regs_23[1].ENA
reg_write_enable => regs_23[0].ENA
reg_write_enable => regs_24[31].ENA
reg_write_enable => regs_24[30].ENA
reg_write_enable => regs_24[29].ENA
reg_write_enable => regs_24[28].ENA
reg_write_enable => regs_24[27].ENA
reg_write_enable => regs_24[26].ENA
reg_write_enable => regs_24[25].ENA
reg_write_enable => regs_24[24].ENA
reg_write_enable => regs_24[23].ENA
reg_write_enable => regs_24[22].ENA
reg_write_enable => regs_24[21].ENA
reg_write_enable => regs_24[20].ENA
reg_write_enable => regs_24[19].ENA
reg_write_enable => regs_24[18].ENA
reg_write_enable => regs_24[17].ENA
reg_write_enable => regs_24[16].ENA
reg_write_enable => regs_24[15].ENA
reg_write_enable => regs_24[14].ENA
reg_write_enable => regs_24[13].ENA
reg_write_enable => regs_24[12].ENA
reg_write_enable => regs_24[11].ENA
reg_write_enable => regs_24[10].ENA
reg_write_enable => regs_24[9].ENA
reg_write_enable => regs_24[8].ENA
reg_write_enable => regs_24[7].ENA
reg_write_enable => regs_24[6].ENA
reg_write_enable => regs_24[5].ENA
reg_write_enable => regs_24[4].ENA
reg_write_enable => regs_24[3].ENA
reg_write_enable => regs_24[2].ENA
reg_write_enable => regs_24[1].ENA
reg_write_enable => regs_24[0].ENA
reg_write_enable => regs_25[31].ENA
reg_write_enable => regs_25[30].ENA
reg_write_enable => regs_25[29].ENA
reg_write_enable => regs_25[28].ENA
reg_write_enable => regs_25[27].ENA
reg_write_enable => regs_25[26].ENA
reg_write_enable => regs_25[25].ENA
reg_write_enable => regs_25[24].ENA
reg_write_enable => regs_25[23].ENA
reg_write_enable => regs_25[22].ENA
reg_write_enable => regs_25[21].ENA
reg_write_enable => regs_25[20].ENA
reg_write_enable => regs_25[19].ENA
reg_write_enable => regs_25[18].ENA
reg_write_enable => regs_25[17].ENA
reg_write_enable => regs_25[16].ENA
reg_write_enable => regs_25[15].ENA
reg_write_enable => regs_25[14].ENA
reg_write_enable => regs_25[13].ENA
reg_write_enable => regs_25[12].ENA
reg_write_enable => regs_25[11].ENA
reg_write_enable => regs_25[10].ENA
reg_write_enable => regs_25[9].ENA
reg_write_enable => regs_25[8].ENA
reg_write_enable => regs_25[7].ENA
reg_write_enable => regs_25[6].ENA
reg_write_enable => regs_25[5].ENA
reg_write_enable => regs_25[4].ENA
reg_write_enable => regs_25[3].ENA
reg_write_enable => regs_25[2].ENA
reg_write_enable => regs_25[1].ENA
reg_write_enable => regs_25[0].ENA
reg_write_enable => regs_26[31].ENA
reg_write_enable => regs_26[30].ENA
reg_write_enable => regs_26[29].ENA
reg_write_enable => regs_26[28].ENA
reg_write_enable => regs_26[27].ENA
reg_write_enable => regs_26[26].ENA
reg_write_enable => regs_26[25].ENA
reg_write_enable => regs_26[24].ENA
reg_write_enable => regs_26[23].ENA
reg_write_enable => regs_26[22].ENA
reg_write_enable => regs_26[21].ENA
reg_write_enable => regs_26[20].ENA
reg_write_enable => regs_26[19].ENA
reg_write_enable => regs_26[18].ENA
reg_write_enable => regs_26[17].ENA
reg_write_enable => regs_26[16].ENA
reg_write_enable => regs_26[15].ENA
reg_write_enable => regs_26[14].ENA
reg_write_enable => regs_26[13].ENA
reg_write_enable => regs_26[12].ENA
reg_write_enable => regs_26[11].ENA
reg_write_enable => regs_26[10].ENA
reg_write_enable => regs_26[9].ENA
reg_write_enable => regs_26[8].ENA
reg_write_enable => regs_26[7].ENA
reg_write_enable => regs_26[6].ENA
reg_write_enable => regs_26[5].ENA
reg_write_enable => regs_26[4].ENA
reg_write_enable => regs_26[3].ENA
reg_write_enable => regs_26[2].ENA
reg_write_enable => regs_26[1].ENA
reg_write_enable => regs_26[0].ENA
reg_write_enable => regs_27[31].ENA
reg_write_enable => regs_27[30].ENA
reg_write_enable => regs_27[29].ENA
reg_write_enable => regs_27[28].ENA
reg_write_enable => regs_27[27].ENA
reg_write_enable => regs_27[26].ENA
reg_write_enable => regs_27[25].ENA
reg_write_enable => regs_27[24].ENA
reg_write_enable => regs_27[23].ENA
reg_write_enable => regs_27[22].ENA
reg_write_enable => regs_27[21].ENA
reg_write_enable => regs_27[20].ENA
reg_write_enable => regs_27[19].ENA
reg_write_enable => regs_27[18].ENA
reg_write_enable => regs_27[17].ENA
reg_write_enable => regs_27[16].ENA
reg_write_enable => regs_27[15].ENA
reg_write_enable => regs_27[14].ENA
reg_write_enable => regs_27[13].ENA
reg_write_enable => regs_27[12].ENA
reg_write_enable => regs_27[11].ENA
reg_write_enable => regs_27[10].ENA
reg_write_enable => regs_27[9].ENA
reg_write_enable => regs_27[8].ENA
reg_write_enable => regs_27[7].ENA
reg_write_enable => regs_27[6].ENA
reg_write_enable => regs_27[5].ENA
reg_write_enable => regs_27[4].ENA
reg_write_enable => regs_27[3].ENA
reg_write_enable => regs_27[2].ENA
reg_write_enable => regs_27[1].ENA
reg_write_enable => regs_27[0].ENA
reg_write_enable => regs_28[31].ENA
reg_write_enable => regs_28[30].ENA
reg_write_enable => regs_28[29].ENA
reg_write_enable => regs_28[28].ENA
reg_write_enable => regs_28[27].ENA
reg_write_enable => regs_28[26].ENA
reg_write_enable => regs_28[25].ENA
reg_write_enable => regs_28[24].ENA
reg_write_enable => regs_28[23].ENA
reg_write_enable => regs_28[22].ENA
reg_write_enable => regs_28[21].ENA
reg_write_enable => regs_28[20].ENA
reg_write_enable => regs_28[19].ENA
reg_write_enable => regs_28[18].ENA
reg_write_enable => regs_28[17].ENA
reg_write_enable => regs_28[16].ENA
reg_write_enable => regs_28[15].ENA
reg_write_enable => regs_28[14].ENA
reg_write_enable => regs_28[13].ENA
reg_write_enable => regs_28[12].ENA
reg_write_enable => regs_28[11].ENA
reg_write_enable => regs_28[10].ENA
reg_write_enable => regs_28[9].ENA
reg_write_enable => regs_28[8].ENA
reg_write_enable => regs_28[7].ENA
reg_write_enable => regs_28[6].ENA
reg_write_enable => regs_28[5].ENA
reg_write_enable => regs_28[4].ENA
reg_write_enable => regs_28[3].ENA
reg_write_enable => regs_28[2].ENA
reg_write_enable => regs_28[1].ENA
reg_write_enable => regs_28[0].ENA
reg_write_enable => regs_29[31].ENA
reg_write_enable => regs_29[30].ENA
reg_write_enable => regs_29[29].ENA
reg_write_enable => regs_29[28].ENA
reg_write_enable => regs_29[27].ENA
reg_write_enable => regs_29[26].ENA
reg_write_enable => regs_29[25].ENA
reg_write_enable => regs_29[24].ENA
reg_write_enable => regs_29[23].ENA
reg_write_enable => regs_29[22].ENA
reg_write_enable => regs_29[21].ENA
reg_write_enable => regs_29[20].ENA
reg_write_enable => regs_29[19].ENA
reg_write_enable => regs_29[18].ENA
reg_write_enable => regs_29[17].ENA
reg_write_enable => regs_29[16].ENA
reg_write_enable => regs_29[15].ENA
reg_write_enable => regs_29[14].ENA
reg_write_enable => regs_29[13].ENA
reg_write_enable => regs_29[12].ENA
reg_write_enable => regs_29[11].ENA
reg_write_enable => regs_29[10].ENA
reg_write_enable => regs_29[9].ENA
reg_write_enable => regs_29[8].ENA
reg_write_enable => regs_29[7].ENA
reg_write_enable => regs_29[6].ENA
reg_write_enable => regs_29[5].ENA
reg_write_enable => regs_29[4].ENA
reg_write_enable => regs_29[3].ENA
reg_write_enable => regs_29[2].ENA
reg_write_enable => regs_29[1].ENA
reg_write_enable => regs_29[0].ENA
reg_write_enable => regs_30[31].ENA
reg_write_enable => regs_30[30].ENA
reg_write_enable => regs_30[29].ENA
reg_write_enable => regs_30[28].ENA
reg_write_enable => regs_30[27].ENA
reg_write_enable => regs_30[26].ENA
reg_write_enable => regs_30[25].ENA
reg_write_enable => regs_30[24].ENA
reg_write_enable => regs_30[23].ENA
reg_write_enable => regs_30[22].ENA
reg_write_enable => regs_30[21].ENA
reg_write_enable => regs_30[20].ENA
reg_write_enable => regs_30[19].ENA
reg_write_enable => regs_30[18].ENA
reg_write_enable => regs_30[17].ENA
reg_write_enable => regs_30[16].ENA
reg_write_enable => regs_30[15].ENA
reg_write_enable => regs_30[14].ENA
reg_write_enable => regs_30[13].ENA
reg_write_enable => regs_30[12].ENA
reg_write_enable => regs_30[11].ENA
reg_write_enable => regs_30[10].ENA
reg_write_enable => regs_30[9].ENA
reg_write_enable => regs_30[8].ENA
reg_write_enable => regs_30[7].ENA
reg_write_enable => regs_30[6].ENA
reg_write_enable => regs_30[5].ENA
reg_write_enable => regs_30[4].ENA
reg_write_enable => regs_30[3].ENA
reg_write_enable => regs_30[2].ENA
reg_write_enable => regs_30[1].ENA
reg_write_enable => regs_30[0].ENA
reg_write_enable => regs_31[31].ENA
reg_write_enable => regs_31[30].ENA
reg_write_enable => regs_31[29].ENA
reg_write_enable => regs_31[28].ENA
reg_write_enable => regs_31[27].ENA
reg_write_enable => regs_31[26].ENA
reg_write_enable => regs_31[25].ENA
reg_write_enable => regs_31[24].ENA
reg_write_enable => regs_31[23].ENA
reg_write_enable => regs_31[22].ENA
reg_write_enable => regs_31[21].ENA
reg_write_enable => regs_31[20].ENA
reg_write_enable => regs_31[19].ENA
reg_write_enable => regs_31[18].ENA
reg_write_enable => regs_31[17].ENA
reg_write_enable => regs_31[16].ENA
reg_write_enable => regs_31[15].ENA
reg_write_enable => regs_31[14].ENA
reg_write_enable => regs_31[13].ENA
reg_write_enable => regs_31[12].ENA
reg_write_enable => regs_31[11].ENA
reg_write_enable => regs_31[10].ENA
reg_write_enable => regs_31[9].ENA
reg_write_enable => regs_31[8].ENA
reg_write_enable => regs_31[7].ENA
reg_write_enable => regs_31[6].ENA
reg_write_enable => regs_31[5].ENA
reg_write_enable => regs_31[4].ENA
reg_write_enable => regs_31[3].ENA
reg_write_enable => regs_31[2].ENA
reg_write_enable => regs_31[1].ENA
reg_write_data[0] => regs_1.DATAB
reg_write_data[0] => regs_2.DATAB
reg_write_data[0] => regs_3.DATAB
reg_write_data[0] => regs_4.DATAB
reg_write_data[0] => regs_5.DATAB
reg_write_data[0] => regs_6.DATAB
reg_write_data[0] => regs_7.DATAB
reg_write_data[0] => regs_8.DATAB
reg_write_data[0] => regs_9.DATAB
reg_write_data[0] => regs_10.DATAB
reg_write_data[0] => regs_11.DATAB
reg_write_data[0] => regs_12.DATAB
reg_write_data[0] => regs_13.DATAB
reg_write_data[0] => regs_14.DATAB
reg_write_data[0] => regs_15.DATAB
reg_write_data[0] => regs_16.DATAB
reg_write_data[0] => regs_17.DATAB
reg_write_data[0] => regs_18.DATAB
reg_write_data[0] => regs_19.DATAB
reg_write_data[0] => regs_20.DATAB
reg_write_data[0] => regs_21.DATAB
reg_write_data[0] => regs_22.DATAB
reg_write_data[0] => regs_23.DATAB
reg_write_data[0] => regs_24.DATAB
reg_write_data[0] => regs_25.DATAB
reg_write_data[0] => regs_26.DATAB
reg_write_data[0] => regs_27.DATAB
reg_write_data[0] => regs_28.DATAB
reg_write_data[0] => regs_29.DATAB
reg_write_data[0] => regs_30.DATAB
reg_write_data[0] => regs_31.DATAB
reg_write_data[1] => regs_1.DATAB
reg_write_data[1] => regs_2.DATAB
reg_write_data[1] => regs_3.DATAB
reg_write_data[1] => regs_4.DATAB
reg_write_data[1] => regs_5.DATAB
reg_write_data[1] => regs_6.DATAB
reg_write_data[1] => regs_7.DATAB
reg_write_data[1] => regs_8.DATAB
reg_write_data[1] => regs_9.DATAB
reg_write_data[1] => regs_10.DATAB
reg_write_data[1] => regs_11.DATAB
reg_write_data[1] => regs_12.DATAB
reg_write_data[1] => regs_13.DATAB
reg_write_data[1] => regs_14.DATAB
reg_write_data[1] => regs_15.DATAB
reg_write_data[1] => regs_16.DATAB
reg_write_data[1] => regs_17.DATAB
reg_write_data[1] => regs_18.DATAB
reg_write_data[1] => regs_19.DATAB
reg_write_data[1] => regs_20.DATAB
reg_write_data[1] => regs_21.DATAB
reg_write_data[1] => regs_22.DATAB
reg_write_data[1] => regs_23.DATAB
reg_write_data[1] => regs_24.DATAB
reg_write_data[1] => regs_25.DATAB
reg_write_data[1] => regs_26.DATAB
reg_write_data[1] => regs_27.DATAB
reg_write_data[1] => regs_28.DATAB
reg_write_data[1] => regs_29.DATAB
reg_write_data[1] => regs_30.DATAB
reg_write_data[1] => regs_31.DATAB
reg_write_data[2] => regs_1.DATAB
reg_write_data[2] => regs_2.DATAB
reg_write_data[2] => regs_3.DATAB
reg_write_data[2] => regs_4.DATAB
reg_write_data[2] => regs_5.DATAB
reg_write_data[2] => regs_6.DATAB
reg_write_data[2] => regs_7.DATAB
reg_write_data[2] => regs_8.DATAB
reg_write_data[2] => regs_9.DATAB
reg_write_data[2] => regs_10.DATAB
reg_write_data[2] => regs_11.DATAB
reg_write_data[2] => regs_12.DATAB
reg_write_data[2] => regs_13.DATAB
reg_write_data[2] => regs_14.DATAB
reg_write_data[2] => regs_15.DATAB
reg_write_data[2] => regs_16.DATAB
reg_write_data[2] => regs_17.DATAB
reg_write_data[2] => regs_18.DATAB
reg_write_data[2] => regs_19.DATAB
reg_write_data[2] => regs_20.DATAB
reg_write_data[2] => regs_21.DATAB
reg_write_data[2] => regs_22.DATAB
reg_write_data[2] => regs_23.DATAB
reg_write_data[2] => regs_24.DATAB
reg_write_data[2] => regs_25.DATAB
reg_write_data[2] => regs_26.DATAB
reg_write_data[2] => regs_27.DATAB
reg_write_data[2] => regs_28.DATAB
reg_write_data[2] => regs_29.DATAB
reg_write_data[2] => regs_30.DATAB
reg_write_data[2] => regs_31.DATAB
reg_write_data[3] => regs_1.DATAB
reg_write_data[3] => regs_2.DATAB
reg_write_data[3] => regs_3.DATAB
reg_write_data[3] => regs_4.DATAB
reg_write_data[3] => regs_5.DATAB
reg_write_data[3] => regs_6.DATAB
reg_write_data[3] => regs_7.DATAB
reg_write_data[3] => regs_8.DATAB
reg_write_data[3] => regs_9.DATAB
reg_write_data[3] => regs_10.DATAB
reg_write_data[3] => regs_11.DATAB
reg_write_data[3] => regs_12.DATAB
reg_write_data[3] => regs_13.DATAB
reg_write_data[3] => regs_14.DATAB
reg_write_data[3] => regs_15.DATAB
reg_write_data[3] => regs_16.DATAB
reg_write_data[3] => regs_17.DATAB
reg_write_data[3] => regs_18.DATAB
reg_write_data[3] => regs_19.DATAB
reg_write_data[3] => regs_20.DATAB
reg_write_data[3] => regs_21.DATAB
reg_write_data[3] => regs_22.DATAB
reg_write_data[3] => regs_23.DATAB
reg_write_data[3] => regs_24.DATAB
reg_write_data[3] => regs_25.DATAB
reg_write_data[3] => regs_26.DATAB
reg_write_data[3] => regs_27.DATAB
reg_write_data[3] => regs_28.DATAB
reg_write_data[3] => regs_29.DATAB
reg_write_data[3] => regs_30.DATAB
reg_write_data[3] => regs_31.DATAB
reg_write_data[4] => regs_1.DATAB
reg_write_data[4] => regs_2.DATAB
reg_write_data[4] => regs_3.DATAB
reg_write_data[4] => regs_4.DATAB
reg_write_data[4] => regs_5.DATAB
reg_write_data[4] => regs_6.DATAB
reg_write_data[4] => regs_7.DATAB
reg_write_data[4] => regs_8.DATAB
reg_write_data[4] => regs_9.DATAB
reg_write_data[4] => regs_10.DATAB
reg_write_data[4] => regs_11.DATAB
reg_write_data[4] => regs_12.DATAB
reg_write_data[4] => regs_13.DATAB
reg_write_data[4] => regs_14.DATAB
reg_write_data[4] => regs_15.DATAB
reg_write_data[4] => regs_16.DATAB
reg_write_data[4] => regs_17.DATAB
reg_write_data[4] => regs_18.DATAB
reg_write_data[4] => regs_19.DATAB
reg_write_data[4] => regs_20.DATAB
reg_write_data[4] => regs_21.DATAB
reg_write_data[4] => regs_22.DATAB
reg_write_data[4] => regs_23.DATAB
reg_write_data[4] => regs_24.DATAB
reg_write_data[4] => regs_25.DATAB
reg_write_data[4] => regs_26.DATAB
reg_write_data[4] => regs_27.DATAB
reg_write_data[4] => regs_28.DATAB
reg_write_data[4] => regs_29.DATAB
reg_write_data[4] => regs_30.DATAB
reg_write_data[4] => regs_31.DATAB
reg_write_data[5] => regs_1.DATAB
reg_write_data[5] => regs_2.DATAB
reg_write_data[5] => regs_3.DATAB
reg_write_data[5] => regs_4.DATAB
reg_write_data[5] => regs_5.DATAB
reg_write_data[5] => regs_6.DATAB
reg_write_data[5] => regs_7.DATAB
reg_write_data[5] => regs_8.DATAB
reg_write_data[5] => regs_9.DATAB
reg_write_data[5] => regs_10.DATAB
reg_write_data[5] => regs_11.DATAB
reg_write_data[5] => regs_12.DATAB
reg_write_data[5] => regs_13.DATAB
reg_write_data[5] => regs_14.DATAB
reg_write_data[5] => regs_15.DATAB
reg_write_data[5] => regs_16.DATAB
reg_write_data[5] => regs_17.DATAB
reg_write_data[5] => regs_18.DATAB
reg_write_data[5] => regs_19.DATAB
reg_write_data[5] => regs_20.DATAB
reg_write_data[5] => regs_21.DATAB
reg_write_data[5] => regs_22.DATAB
reg_write_data[5] => regs_23.DATAB
reg_write_data[5] => regs_24.DATAB
reg_write_data[5] => regs_25.DATAB
reg_write_data[5] => regs_26.DATAB
reg_write_data[5] => regs_27.DATAB
reg_write_data[5] => regs_28.DATAB
reg_write_data[5] => regs_29.DATAB
reg_write_data[5] => regs_30.DATAB
reg_write_data[5] => regs_31.DATAB
reg_write_data[6] => regs_1.DATAB
reg_write_data[6] => regs_2.DATAB
reg_write_data[6] => regs_3.DATAB
reg_write_data[6] => regs_4.DATAB
reg_write_data[6] => regs_5.DATAB
reg_write_data[6] => regs_6.DATAB
reg_write_data[6] => regs_7.DATAB
reg_write_data[6] => regs_8.DATAB
reg_write_data[6] => regs_9.DATAB
reg_write_data[6] => regs_10.DATAB
reg_write_data[6] => regs_11.DATAB
reg_write_data[6] => regs_12.DATAB
reg_write_data[6] => regs_13.DATAB
reg_write_data[6] => regs_14.DATAB
reg_write_data[6] => regs_15.DATAB
reg_write_data[6] => regs_16.DATAB
reg_write_data[6] => regs_17.DATAB
reg_write_data[6] => regs_18.DATAB
reg_write_data[6] => regs_19.DATAB
reg_write_data[6] => regs_20.DATAB
reg_write_data[6] => regs_21.DATAB
reg_write_data[6] => regs_22.DATAB
reg_write_data[6] => regs_23.DATAB
reg_write_data[6] => regs_24.DATAB
reg_write_data[6] => regs_25.DATAB
reg_write_data[6] => regs_26.DATAB
reg_write_data[6] => regs_27.DATAB
reg_write_data[6] => regs_28.DATAB
reg_write_data[6] => regs_29.DATAB
reg_write_data[6] => regs_30.DATAB
reg_write_data[6] => regs_31.DATAB
reg_write_data[7] => regs_1.DATAB
reg_write_data[7] => regs_2.DATAB
reg_write_data[7] => regs_3.DATAB
reg_write_data[7] => regs_4.DATAB
reg_write_data[7] => regs_5.DATAB
reg_write_data[7] => regs_6.DATAB
reg_write_data[7] => regs_7.DATAB
reg_write_data[7] => regs_8.DATAB
reg_write_data[7] => regs_9.DATAB
reg_write_data[7] => regs_10.DATAB
reg_write_data[7] => regs_11.DATAB
reg_write_data[7] => regs_12.DATAB
reg_write_data[7] => regs_13.DATAB
reg_write_data[7] => regs_14.DATAB
reg_write_data[7] => regs_15.DATAB
reg_write_data[7] => regs_16.DATAB
reg_write_data[7] => regs_17.DATAB
reg_write_data[7] => regs_18.DATAB
reg_write_data[7] => regs_19.DATAB
reg_write_data[7] => regs_20.DATAB
reg_write_data[7] => regs_21.DATAB
reg_write_data[7] => regs_22.DATAB
reg_write_data[7] => regs_23.DATAB
reg_write_data[7] => regs_24.DATAB
reg_write_data[7] => regs_25.DATAB
reg_write_data[7] => regs_26.DATAB
reg_write_data[7] => regs_27.DATAB
reg_write_data[7] => regs_28.DATAB
reg_write_data[7] => regs_29.DATAB
reg_write_data[7] => regs_30.DATAB
reg_write_data[7] => regs_31.DATAB
reg_write_data[8] => regs_1.DATAB
reg_write_data[8] => regs_2.DATAB
reg_write_data[8] => regs_3.DATAB
reg_write_data[8] => regs_4.DATAB
reg_write_data[8] => regs_5.DATAB
reg_write_data[8] => regs_6.DATAB
reg_write_data[8] => regs_7.DATAB
reg_write_data[8] => regs_8.DATAB
reg_write_data[8] => regs_9.DATAB
reg_write_data[8] => regs_10.DATAB
reg_write_data[8] => regs_11.DATAB
reg_write_data[8] => regs_12.DATAB
reg_write_data[8] => regs_13.DATAB
reg_write_data[8] => regs_14.DATAB
reg_write_data[8] => regs_15.DATAB
reg_write_data[8] => regs_16.DATAB
reg_write_data[8] => regs_17.DATAB
reg_write_data[8] => regs_18.DATAB
reg_write_data[8] => regs_19.DATAB
reg_write_data[8] => regs_20.DATAB
reg_write_data[8] => regs_21.DATAB
reg_write_data[8] => regs_22.DATAB
reg_write_data[8] => regs_23.DATAB
reg_write_data[8] => regs_24.DATAB
reg_write_data[8] => regs_25.DATAB
reg_write_data[8] => regs_26.DATAB
reg_write_data[8] => regs_27.DATAB
reg_write_data[8] => regs_28.DATAB
reg_write_data[8] => regs_29.DATAB
reg_write_data[8] => regs_30.DATAB
reg_write_data[8] => regs_31.DATAB
reg_write_data[9] => regs_1.DATAB
reg_write_data[9] => regs_2.DATAB
reg_write_data[9] => regs_3.DATAB
reg_write_data[9] => regs_4.DATAB
reg_write_data[9] => regs_5.DATAB
reg_write_data[9] => regs_6.DATAB
reg_write_data[9] => regs_7.DATAB
reg_write_data[9] => regs_8.DATAB
reg_write_data[9] => regs_9.DATAB
reg_write_data[9] => regs_10.DATAB
reg_write_data[9] => regs_11.DATAB
reg_write_data[9] => regs_12.DATAB
reg_write_data[9] => regs_13.DATAB
reg_write_data[9] => regs_14.DATAB
reg_write_data[9] => regs_15.DATAB
reg_write_data[9] => regs_16.DATAB
reg_write_data[9] => regs_17.DATAB
reg_write_data[9] => regs_18.DATAB
reg_write_data[9] => regs_19.DATAB
reg_write_data[9] => regs_20.DATAB
reg_write_data[9] => regs_21.DATAB
reg_write_data[9] => regs_22.DATAB
reg_write_data[9] => regs_23.DATAB
reg_write_data[9] => regs_24.DATAB
reg_write_data[9] => regs_25.DATAB
reg_write_data[9] => regs_26.DATAB
reg_write_data[9] => regs_27.DATAB
reg_write_data[9] => regs_28.DATAB
reg_write_data[9] => regs_29.DATAB
reg_write_data[9] => regs_30.DATAB
reg_write_data[9] => regs_31.DATAB
reg_write_data[10] => regs_1.DATAB
reg_write_data[10] => regs_2.DATAB
reg_write_data[10] => regs_3.DATAB
reg_write_data[10] => regs_4.DATAB
reg_write_data[10] => regs_5.DATAB
reg_write_data[10] => regs_6.DATAB
reg_write_data[10] => regs_7.DATAB
reg_write_data[10] => regs_8.DATAB
reg_write_data[10] => regs_9.DATAB
reg_write_data[10] => regs_10.DATAB
reg_write_data[10] => regs_11.DATAB
reg_write_data[10] => regs_12.DATAB
reg_write_data[10] => regs_13.DATAB
reg_write_data[10] => regs_14.DATAB
reg_write_data[10] => regs_15.DATAB
reg_write_data[10] => regs_16.DATAB
reg_write_data[10] => regs_17.DATAB
reg_write_data[10] => regs_18.DATAB
reg_write_data[10] => regs_19.DATAB
reg_write_data[10] => regs_20.DATAB
reg_write_data[10] => regs_21.DATAB
reg_write_data[10] => regs_22.DATAB
reg_write_data[10] => regs_23.DATAB
reg_write_data[10] => regs_24.DATAB
reg_write_data[10] => regs_25.DATAB
reg_write_data[10] => regs_26.DATAB
reg_write_data[10] => regs_27.DATAB
reg_write_data[10] => regs_28.DATAB
reg_write_data[10] => regs_29.DATAB
reg_write_data[10] => regs_30.DATAB
reg_write_data[10] => regs_31.DATAB
reg_write_data[11] => regs_1.DATAB
reg_write_data[11] => regs_2.DATAB
reg_write_data[11] => regs_3.DATAB
reg_write_data[11] => regs_4.DATAB
reg_write_data[11] => regs_5.DATAB
reg_write_data[11] => regs_6.DATAB
reg_write_data[11] => regs_7.DATAB
reg_write_data[11] => regs_8.DATAB
reg_write_data[11] => regs_9.DATAB
reg_write_data[11] => regs_10.DATAB
reg_write_data[11] => regs_11.DATAB
reg_write_data[11] => regs_12.DATAB
reg_write_data[11] => regs_13.DATAB
reg_write_data[11] => regs_14.DATAB
reg_write_data[11] => regs_15.DATAB
reg_write_data[11] => regs_16.DATAB
reg_write_data[11] => regs_17.DATAB
reg_write_data[11] => regs_18.DATAB
reg_write_data[11] => regs_19.DATAB
reg_write_data[11] => regs_20.DATAB
reg_write_data[11] => regs_21.DATAB
reg_write_data[11] => regs_22.DATAB
reg_write_data[11] => regs_23.DATAB
reg_write_data[11] => regs_24.DATAB
reg_write_data[11] => regs_25.DATAB
reg_write_data[11] => regs_26.DATAB
reg_write_data[11] => regs_27.DATAB
reg_write_data[11] => regs_28.DATAB
reg_write_data[11] => regs_29.DATAB
reg_write_data[11] => regs_30.DATAB
reg_write_data[11] => regs_31.DATAB
reg_write_data[12] => regs_1.DATAB
reg_write_data[12] => regs_2.DATAB
reg_write_data[12] => regs_3.DATAB
reg_write_data[12] => regs_4.DATAB
reg_write_data[12] => regs_5.DATAB
reg_write_data[12] => regs_6.DATAB
reg_write_data[12] => regs_7.DATAB
reg_write_data[12] => regs_8.DATAB
reg_write_data[12] => regs_9.DATAB
reg_write_data[12] => regs_10.DATAB
reg_write_data[12] => regs_11.DATAB
reg_write_data[12] => regs_12.DATAB
reg_write_data[12] => regs_13.DATAB
reg_write_data[12] => regs_14.DATAB
reg_write_data[12] => regs_15.DATAB
reg_write_data[12] => regs_16.DATAB
reg_write_data[12] => regs_17.DATAB
reg_write_data[12] => regs_18.DATAB
reg_write_data[12] => regs_19.DATAB
reg_write_data[12] => regs_20.DATAB
reg_write_data[12] => regs_21.DATAB
reg_write_data[12] => regs_22.DATAB
reg_write_data[12] => regs_23.DATAB
reg_write_data[12] => regs_24.DATAB
reg_write_data[12] => regs_25.DATAB
reg_write_data[12] => regs_26.DATAB
reg_write_data[12] => regs_27.DATAB
reg_write_data[12] => regs_28.DATAB
reg_write_data[12] => regs_29.DATAB
reg_write_data[12] => regs_30.DATAB
reg_write_data[12] => regs_31.DATAB
reg_write_data[13] => regs_1.DATAB
reg_write_data[13] => regs_2.DATAB
reg_write_data[13] => regs_3.DATAB
reg_write_data[13] => regs_4.DATAB
reg_write_data[13] => regs_5.DATAB
reg_write_data[13] => regs_6.DATAB
reg_write_data[13] => regs_7.DATAB
reg_write_data[13] => regs_8.DATAB
reg_write_data[13] => regs_9.DATAB
reg_write_data[13] => regs_10.DATAB
reg_write_data[13] => regs_11.DATAB
reg_write_data[13] => regs_12.DATAB
reg_write_data[13] => regs_13.DATAB
reg_write_data[13] => regs_14.DATAB
reg_write_data[13] => regs_15.DATAB
reg_write_data[13] => regs_16.DATAB
reg_write_data[13] => regs_17.DATAB
reg_write_data[13] => regs_18.DATAB
reg_write_data[13] => regs_19.DATAB
reg_write_data[13] => regs_20.DATAB
reg_write_data[13] => regs_21.DATAB
reg_write_data[13] => regs_22.DATAB
reg_write_data[13] => regs_23.DATAB
reg_write_data[13] => regs_24.DATAB
reg_write_data[13] => regs_25.DATAB
reg_write_data[13] => regs_26.DATAB
reg_write_data[13] => regs_27.DATAB
reg_write_data[13] => regs_28.DATAB
reg_write_data[13] => regs_29.DATAB
reg_write_data[13] => regs_30.DATAB
reg_write_data[13] => regs_31.DATAB
reg_write_data[14] => regs_1.DATAB
reg_write_data[14] => regs_2.DATAB
reg_write_data[14] => regs_3.DATAB
reg_write_data[14] => regs_4.DATAB
reg_write_data[14] => regs_5.DATAB
reg_write_data[14] => regs_6.DATAB
reg_write_data[14] => regs_7.DATAB
reg_write_data[14] => regs_8.DATAB
reg_write_data[14] => regs_9.DATAB
reg_write_data[14] => regs_10.DATAB
reg_write_data[14] => regs_11.DATAB
reg_write_data[14] => regs_12.DATAB
reg_write_data[14] => regs_13.DATAB
reg_write_data[14] => regs_14.DATAB
reg_write_data[14] => regs_15.DATAB
reg_write_data[14] => regs_16.DATAB
reg_write_data[14] => regs_17.DATAB
reg_write_data[14] => regs_18.DATAB
reg_write_data[14] => regs_19.DATAB
reg_write_data[14] => regs_20.DATAB
reg_write_data[14] => regs_21.DATAB
reg_write_data[14] => regs_22.DATAB
reg_write_data[14] => regs_23.DATAB
reg_write_data[14] => regs_24.DATAB
reg_write_data[14] => regs_25.DATAB
reg_write_data[14] => regs_26.DATAB
reg_write_data[14] => regs_27.DATAB
reg_write_data[14] => regs_28.DATAB
reg_write_data[14] => regs_29.DATAB
reg_write_data[14] => regs_30.DATAB
reg_write_data[14] => regs_31.DATAB
reg_write_data[15] => regs_1.DATAB
reg_write_data[15] => regs_2.DATAB
reg_write_data[15] => regs_3.DATAB
reg_write_data[15] => regs_4.DATAB
reg_write_data[15] => regs_5.DATAB
reg_write_data[15] => regs_6.DATAB
reg_write_data[15] => regs_7.DATAB
reg_write_data[15] => regs_8.DATAB
reg_write_data[15] => regs_9.DATAB
reg_write_data[15] => regs_10.DATAB
reg_write_data[15] => regs_11.DATAB
reg_write_data[15] => regs_12.DATAB
reg_write_data[15] => regs_13.DATAB
reg_write_data[15] => regs_14.DATAB
reg_write_data[15] => regs_15.DATAB
reg_write_data[15] => regs_16.DATAB
reg_write_data[15] => regs_17.DATAB
reg_write_data[15] => regs_18.DATAB
reg_write_data[15] => regs_19.DATAB
reg_write_data[15] => regs_20.DATAB
reg_write_data[15] => regs_21.DATAB
reg_write_data[15] => regs_22.DATAB
reg_write_data[15] => regs_23.DATAB
reg_write_data[15] => regs_24.DATAB
reg_write_data[15] => regs_25.DATAB
reg_write_data[15] => regs_26.DATAB
reg_write_data[15] => regs_27.DATAB
reg_write_data[15] => regs_28.DATAB
reg_write_data[15] => regs_29.DATAB
reg_write_data[15] => regs_30.DATAB
reg_write_data[15] => regs_31.DATAB
reg_write_data[16] => regs_1.DATAB
reg_write_data[16] => regs_2.DATAB
reg_write_data[16] => regs_3.DATAB
reg_write_data[16] => regs_4.DATAB
reg_write_data[16] => regs_5.DATAB
reg_write_data[16] => regs_6.DATAB
reg_write_data[16] => regs_7.DATAB
reg_write_data[16] => regs_8.DATAB
reg_write_data[16] => regs_9.DATAB
reg_write_data[16] => regs_10.DATAB
reg_write_data[16] => regs_11.DATAB
reg_write_data[16] => regs_12.DATAB
reg_write_data[16] => regs_13.DATAB
reg_write_data[16] => regs_14.DATAB
reg_write_data[16] => regs_15.DATAB
reg_write_data[16] => regs_16.DATAB
reg_write_data[16] => regs_17.DATAB
reg_write_data[16] => regs_18.DATAB
reg_write_data[16] => regs_19.DATAB
reg_write_data[16] => regs_20.DATAB
reg_write_data[16] => regs_21.DATAB
reg_write_data[16] => regs_22.DATAB
reg_write_data[16] => regs_23.DATAB
reg_write_data[16] => regs_24.DATAB
reg_write_data[16] => regs_25.DATAB
reg_write_data[16] => regs_26.DATAB
reg_write_data[16] => regs_27.DATAB
reg_write_data[16] => regs_28.DATAB
reg_write_data[16] => regs_29.DATAB
reg_write_data[16] => regs_30.DATAB
reg_write_data[16] => regs_31.DATAB
reg_write_data[17] => regs_1.DATAB
reg_write_data[17] => regs_2.DATAB
reg_write_data[17] => regs_3.DATAB
reg_write_data[17] => regs_4.DATAB
reg_write_data[17] => regs_5.DATAB
reg_write_data[17] => regs_6.DATAB
reg_write_data[17] => regs_7.DATAB
reg_write_data[17] => regs_8.DATAB
reg_write_data[17] => regs_9.DATAB
reg_write_data[17] => regs_10.DATAB
reg_write_data[17] => regs_11.DATAB
reg_write_data[17] => regs_12.DATAB
reg_write_data[17] => regs_13.DATAB
reg_write_data[17] => regs_14.DATAB
reg_write_data[17] => regs_15.DATAB
reg_write_data[17] => regs_16.DATAB
reg_write_data[17] => regs_17.DATAB
reg_write_data[17] => regs_18.DATAB
reg_write_data[17] => regs_19.DATAB
reg_write_data[17] => regs_20.DATAB
reg_write_data[17] => regs_21.DATAB
reg_write_data[17] => regs_22.DATAB
reg_write_data[17] => regs_23.DATAB
reg_write_data[17] => regs_24.DATAB
reg_write_data[17] => regs_25.DATAB
reg_write_data[17] => regs_26.DATAB
reg_write_data[17] => regs_27.DATAB
reg_write_data[17] => regs_28.DATAB
reg_write_data[17] => regs_29.DATAB
reg_write_data[17] => regs_30.DATAB
reg_write_data[17] => regs_31.DATAB
reg_write_data[18] => regs_1.DATAB
reg_write_data[18] => regs_2.DATAB
reg_write_data[18] => regs_3.DATAB
reg_write_data[18] => regs_4.DATAB
reg_write_data[18] => regs_5.DATAB
reg_write_data[18] => regs_6.DATAB
reg_write_data[18] => regs_7.DATAB
reg_write_data[18] => regs_8.DATAB
reg_write_data[18] => regs_9.DATAB
reg_write_data[18] => regs_10.DATAB
reg_write_data[18] => regs_11.DATAB
reg_write_data[18] => regs_12.DATAB
reg_write_data[18] => regs_13.DATAB
reg_write_data[18] => regs_14.DATAB
reg_write_data[18] => regs_15.DATAB
reg_write_data[18] => regs_16.DATAB
reg_write_data[18] => regs_17.DATAB
reg_write_data[18] => regs_18.DATAB
reg_write_data[18] => regs_19.DATAB
reg_write_data[18] => regs_20.DATAB
reg_write_data[18] => regs_21.DATAB
reg_write_data[18] => regs_22.DATAB
reg_write_data[18] => regs_23.DATAB
reg_write_data[18] => regs_24.DATAB
reg_write_data[18] => regs_25.DATAB
reg_write_data[18] => regs_26.DATAB
reg_write_data[18] => regs_27.DATAB
reg_write_data[18] => regs_28.DATAB
reg_write_data[18] => regs_29.DATAB
reg_write_data[18] => regs_30.DATAB
reg_write_data[18] => regs_31.DATAB
reg_write_data[19] => regs_1.DATAB
reg_write_data[19] => regs_2.DATAB
reg_write_data[19] => regs_3.DATAB
reg_write_data[19] => regs_4.DATAB
reg_write_data[19] => regs_5.DATAB
reg_write_data[19] => regs_6.DATAB
reg_write_data[19] => regs_7.DATAB
reg_write_data[19] => regs_8.DATAB
reg_write_data[19] => regs_9.DATAB
reg_write_data[19] => regs_10.DATAB
reg_write_data[19] => regs_11.DATAB
reg_write_data[19] => regs_12.DATAB
reg_write_data[19] => regs_13.DATAB
reg_write_data[19] => regs_14.DATAB
reg_write_data[19] => regs_15.DATAB
reg_write_data[19] => regs_16.DATAB
reg_write_data[19] => regs_17.DATAB
reg_write_data[19] => regs_18.DATAB
reg_write_data[19] => regs_19.DATAB
reg_write_data[19] => regs_20.DATAB
reg_write_data[19] => regs_21.DATAB
reg_write_data[19] => regs_22.DATAB
reg_write_data[19] => regs_23.DATAB
reg_write_data[19] => regs_24.DATAB
reg_write_data[19] => regs_25.DATAB
reg_write_data[19] => regs_26.DATAB
reg_write_data[19] => regs_27.DATAB
reg_write_data[19] => regs_28.DATAB
reg_write_data[19] => regs_29.DATAB
reg_write_data[19] => regs_30.DATAB
reg_write_data[19] => regs_31.DATAB
reg_write_data[20] => regs_1.DATAB
reg_write_data[20] => regs_2.DATAB
reg_write_data[20] => regs_3.DATAB
reg_write_data[20] => regs_4.DATAB
reg_write_data[20] => regs_5.DATAB
reg_write_data[20] => regs_6.DATAB
reg_write_data[20] => regs_7.DATAB
reg_write_data[20] => regs_8.DATAB
reg_write_data[20] => regs_9.DATAB
reg_write_data[20] => regs_10.DATAB
reg_write_data[20] => regs_11.DATAB
reg_write_data[20] => regs_12.DATAB
reg_write_data[20] => regs_13.DATAB
reg_write_data[20] => regs_14.DATAB
reg_write_data[20] => regs_15.DATAB
reg_write_data[20] => regs_16.DATAB
reg_write_data[20] => regs_17.DATAB
reg_write_data[20] => regs_18.DATAB
reg_write_data[20] => regs_19.DATAB
reg_write_data[20] => regs_20.DATAB
reg_write_data[20] => regs_21.DATAB
reg_write_data[20] => regs_22.DATAB
reg_write_data[20] => regs_23.DATAB
reg_write_data[20] => regs_24.DATAB
reg_write_data[20] => regs_25.DATAB
reg_write_data[20] => regs_26.DATAB
reg_write_data[20] => regs_27.DATAB
reg_write_data[20] => regs_28.DATAB
reg_write_data[20] => regs_29.DATAB
reg_write_data[20] => regs_30.DATAB
reg_write_data[20] => regs_31.DATAB
reg_write_data[21] => regs_1.DATAB
reg_write_data[21] => regs_2.DATAB
reg_write_data[21] => regs_3.DATAB
reg_write_data[21] => regs_4.DATAB
reg_write_data[21] => regs_5.DATAB
reg_write_data[21] => regs_6.DATAB
reg_write_data[21] => regs_7.DATAB
reg_write_data[21] => regs_8.DATAB
reg_write_data[21] => regs_9.DATAB
reg_write_data[21] => regs_10.DATAB
reg_write_data[21] => regs_11.DATAB
reg_write_data[21] => regs_12.DATAB
reg_write_data[21] => regs_13.DATAB
reg_write_data[21] => regs_14.DATAB
reg_write_data[21] => regs_15.DATAB
reg_write_data[21] => regs_16.DATAB
reg_write_data[21] => regs_17.DATAB
reg_write_data[21] => regs_18.DATAB
reg_write_data[21] => regs_19.DATAB
reg_write_data[21] => regs_20.DATAB
reg_write_data[21] => regs_21.DATAB
reg_write_data[21] => regs_22.DATAB
reg_write_data[21] => regs_23.DATAB
reg_write_data[21] => regs_24.DATAB
reg_write_data[21] => regs_25.DATAB
reg_write_data[21] => regs_26.DATAB
reg_write_data[21] => regs_27.DATAB
reg_write_data[21] => regs_28.DATAB
reg_write_data[21] => regs_29.DATAB
reg_write_data[21] => regs_30.DATAB
reg_write_data[21] => regs_31.DATAB
reg_write_data[22] => regs_1.DATAB
reg_write_data[22] => regs_2.DATAB
reg_write_data[22] => regs_3.DATAB
reg_write_data[22] => regs_4.DATAB
reg_write_data[22] => regs_5.DATAB
reg_write_data[22] => regs_6.DATAB
reg_write_data[22] => regs_7.DATAB
reg_write_data[22] => regs_8.DATAB
reg_write_data[22] => regs_9.DATAB
reg_write_data[22] => regs_10.DATAB
reg_write_data[22] => regs_11.DATAB
reg_write_data[22] => regs_12.DATAB
reg_write_data[22] => regs_13.DATAB
reg_write_data[22] => regs_14.DATAB
reg_write_data[22] => regs_15.DATAB
reg_write_data[22] => regs_16.DATAB
reg_write_data[22] => regs_17.DATAB
reg_write_data[22] => regs_18.DATAB
reg_write_data[22] => regs_19.DATAB
reg_write_data[22] => regs_20.DATAB
reg_write_data[22] => regs_21.DATAB
reg_write_data[22] => regs_22.DATAB
reg_write_data[22] => regs_23.DATAB
reg_write_data[22] => regs_24.DATAB
reg_write_data[22] => regs_25.DATAB
reg_write_data[22] => regs_26.DATAB
reg_write_data[22] => regs_27.DATAB
reg_write_data[22] => regs_28.DATAB
reg_write_data[22] => regs_29.DATAB
reg_write_data[22] => regs_30.DATAB
reg_write_data[22] => regs_31.DATAB
reg_write_data[23] => regs_1.DATAB
reg_write_data[23] => regs_2.DATAB
reg_write_data[23] => regs_3.DATAB
reg_write_data[23] => regs_4.DATAB
reg_write_data[23] => regs_5.DATAB
reg_write_data[23] => regs_6.DATAB
reg_write_data[23] => regs_7.DATAB
reg_write_data[23] => regs_8.DATAB
reg_write_data[23] => regs_9.DATAB
reg_write_data[23] => regs_10.DATAB
reg_write_data[23] => regs_11.DATAB
reg_write_data[23] => regs_12.DATAB
reg_write_data[23] => regs_13.DATAB
reg_write_data[23] => regs_14.DATAB
reg_write_data[23] => regs_15.DATAB
reg_write_data[23] => regs_16.DATAB
reg_write_data[23] => regs_17.DATAB
reg_write_data[23] => regs_18.DATAB
reg_write_data[23] => regs_19.DATAB
reg_write_data[23] => regs_20.DATAB
reg_write_data[23] => regs_21.DATAB
reg_write_data[23] => regs_22.DATAB
reg_write_data[23] => regs_23.DATAB
reg_write_data[23] => regs_24.DATAB
reg_write_data[23] => regs_25.DATAB
reg_write_data[23] => regs_26.DATAB
reg_write_data[23] => regs_27.DATAB
reg_write_data[23] => regs_28.DATAB
reg_write_data[23] => regs_29.DATAB
reg_write_data[23] => regs_30.DATAB
reg_write_data[23] => regs_31.DATAB
reg_write_data[24] => regs_1.DATAB
reg_write_data[24] => regs_2.DATAB
reg_write_data[24] => regs_3.DATAB
reg_write_data[24] => regs_4.DATAB
reg_write_data[24] => regs_5.DATAB
reg_write_data[24] => regs_6.DATAB
reg_write_data[24] => regs_7.DATAB
reg_write_data[24] => regs_8.DATAB
reg_write_data[24] => regs_9.DATAB
reg_write_data[24] => regs_10.DATAB
reg_write_data[24] => regs_11.DATAB
reg_write_data[24] => regs_12.DATAB
reg_write_data[24] => regs_13.DATAB
reg_write_data[24] => regs_14.DATAB
reg_write_data[24] => regs_15.DATAB
reg_write_data[24] => regs_16.DATAB
reg_write_data[24] => regs_17.DATAB
reg_write_data[24] => regs_18.DATAB
reg_write_data[24] => regs_19.DATAB
reg_write_data[24] => regs_20.DATAB
reg_write_data[24] => regs_21.DATAB
reg_write_data[24] => regs_22.DATAB
reg_write_data[24] => regs_23.DATAB
reg_write_data[24] => regs_24.DATAB
reg_write_data[24] => regs_25.DATAB
reg_write_data[24] => regs_26.DATAB
reg_write_data[24] => regs_27.DATAB
reg_write_data[24] => regs_28.DATAB
reg_write_data[24] => regs_29.DATAB
reg_write_data[24] => regs_30.DATAB
reg_write_data[24] => regs_31.DATAB
reg_write_data[25] => regs_1.DATAB
reg_write_data[25] => regs_2.DATAB
reg_write_data[25] => regs_3.DATAB
reg_write_data[25] => regs_4.DATAB
reg_write_data[25] => regs_5.DATAB
reg_write_data[25] => regs_6.DATAB
reg_write_data[25] => regs_7.DATAB
reg_write_data[25] => regs_8.DATAB
reg_write_data[25] => regs_9.DATAB
reg_write_data[25] => regs_10.DATAB
reg_write_data[25] => regs_11.DATAB
reg_write_data[25] => regs_12.DATAB
reg_write_data[25] => regs_13.DATAB
reg_write_data[25] => regs_14.DATAB
reg_write_data[25] => regs_15.DATAB
reg_write_data[25] => regs_16.DATAB
reg_write_data[25] => regs_17.DATAB
reg_write_data[25] => regs_18.DATAB
reg_write_data[25] => regs_19.DATAB
reg_write_data[25] => regs_20.DATAB
reg_write_data[25] => regs_21.DATAB
reg_write_data[25] => regs_22.DATAB
reg_write_data[25] => regs_23.DATAB
reg_write_data[25] => regs_24.DATAB
reg_write_data[25] => regs_25.DATAB
reg_write_data[25] => regs_26.DATAB
reg_write_data[25] => regs_27.DATAB
reg_write_data[25] => regs_28.DATAB
reg_write_data[25] => regs_29.DATAB
reg_write_data[25] => regs_30.DATAB
reg_write_data[25] => regs_31.DATAB
reg_write_data[26] => regs_1.DATAB
reg_write_data[26] => regs_2.DATAB
reg_write_data[26] => regs_3.DATAB
reg_write_data[26] => regs_4.DATAB
reg_write_data[26] => regs_5.DATAB
reg_write_data[26] => regs_6.DATAB
reg_write_data[26] => regs_7.DATAB
reg_write_data[26] => regs_8.DATAB
reg_write_data[26] => regs_9.DATAB
reg_write_data[26] => regs_10.DATAB
reg_write_data[26] => regs_11.DATAB
reg_write_data[26] => regs_12.DATAB
reg_write_data[26] => regs_13.DATAB
reg_write_data[26] => regs_14.DATAB
reg_write_data[26] => regs_15.DATAB
reg_write_data[26] => regs_16.DATAB
reg_write_data[26] => regs_17.DATAB
reg_write_data[26] => regs_18.DATAB
reg_write_data[26] => regs_19.DATAB
reg_write_data[26] => regs_20.DATAB
reg_write_data[26] => regs_21.DATAB
reg_write_data[26] => regs_22.DATAB
reg_write_data[26] => regs_23.DATAB
reg_write_data[26] => regs_24.DATAB
reg_write_data[26] => regs_25.DATAB
reg_write_data[26] => regs_26.DATAB
reg_write_data[26] => regs_27.DATAB
reg_write_data[26] => regs_28.DATAB
reg_write_data[26] => regs_29.DATAB
reg_write_data[26] => regs_30.DATAB
reg_write_data[26] => regs_31.DATAB
reg_write_data[27] => regs_1.DATAB
reg_write_data[27] => regs_2.DATAB
reg_write_data[27] => regs_3.DATAB
reg_write_data[27] => regs_4.DATAB
reg_write_data[27] => regs_5.DATAB
reg_write_data[27] => regs_6.DATAB
reg_write_data[27] => regs_7.DATAB
reg_write_data[27] => regs_8.DATAB
reg_write_data[27] => regs_9.DATAB
reg_write_data[27] => regs_10.DATAB
reg_write_data[27] => regs_11.DATAB
reg_write_data[27] => regs_12.DATAB
reg_write_data[27] => regs_13.DATAB
reg_write_data[27] => regs_14.DATAB
reg_write_data[27] => regs_15.DATAB
reg_write_data[27] => regs_16.DATAB
reg_write_data[27] => regs_17.DATAB
reg_write_data[27] => regs_18.DATAB
reg_write_data[27] => regs_19.DATAB
reg_write_data[27] => regs_20.DATAB
reg_write_data[27] => regs_21.DATAB
reg_write_data[27] => regs_22.DATAB
reg_write_data[27] => regs_23.DATAB
reg_write_data[27] => regs_24.DATAB
reg_write_data[27] => regs_25.DATAB
reg_write_data[27] => regs_26.DATAB
reg_write_data[27] => regs_27.DATAB
reg_write_data[27] => regs_28.DATAB
reg_write_data[27] => regs_29.DATAB
reg_write_data[27] => regs_30.DATAB
reg_write_data[27] => regs_31.DATAB
reg_write_data[28] => regs_1.DATAB
reg_write_data[28] => regs_2.DATAB
reg_write_data[28] => regs_3.DATAB
reg_write_data[28] => regs_4.DATAB
reg_write_data[28] => regs_5.DATAB
reg_write_data[28] => regs_6.DATAB
reg_write_data[28] => regs_7.DATAB
reg_write_data[28] => regs_8.DATAB
reg_write_data[28] => regs_9.DATAB
reg_write_data[28] => regs_10.DATAB
reg_write_data[28] => regs_11.DATAB
reg_write_data[28] => regs_12.DATAB
reg_write_data[28] => regs_13.DATAB
reg_write_data[28] => regs_14.DATAB
reg_write_data[28] => regs_15.DATAB
reg_write_data[28] => regs_16.DATAB
reg_write_data[28] => regs_17.DATAB
reg_write_data[28] => regs_18.DATAB
reg_write_data[28] => regs_19.DATAB
reg_write_data[28] => regs_20.DATAB
reg_write_data[28] => regs_21.DATAB
reg_write_data[28] => regs_22.DATAB
reg_write_data[28] => regs_23.DATAB
reg_write_data[28] => regs_24.DATAB
reg_write_data[28] => regs_25.DATAB
reg_write_data[28] => regs_26.DATAB
reg_write_data[28] => regs_27.DATAB
reg_write_data[28] => regs_28.DATAB
reg_write_data[28] => regs_29.DATAB
reg_write_data[28] => regs_30.DATAB
reg_write_data[28] => regs_31.DATAB
reg_write_data[29] => regs_1.DATAB
reg_write_data[29] => regs_2.DATAB
reg_write_data[29] => regs_3.DATAB
reg_write_data[29] => regs_4.DATAB
reg_write_data[29] => regs_5.DATAB
reg_write_data[29] => regs_6.DATAB
reg_write_data[29] => regs_7.DATAB
reg_write_data[29] => regs_8.DATAB
reg_write_data[29] => regs_9.DATAB
reg_write_data[29] => regs_10.DATAB
reg_write_data[29] => regs_11.DATAB
reg_write_data[29] => regs_12.DATAB
reg_write_data[29] => regs_13.DATAB
reg_write_data[29] => regs_14.DATAB
reg_write_data[29] => regs_15.DATAB
reg_write_data[29] => regs_16.DATAB
reg_write_data[29] => regs_17.DATAB
reg_write_data[29] => regs_18.DATAB
reg_write_data[29] => regs_19.DATAB
reg_write_data[29] => regs_20.DATAB
reg_write_data[29] => regs_21.DATAB
reg_write_data[29] => regs_22.DATAB
reg_write_data[29] => regs_23.DATAB
reg_write_data[29] => regs_24.DATAB
reg_write_data[29] => regs_25.DATAB
reg_write_data[29] => regs_26.DATAB
reg_write_data[29] => regs_27.DATAB
reg_write_data[29] => regs_28.DATAB
reg_write_data[29] => regs_29.DATAB
reg_write_data[29] => regs_30.DATAB
reg_write_data[29] => regs_31.DATAB
reg_write_data[30] => regs_1.DATAB
reg_write_data[30] => regs_2.DATAB
reg_write_data[30] => regs_3.DATAB
reg_write_data[30] => regs_4.DATAB
reg_write_data[30] => regs_5.DATAB
reg_write_data[30] => regs_6.DATAB
reg_write_data[30] => regs_7.DATAB
reg_write_data[30] => regs_8.DATAB
reg_write_data[30] => regs_9.DATAB
reg_write_data[30] => regs_10.DATAB
reg_write_data[30] => regs_11.DATAB
reg_write_data[30] => regs_12.DATAB
reg_write_data[30] => regs_13.DATAB
reg_write_data[30] => regs_14.DATAB
reg_write_data[30] => regs_15.DATAB
reg_write_data[30] => regs_16.DATAB
reg_write_data[30] => regs_17.DATAB
reg_write_data[30] => regs_18.DATAB
reg_write_data[30] => regs_19.DATAB
reg_write_data[30] => regs_20.DATAB
reg_write_data[30] => regs_21.DATAB
reg_write_data[30] => regs_22.DATAB
reg_write_data[30] => regs_23.DATAB
reg_write_data[30] => regs_24.DATAB
reg_write_data[30] => regs_25.DATAB
reg_write_data[30] => regs_26.DATAB
reg_write_data[30] => regs_27.DATAB
reg_write_data[30] => regs_28.DATAB
reg_write_data[30] => regs_29.DATAB
reg_write_data[30] => regs_30.DATAB
reg_write_data[30] => regs_31.DATAB
reg_write_data[31] => regs_1.DATAB
reg_write_data[31] => regs_2.DATAB
reg_write_data[31] => regs_3.DATAB
reg_write_data[31] => regs_4.DATAB
reg_write_data[31] => regs_5.DATAB
reg_write_data[31] => regs_6.DATAB
reg_write_data[31] => regs_7.DATAB
reg_write_data[31] => regs_8.DATAB
reg_write_data[31] => regs_9.DATAB
reg_write_data[31] => regs_10.DATAB
reg_write_data[31] => regs_11.DATAB
reg_write_data[31] => regs_12.DATAB
reg_write_data[31] => regs_13.DATAB
reg_write_data[31] => regs_14.DATAB
reg_write_data[31] => regs_15.DATAB
reg_write_data[31] => regs_16.DATAB
reg_write_data[31] => regs_17.DATAB
reg_write_data[31] => regs_18.DATAB
reg_write_data[31] => regs_19.DATAB
reg_write_data[31] => regs_20.DATAB
reg_write_data[31] => regs_21.DATAB
reg_write_data[31] => regs_22.DATAB
reg_write_data[31] => regs_23.DATAB
reg_write_data[31] => regs_24.DATAB
reg_write_data[31] => regs_25.DATAB
reg_write_data[31] => regs_26.DATAB
reg_write_data[31] => regs_27.DATAB
reg_write_data[31] => regs_28.DATAB
reg_write_data[31] => regs_29.DATAB
reg_write_data[31] => regs_30.DATAB
reg_write_data[31] => regs_31.DATAB
reg_read_data1[0] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[1] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[2] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[3] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[4] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[5] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[6] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[7] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[8] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[9] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[10] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[11] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[12] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[13] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[14] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[15] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[16] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[17] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[18] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[19] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[20] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[21] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[22] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[23] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[24] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[25] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[26] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[27] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[28] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[29] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[30] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data1[31] <= reg_read_data1.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[0] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[1] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[2] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[3] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[4] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[5] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[6] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[7] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[8] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[9] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[10] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[11] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[12] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[13] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[14] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[15] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[16] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[17] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[18] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[19] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[20] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[21] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[22] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[23] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[24] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[25] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[26] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[27] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[28] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[29] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[30] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE
reg_read_data2[31] <= reg_read_data2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|plus4:pc_plus4
inc_a[0] => inc_y[0].DATAIN
inc_a[1] => inc_y[1].DATAIN
inc_a[2] => Add0.IN60
inc_a[3] => Add0.IN59
inc_a[4] => Add0.IN58
inc_a[5] => Add0.IN57
inc_a[6] => Add0.IN56
inc_a[7] => Add0.IN55
inc_a[8] => Add0.IN54
inc_a[9] => Add0.IN53
inc_a[10] => Add0.IN52
inc_a[11] => Add0.IN51
inc_a[12] => Add0.IN50
inc_a[13] => Add0.IN49
inc_a[14] => Add0.IN48
inc_a[15] => Add0.IN47
inc_a[16] => Add0.IN46
inc_a[17] => Add0.IN45
inc_a[18] => Add0.IN44
inc_a[19] => Add0.IN43
inc_a[20] => Add0.IN42
inc_a[21] => Add0.IN41
inc_a[22] => Add0.IN40
inc_a[23] => Add0.IN39
inc_a[24] => Add0.IN38
inc_a[25] => Add0.IN37
inc_a[26] => Add0.IN36
inc_a[27] => Add0.IN35
inc_a[28] => Add0.IN34
inc_a[29] => Add0.IN33
inc_a[30] => Add0.IN32
inc_a[31] => Add0.IN31
inc_y[0] <= inc_a[0].DB_MAX_OUTPUT_PORT_TYPE
inc_y[1] <= inc_a[1].DB_MAX_OUTPUT_PORT_TYPE
inc_y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
inc_y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|adder32:pc_add
add_a[0] => Add0.IN32
add_a[1] => Add0.IN31
add_a[2] => Add0.IN30
add_a[3] => Add0.IN29
add_a[4] => Add0.IN28
add_a[5] => Add0.IN27
add_a[6] => Add0.IN26
add_a[7] => Add0.IN25
add_a[8] => Add0.IN24
add_a[9] => Add0.IN23
add_a[10] => Add0.IN22
add_a[11] => Add0.IN21
add_a[12] => Add0.IN20
add_a[13] => Add0.IN19
add_a[14] => Add0.IN18
add_a[15] => Add0.IN17
add_a[16] => Add0.IN16
add_a[17] => Add0.IN15
add_a[18] => Add0.IN14
add_a[19] => Add0.IN13
add_a[20] => Add0.IN12
add_a[21] => Add0.IN11
add_a[22] => Add0.IN10
add_a[23] => Add0.IN9
add_a[24] => Add0.IN8
add_a[25] => Add0.IN7
add_a[26] => Add0.IN6
add_a[27] => Add0.IN5
add_a[28] => Add0.IN4
add_a[29] => Add0.IN3
add_a[30] => Add0.IN2
add_a[31] => Add0.IN1
add_b[0] => Add0.IN64
add_b[1] => Add0.IN63
add_b[2] => Add0.IN62
add_b[3] => Add0.IN61
add_b[4] => Add0.IN60
add_b[5] => Add0.IN59
add_b[6] => Add0.IN58
add_b[7] => Add0.IN57
add_b[8] => Add0.IN56
add_b[9] => Add0.IN55
add_b[10] => Add0.IN54
add_b[11] => Add0.IN53
add_b[12] => Add0.IN52
add_b[13] => Add0.IN51
add_b[14] => Add0.IN50
add_b[15] => Add0.IN49
add_b[16] => Add0.IN48
add_b[17] => Add0.IN47
add_b[18] => Add0.IN46
add_b[19] => Add0.IN45
add_b[20] => Add0.IN44
add_b[21] => Add0.IN43
add_b[22] => Add0.IN42
add_b[23] => Add0.IN41
add_b[24] => Add0.IN40
add_b[25] => Add0.IN39
add_b[26] => Add0.IN38
add_b[27] => Add0.IN37
add_b[28] => Add0.IN36
add_b[29] => Add0.IN35
add_b[30] => Add0.IN34
add_b[31] => Add0.IN33
add_y[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
add_y[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:alu_b_sel_1
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:alu_b_sel_2
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:alu_ram_sel
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:link_sel
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:alu_a_sel_1
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux32_32_32:pc_sel
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d0[5] => y.DATAB
d0[6] => y.DATAB
d0[7] => y.DATAB
d0[8] => y.DATAB
d0[9] => y.DATAB
d0[10] => y.DATAB
d0[11] => y.DATAB
d0[12] => y.DATAB
d0[13] => y.DATAB
d0[14] => y.DATAB
d0[15] => y.DATAB
d0[16] => y.DATAB
d0[17] => y.DATAB
d0[18] => y.DATAB
d0[19] => y.DATAB
d0[20] => y.DATAB
d0[21] => y.DATAB
d0[22] => y.DATAB
d0[23] => y.DATAB
d0[24] => y.DATAB
d0[25] => y.DATAB
d0[26] => y.DATAB
d0[27] => y.DATAB
d0[28] => y.DATAB
d0[29] => y.DATAB
d0[30] => y.DATAB
d0[31] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
d1[5] => y.DATAA
d1[6] => y.DATAA
d1[7] => y.DATAA
d1[8] => y.DATAA
d1[9] => y.DATAA
d1[10] => y.DATAA
d1[11] => y.DATAA
d1[12] => y.DATAA
d1[13] => y.DATAA
d1[14] => y.DATAA
d1[15] => y.DATAA
d1[16] => y.DATAA
d1[17] => y.DATAA
d1[18] => y.DATAA
d1[19] => y.DATAA
d1[20] => y.DATAA
d1[21] => y.DATAA
d1[22] => y.DATAA
d1[23] => y.DATAA
d1[24] => y.DATAA
d1[25] => y.DATAA
d1[26] => y.DATAA
d1[27] => y.DATAA
d1[28] => y.DATAA
d1[29] => y.DATAA
d1[30] => y.DATAA
d1[31] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[11] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[12] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[13] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[14] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[15] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[16] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[17] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[18] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[19] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[20] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[21] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[22] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[23] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[24] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[25] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[26] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[27] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[28] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[29] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[30] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[31] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux5_5_5:reg_widx_sel1
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|mux5_5_5:reg_widx_sel2
d0[0] => y.DATAB
d0[1] => y.DATAB
d0[2] => y.DATAB
d0[3] => y.DATAB
d0[4] => y.DATAB
d1[0] => y.DATAA
d1[1] => y.DATAA
d1[2] => y.DATAA
d1[3] => y.DATAA
d1[4] => y.DATAA
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|main_ctrl:main_ctrla
instruction[0] => Equal1.IN5
instruction[0] => Equal2.IN5
instruction[0] => Equal3.IN1
instruction[0] => Equal10.IN1
instruction[1] => Equal1.IN4
instruction[1] => Equal2.IN0
instruction[1] => Equal3.IN0
instruction[1] => Equal10.IN5
instruction[2] => Equal1.IN3
instruction[2] => Equal2.IN4
instruction[2] => Equal3.IN5
instruction[2] => Equal10.IN4
instruction[3] => Equal1.IN2
instruction[3] => Equal2.IN3
instruction[3] => Equal3.IN4
instruction[3] => Equal10.IN0
instruction[4] => Equal1.IN1
instruction[4] => Equal2.IN2
instruction[4] => Equal3.IN3
instruction[4] => Equal10.IN3
instruction[5] => Equal1.IN0
instruction[5] => Equal2.IN1
instruction[5] => Equal3.IN2
instruction[5] => Equal10.IN2
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => Decoder0.IN5
instruction[26] => Equal0.IN5
instruction[26] => Equal4.IN0
instruction[26] => Equal5.IN5
instruction[26] => Equal6.IN5
instruction[26] => Equal7.IN5
instruction[26] => Equal8.IN5
instruction[26] => Equal9.IN2
instruction[27] => Decoder0.IN4
instruction[27] => Equal0.IN4
instruction[27] => Equal4.IN5
instruction[27] => Equal5.IN4
instruction[27] => Equal6.IN1
instruction[27] => Equal7.IN4
instruction[27] => Equal8.IN1
instruction[27] => Equal9.IN1
instruction[28] => Decoder0.IN3
instruction[28] => Equal0.IN3
instruction[28] => Equal4.IN4
instruction[28] => Equal5.IN3
instruction[28] => Equal6.IN4
instruction[28] => Equal7.IN0
instruction[28] => Equal8.IN0
instruction[28] => Equal9.IN0
instruction[29] => Decoder0.IN2
instruction[29] => Equal0.IN2
instruction[29] => Equal4.IN3
instruction[29] => Equal5.IN0
instruction[29] => Equal6.IN0
instruction[29] => Equal7.IN3
instruction[29] => Equal8.IN4
instruction[29] => Equal9.IN5
instruction[30] => Decoder0.IN1
instruction[30] => Equal0.IN1
instruction[30] => Equal4.IN2
instruction[30] => Equal5.IN2
instruction[30] => Equal6.IN3
instruction[30] => Equal7.IN2
instruction[30] => Equal8.IN3
instruction[30] => Equal9.IN4
instruction[31] => Decoder0.IN0
instruction[31] => Equal0.IN0
instruction[31] => Equal4.IN1
instruction[31] => Equal5.IN1
instruction[31] => Equal6.IN2
instruction[31] => Equal7.IN1
instruction[31] => Equal8.IN2
instruction[31] => Equal9.IN3
ram_write_enable <= <GND>
alu_b_sel1_s <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
alu_b_sel2_s <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
alu_op[0] <= alu_op_tmp.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op_tmp.DB_MAX_OUTPUT_PORT_TYPE
alu_op[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
is_branch_ctrl[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
is_branch_ctrl[1] <= is_branch_ctrl_tmp.DB_MAX_OUTPUT_PORT_TYPE
is_branch_ctrl[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
reg_write_enable <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
alu_ram_sel_s <= <GND>
reg_widx_sel1_s <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
jp <= <GND>
link <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
jpr <= jpr.DB_MAX_OUTPUT_PORT_TYPE
shiftv <= shiftv.DB_MAX_OUTPUT_PORT_TYPE
do_sign_ext <= do_sign_ext.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|alu_ctrler:alu_ctrlera
alu_op[0] => Mux0.IN10
alu_op[0] => Mux1.IN10
alu_op[0] => Mux2.IN10
alu_op[0] => Mux3.IN10
alu_op[1] => Mux0.IN9
alu_op[1] => Mux1.IN9
alu_op[1] => Mux2.IN9
alu_op[1] => Mux3.IN9
alu_op[2] => Mux0.IN8
alu_op[2] => Mux1.IN8
alu_op[2] => Mux2.IN8
alu_op[2] => Mux3.IN8
func[0] => Equal0.IN5
func[0] => Equal1.IN1
func[0] => Equal2.IN5
func[0] => Equal3.IN2
func[0] => Equal4.IN5
func[0] => Equal5.IN2
func[0] => Equal6.IN5
func[0] => Equal7.IN1
func[0] => Equal8.IN5
func[0] => Equal9.IN5
func[0] => Equal10.IN5
func[0] => Equal11.IN5
func[0] => Equal12.IN5
func[0] => Equal13.IN1
func[0] => Equal14.IN2
func[0] => Equal15.IN3
func[1] => Equal0.IN4
func[1] => Equal1.IN5
func[1] => Equal2.IN1
func[1] => Equal3.IN1
func[1] => Equal4.IN4
func[1] => Equal5.IN5
func[1] => Equal6.IN2
func[1] => Equal7.IN5
func[1] => Equal8.IN4
func[1] => Equal9.IN4
func[1] => Equal10.IN0
func[1] => Equal11.IN4
func[1] => Equal12.IN1
func[1] => Equal13.IN0
func[1] => Equal14.IN1
func[1] => Equal15.IN2
func[2] => Equal0.IN3
func[2] => Equal1.IN4
func[2] => Equal2.IN4
func[2] => Equal3.IN5
func[2] => Equal4.IN1
func[2] => Equal5.IN1
func[2] => Equal6.IN4
func[2] => Equal7.IN4
func[2] => Equal8.IN3
func[2] => Equal9.IN3
func[2] => Equal10.IN4
func[2] => Equal11.IN0
func[2] => Equal12.IN0
func[2] => Equal13.IN5
func[2] => Equal14.IN0
func[2] => Equal15.IN5
func[3] => Equal0.IN2
func[3] => Equal1.IN3
func[3] => Equal2.IN3
func[3] => Equal3.IN4
func[3] => Equal4.IN3
func[3] => Equal5.IN4
func[3] => Equal6.IN1
func[3] => Equal7.IN0
func[3] => Equal8.IN0
func[3] => Equal9.IN2
func[3] => Equal10.IN3
func[3] => Equal11.IN3
func[3] => Equal12.IN4
func[3] => Equal13.IN4
func[3] => Equal14.IN5
func[3] => Equal15.IN1
func[4] => Equal0.IN1
func[4] => Equal1.IN2
func[4] => Equal2.IN2
func[4] => Equal3.IN3
func[4] => Equal4.IN2
func[4] => Equal5.IN3
func[4] => Equal6.IN3
func[4] => Equal7.IN3
func[4] => Equal8.IN2
func[4] => Equal9.IN1
func[4] => Equal10.IN2
func[4] => Equal11.IN2
func[4] => Equal12.IN3
func[4] => Equal13.IN3
func[4] => Equal14.IN4
func[4] => Equal15.IN4
func[5] => Equal0.IN0
func[5] => Equal1.IN0
func[5] => Equal2.IN0
func[5] => Equal3.IN0
func[5] => Equal4.IN0
func[5] => Equal5.IN0
func[5] => Equal6.IN0
func[5] => Equal7.IN2
func[5] => Equal8.IN1
func[5] => Equal9.IN0
func[5] => Equal10.IN1
func[5] => Equal11.IN1
func[5] => Equal12.IN2
func[5] => Equal13.IN2
func[5] => Equal14.IN3
func[5] => Equal15.IN0
alu_ctrl[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_ctrl[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|shifter32_32_l2:shifter32_32_l2a
sh_a[0] => sh_y[2].DATAIN
sh_a[1] => sh_y[3].DATAIN
sh_a[2] => sh_y[4].DATAIN
sh_a[3] => sh_y[5].DATAIN
sh_a[4] => sh_y[6].DATAIN
sh_a[5] => sh_y[7].DATAIN
sh_a[6] => sh_y[8].DATAIN
sh_a[7] => sh_y[9].DATAIN
sh_a[8] => sh_y[10].DATAIN
sh_a[9] => sh_y[11].DATAIN
sh_a[10] => sh_y[12].DATAIN
sh_a[11] => sh_y[13].DATAIN
sh_a[12] => sh_y[14].DATAIN
sh_a[13] => sh_y[15].DATAIN
sh_a[14] => sh_y[16].DATAIN
sh_a[15] => sh_y[17].DATAIN
sh_a[16] => sh_y[18].DATAIN
sh_a[17] => sh_y[19].DATAIN
sh_a[18] => sh_y[20].DATAIN
sh_a[19] => sh_y[21].DATAIN
sh_a[20] => sh_y[22].DATAIN
sh_a[21] => sh_y[23].DATAIN
sh_a[22] => sh_y[24].DATAIN
sh_a[23] => sh_y[25].DATAIN
sh_a[24] => sh_y[26].DATAIN
sh_a[25] => sh_y[27].DATAIN
sh_a[26] => sh_y[28].DATAIN
sh_a[27] => sh_y[29].DATAIN
sh_a[28] => sh_y[30].DATAIN
sh_a[29] => sh_y[31].DATAIN
sh_a[30] => ~NO_FANOUT~
sh_a[31] => ~NO_FANOUT~
sh_y[0] <= <GND>
sh_y[1] <= <GND>
sh_y[2] <= sh_a[0].DB_MAX_OUTPUT_PORT_TYPE
sh_y[3] <= sh_a[1].DB_MAX_OUTPUT_PORT_TYPE
sh_y[4] <= sh_a[2].DB_MAX_OUTPUT_PORT_TYPE
sh_y[5] <= sh_a[3].DB_MAX_OUTPUT_PORT_TYPE
sh_y[6] <= sh_a[4].DB_MAX_OUTPUT_PORT_TYPE
sh_y[7] <= sh_a[5].DB_MAX_OUTPUT_PORT_TYPE
sh_y[8] <= sh_a[6].DB_MAX_OUTPUT_PORT_TYPE
sh_y[9] <= sh_a[7].DB_MAX_OUTPUT_PORT_TYPE
sh_y[10] <= sh_a[8].DB_MAX_OUTPUT_PORT_TYPE
sh_y[11] <= sh_a[9].DB_MAX_OUTPUT_PORT_TYPE
sh_y[12] <= sh_a[10].DB_MAX_OUTPUT_PORT_TYPE
sh_y[13] <= sh_a[11].DB_MAX_OUTPUT_PORT_TYPE
sh_y[14] <= sh_a[12].DB_MAX_OUTPUT_PORT_TYPE
sh_y[15] <= sh_a[13].DB_MAX_OUTPUT_PORT_TYPE
sh_y[16] <= sh_a[14].DB_MAX_OUTPUT_PORT_TYPE
sh_y[17] <= sh_a[15].DB_MAX_OUTPUT_PORT_TYPE
sh_y[18] <= sh_a[16].DB_MAX_OUTPUT_PORT_TYPE
sh_y[19] <= sh_a[17].DB_MAX_OUTPUT_PORT_TYPE
sh_y[20] <= sh_a[18].DB_MAX_OUTPUT_PORT_TYPE
sh_y[21] <= sh_a[19].DB_MAX_OUTPUT_PORT_TYPE
sh_y[22] <= sh_a[20].DB_MAX_OUTPUT_PORT_TYPE
sh_y[23] <= sh_a[21].DB_MAX_OUTPUT_PORT_TYPE
sh_y[24] <= sh_a[22].DB_MAX_OUTPUT_PORT_TYPE
sh_y[25] <= sh_a[23].DB_MAX_OUTPUT_PORT_TYPE
sh_y[26] <= sh_a[24].DB_MAX_OUTPUT_PORT_TYPE
sh_y[27] <= sh_a[25].DB_MAX_OUTPUT_PORT_TYPE
sh_y[28] <= sh_a[26].DB_MAX_OUTPUT_PORT_TYPE
sh_y[29] <= sh_a[27].DB_MAX_OUTPUT_PORT_TYPE
sh_y[30] <= sh_a[28].DB_MAX_OUTPUT_PORT_TYPE
sh_y[31] <= sh_a[29].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|shifter32_32_l2:shifter32_32_l2b
sh_a[0] => sh_y[2].DATAIN
sh_a[1] => sh_y[3].DATAIN
sh_a[2] => sh_y[4].DATAIN
sh_a[3] => sh_y[5].DATAIN
sh_a[4] => sh_y[6].DATAIN
sh_a[5] => sh_y[7].DATAIN
sh_a[6] => sh_y[8].DATAIN
sh_a[7] => sh_y[9].DATAIN
sh_a[8] => sh_y[10].DATAIN
sh_a[9] => sh_y[11].DATAIN
sh_a[10] => sh_y[12].DATAIN
sh_a[11] => sh_y[13].DATAIN
sh_a[12] => sh_y[14].DATAIN
sh_a[13] => sh_y[15].DATAIN
sh_a[14] => sh_y[16].DATAIN
sh_a[15] => sh_y[17].DATAIN
sh_a[16] => sh_y[18].DATAIN
sh_a[17] => sh_y[19].DATAIN
sh_a[18] => sh_y[20].DATAIN
sh_a[19] => sh_y[21].DATAIN
sh_a[20] => sh_y[22].DATAIN
sh_a[21] => sh_y[23].DATAIN
sh_a[22] => sh_y[24].DATAIN
sh_a[23] => sh_y[25].DATAIN
sh_a[24] => sh_y[26].DATAIN
sh_a[25] => sh_y[27].DATAIN
sh_a[26] => sh_y[28].DATAIN
sh_a[27] => sh_y[29].DATAIN
sh_a[28] => sh_y[30].DATAIN
sh_a[29] => sh_y[31].DATAIN
sh_a[30] => ~NO_FANOUT~
sh_a[31] => ~NO_FANOUT~
sh_y[0] <= <GND>
sh_y[1] <= <GND>
sh_y[2] <= sh_a[0].DB_MAX_OUTPUT_PORT_TYPE
sh_y[3] <= sh_a[1].DB_MAX_OUTPUT_PORT_TYPE
sh_y[4] <= sh_a[2].DB_MAX_OUTPUT_PORT_TYPE
sh_y[5] <= sh_a[3].DB_MAX_OUTPUT_PORT_TYPE
sh_y[6] <= sh_a[4].DB_MAX_OUTPUT_PORT_TYPE
sh_y[7] <= sh_a[5].DB_MAX_OUTPUT_PORT_TYPE
sh_y[8] <= sh_a[6].DB_MAX_OUTPUT_PORT_TYPE
sh_y[9] <= sh_a[7].DB_MAX_OUTPUT_PORT_TYPE
sh_y[10] <= sh_a[8].DB_MAX_OUTPUT_PORT_TYPE
sh_y[11] <= sh_a[9].DB_MAX_OUTPUT_PORT_TYPE
sh_y[12] <= sh_a[10].DB_MAX_OUTPUT_PORT_TYPE
sh_y[13] <= sh_a[11].DB_MAX_OUTPUT_PORT_TYPE
sh_y[14] <= sh_a[12].DB_MAX_OUTPUT_PORT_TYPE
sh_y[15] <= sh_a[13].DB_MAX_OUTPUT_PORT_TYPE
sh_y[16] <= sh_a[14].DB_MAX_OUTPUT_PORT_TYPE
sh_y[17] <= sh_a[15].DB_MAX_OUTPUT_PORT_TYPE
sh_y[18] <= sh_a[16].DB_MAX_OUTPUT_PORT_TYPE
sh_y[19] <= sh_a[17].DB_MAX_OUTPUT_PORT_TYPE
sh_y[20] <= sh_a[18].DB_MAX_OUTPUT_PORT_TYPE
sh_y[21] <= sh_a[19].DB_MAX_OUTPUT_PORT_TYPE
sh_y[22] <= sh_a[20].DB_MAX_OUTPUT_PORT_TYPE
sh_y[23] <= sh_a[21].DB_MAX_OUTPUT_PORT_TYPE
sh_y[24] <= sh_a[22].DB_MAX_OUTPUT_PORT_TYPE
sh_y[25] <= sh_a[23].DB_MAX_OUTPUT_PORT_TYPE
sh_y[26] <= sh_a[24].DB_MAX_OUTPUT_PORT_TYPE
sh_y[27] <= sh_a[25].DB_MAX_OUTPUT_PORT_TYPE
sh_y[28] <= sh_a[26].DB_MAX_OUTPUT_PORT_TYPE
sh_y[29] <= sh_a[27].DB_MAX_OUTPUT_PORT_TYPE
sh_y[30] <= sh_a[28].DB_MAX_OUTPUT_PORT_TYPE
sh_y[31] <= sh_a[29].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|signext16_32:signext16_32a
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
sign_ext => y32.OUTPUTSELECT
a16[0] => y32[0].DATAIN
a16[1] => y32[1].DATAIN
a16[2] => y32[2].DATAIN
a16[3] => y32[3].DATAIN
a16[4] => y32[4].DATAIN
a16[5] => y32[5].DATAIN
a16[6] => y32[6].DATAIN
a16[7] => y32[7].DATAIN
a16[8] => y32[8].DATAIN
a16[9] => y32[9].DATAIN
a16[10] => y32[10].DATAIN
a16[11] => y32[11].DATAIN
a16[12] => y32[12].DATAIN
a16[13] => y32[13].DATAIN
a16[14] => y32[14].DATAIN
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32.DATAB
a16[15] => y32[15].DATAIN
y32[0] <= a16[0].DB_MAX_OUTPUT_PORT_TYPE
y32[1] <= a16[1].DB_MAX_OUTPUT_PORT_TYPE
y32[2] <= a16[2].DB_MAX_OUTPUT_PORT_TYPE
y32[3] <= a16[3].DB_MAX_OUTPUT_PORT_TYPE
y32[4] <= a16[4].DB_MAX_OUTPUT_PORT_TYPE
y32[5] <= a16[5].DB_MAX_OUTPUT_PORT_TYPE
y32[6] <= a16[6].DB_MAX_OUTPUT_PORT_TYPE
y32[7] <= a16[7].DB_MAX_OUTPUT_PORT_TYPE
y32[8] <= a16[8].DB_MAX_OUTPUT_PORT_TYPE
y32[9] <= a16[9].DB_MAX_OUTPUT_PORT_TYPE
y32[10] <= a16[10].DB_MAX_OUTPUT_PORT_TYPE
y32[11] <= a16[11].DB_MAX_OUTPUT_PORT_TYPE
y32[12] <= a16[12].DB_MAX_OUTPUT_PORT_TYPE
y32[13] <= a16[13].DB_MAX_OUTPUT_PORT_TYPE
y32[14] <= a16[14].DB_MAX_OUTPUT_PORT_TYPE
y32[15] <= a16[15].DB_MAX_OUTPUT_PORT_TYPE
y32[16] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[17] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[18] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[19] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[20] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[21] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[22] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[23] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[24] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[25] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[26] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[27] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[28] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[29] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[30] <= y32.DB_MAX_OUTPUT_PORT_TYPE
y32[31] <= y32.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_Default|cpu:u9|is_branch:is_brancha
d0[0] => Mux0.IN10
d0[1] => Mux0.IN9
d0[2] => Mux0.IN8
d1[0] => Equal0.IN1
d1[0] => Mux0.IN5
d1[0] => Equal1.IN0
d1[0] => Equal2.IN1
d1[1] => Equal0.IN0
d1[1] => Mux0.IN4
d1[1] => Equal1.IN1
d1[1] => Equal2.IN0
y <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


