// Seed: 1707525578
module module_0 (
    input tri id_0,
    output wand id_1
    , id_16,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output wire id_8,
    output wor id_9,
    input tri0 id_10,
    output uwire id_11,
    output wire id_12,
    output supply0 id_13,
    input wor id_14
);
  logic id_17;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output tri id_1,
    output uwire id_2,
    output tri id_3,
    input supply0 id_4,
    input wire id_5
);
  supply0 id_7 = -1, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1,
      id_5,
      id_3,
      id_2,
      id_1,
      id_5
  );
  logic id_16;
  always @(id_15, ~id_16, id_13 or posedge id_15 < 1);
  and primCall (id_3, id_15, id_7, id_5, id_11, id_14, id_12, id_10, id_4, id_9, id_13);
endmodule
