{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770792917095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 11 12:25:16 2026 " "Processing started: Wed Feb 11 12:25:16 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770792917095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917095 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770792917172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770792917301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770792917301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917337 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770792917639 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770792917656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770792917666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770792917697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770792917697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.367 " "Worst-case setup slack is -4.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.367            -141.136 CLKT  " "   -4.367            -141.136 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 CLKT  " "    0.386               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917701 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792917703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792917706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.382 " "Worst-case minimum pulse width slack is 4.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.382               0.000 CLKT  " "    4.382               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.367 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -4.367" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917838 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917838 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917838 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -4.367 (VIOLATED) " "Path #1: Setup slack is -4.367 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      3.439  R        clock network delay " "     3.439      3.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.702      0.263     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     3.702      0.263     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.551      2.849 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\] " "     6.551      2.849 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.105      0.554 RR    IC  inst2\|opdef1\|Decoder0~1\|datab " "     7.105      0.554 RR    IC  inst2\|opdef1\|Decoder0~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.539      0.434 RF  CELL  inst2\|opdef1\|Decoder0~1\|combout " "     7.539      0.434 RF  CELL  inst2\|opdef1\|Decoder0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.853      0.314 FF    IC  inst2\|REG_ADD_1~0\|dataa " "     7.853      0.314 FF    IC  inst2\|REG_ADD_1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.257      0.404 FF  CELL  inst2\|REG_ADD_1~0\|combout " "     8.257      0.404 FF  CELL  inst2\|REG_ADD_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.485      0.228 FF    IC  inst2\|REG_ADD_1~1\|datad " "     8.485      0.228 FF    IC  inst2\|REG_ADD_1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.610      0.125 FF  CELL  inst2\|REG_ADD_1~1\|combout " "     8.610      0.125 FF  CELL  inst2\|REG_ADD_1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.872      0.262 FF    IC  inst2\|REG_ADD_1~2\|datad " "     8.872      0.262 FF    IC  inst2\|REG_ADD_1~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.997      0.125 FF  CELL  inst2\|REG_ADD_1~2\|combout " "     8.997      0.125 FF  CELL  inst2\|REG_ADD_1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.968      0.971 FF    IC  inst7\|opa\|Out\[5\]~4\|datac " "     9.968      0.971 FF    IC  inst7\|opa\|Out\[5\]~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.249      0.281 FF  CELL  inst7\|opa\|Out\[5\]~4\|combout " "    10.249      0.281 FF  CELL  inst7\|opa\|Out\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.476      0.227 FF    IC  inst7\|opa\|Out\[5\]~5\|datad " "    10.476      0.227 FF    IC  inst7\|opa\|Out\[5\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.626      0.150 FR  CELL  inst7\|opa\|Out\[5\]~5\|combout " "    10.626      0.150 FR  CELL  inst7\|opa\|Out\[5\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.639      1.013 RR    IC  inst3\|inst6\|Mux0~1\|datac " "    11.639      1.013 RR    IC  inst3\|inst6\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.924      0.285 RR  CELL  inst3\|inst6\|Mux0~1\|combout " "    11.924      0.285 RR  CELL  inst3\|inst6\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.175      0.251 RR    IC  inst3\|inst6\|Mux0~2\|datac " "    12.175      0.251 RR    IC  inst3\|inst6\|Mux0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.462      0.287 RR  CELL  inst3\|inst6\|Mux0~2\|combout " "    12.462      0.287 RR  CELL  inst3\|inst6\|Mux0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.243      0.781 RR    IC  inst3\|inst6\|Out\[3\]~21\|datad " "    13.243      0.781 RR    IC  inst3\|inst6\|Out\[3\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.398      0.155 RR  CELL  inst3\|inst6\|Out\[3\]~21\|combout " "    13.398      0.155 RR  CELL  inst3\|inst6\|Out\[3\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.604      0.206 RR    IC  inst3\|inst6\|Out\[3\]~23\|datad " "    13.604      0.206 RR    IC  inst3\|inst6\|Out\[3\]~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.759      0.155 RR  CELL  inst3\|inst6\|Out\[3\]~23\|combout " "    13.759      0.155 RR  CELL  inst3\|inst6\|Out\[3\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.965      0.206 RR    IC  inst3\|inst9\|F~23\|datad " "    13.965      0.206 RR    IC  inst3\|inst9\|F~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.120      0.155 RR  CELL  inst3\|inst9\|F~23\|combout " "    14.120      0.155 RR  CELL  inst3\|inst9\|F~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.323      0.203 RR    IC  inst3\|inst9\|F~24\|datad " "    14.323      0.203 RR    IC  inst3\|inst9\|F~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.462      0.139 RF  CELL  inst3\|inst9\|F~24\|combout " "    14.462      0.139 RF  CELL  inst3\|inst9\|F~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.695      0.233 FF    IC  inst3\|inst9\|F~27\|datac " "    14.695      0.233 FF    IC  inst3\|inst9\|F~27\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.976      0.281 FF  CELL  inst3\|inst9\|F~27\|combout " "    14.976      0.281 FF  CELL  inst3\|inst9\|F~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.203      0.227 FF    IC  WMR\|Out\[3\]~8\|datad " "    15.203      0.227 FF    IC  WMR\|Out\[3\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.328      0.125 FF  CELL  WMR\|Out\[3\]~8\|combout " "    15.328      0.125 FF  CELL  WMR\|Out\[3\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.556      0.228 FF    IC  WMR\|Out\[3\]~9\|datad " "    15.556      0.228 FF    IC  WMR\|Out\[3\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.706      0.150 FR  CELL  WMR\|Out\[3\]~9\|combout " "    15.706      0.150 FR  CELL  WMR\|Out\[3\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.450      0.744 RR    IC  inst7\|C\|reg3\|my_dff\|q\|asdata " "    16.450      0.744 RR    IC  inst7\|C\|reg3\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.856      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "    16.856      0.406 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.459      2.959  R        clock network delay " "    12.459      2.959  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.491      0.032           clock pessimism removed " "    12.491      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.471     -0.020           clock uncertainty " "    12.471     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.489      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "    12.489      0.018     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.856 " "Data Arrival Time  :    16.856" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.489 " "Data Required Time :    12.489" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -4.367 (VIOLATED) " "Slack              :    -4.367 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.386" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917841 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.386  " "Path #1: Hold slack is 0.386 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.220      3.470  F        clock network delay " "     8.220      3.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.232     uTco  PC:inst5\|dffg:inst\|q " "     8.452      0.232     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.000 FF  CELL  inst5\|inst\|q\|q " "     8.452      0.000 FF  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     8.452      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.813      0.361 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     8.813      0.361 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.813      0.000 FF    IC  inst5\|inst\|q\|d " "     8.813      0.000 FF    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.889      0.076 FF  CELL  PC:inst5\|dffg:inst\|q " "     8.889      0.076 FF  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.350      3.600  F        clock network delay " "     8.350      3.600  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.317     -0.033           clock pessimism removed " "     8.317     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.317      0.000           clock uncertainty " "     8.317      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.503      0.186      uTh  PC:inst5\|dffg:inst\|q " "     8.503      0.186      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.889 " "Data Arrival Time  :     8.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.503 " "Data Required Time :     8.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.386  " "Slack              :     0.386 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792917841 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792917841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770792917842 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770792917900 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770792917900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.205 " "Worst-case setup slack is -3.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.205             -94.122 CLKT  " "   -3.205             -94.122 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 CLKT  " "    0.340               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792917907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792917910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.400 " "Worst-case minimum pulse width slack is 4.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.400               0.000 CLKT  " "    4.400               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792917912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792917912 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.205 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.205" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918057 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918057 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.205 (VIOLATED) " "Path #1: Setup slack is -3.205 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "To Node      : mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT " "Latch Clock  : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.116      3.116  R        clock network delay " "     3.116      3.116  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.352      0.236     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     3.352      0.236     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.937      2.585 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[15\] " "     5.937      2.585 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.456      0.519 RR    IC  inst2\|opdef1\|Decoder0~1\|dataa " "     6.456      0.519 RR    IC  inst2\|opdef1\|Decoder0~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.823      0.367 RR  CELL  inst2\|opdef1\|Decoder0~1\|combout " "     6.823      0.367 RR  CELL  inst2\|opdef1\|Decoder0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      0.249 RR    IC  inst2\|REG_ADD_1~0\|dataa " "     7.072      0.249 RR    IC  inst2\|REG_ADD_1~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.380 RR  CELL  inst2\|REG_ADD_1~0\|combout " "     7.452      0.380 RR  CELL  inst2\|REG_ADD_1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.640      0.188 RR    IC  inst2\|REG_ADD_1~1\|datad " "     7.640      0.188 RR    IC  inst2\|REG_ADD_1~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.784      0.144 RR  CELL  inst2\|REG_ADD_1~1\|combout " "     7.784      0.144 RR  CELL  inst2\|REG_ADD_1~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.001      0.217 RR    IC  inst2\|REG_ADD_1~2\|datad " "     8.001      0.217 RR    IC  inst2\|REG_ADD_1~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.145      0.144 RR  CELL  inst2\|REG_ADD_1~2\|combout " "     8.145      0.144 RR  CELL  inst2\|REG_ADD_1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.063      0.918 RR    IC  inst7\|opa\|Out\[5\]~4\|datac " "     9.063      0.918 RR    IC  inst7\|opa\|Out\[5\]~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.326      0.263 RR  CELL  inst7\|opa\|Out\[5\]~4\|combout " "     9.326      0.263 RR  CELL  inst7\|opa\|Out\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.514      0.188 RR    IC  inst7\|opa\|Out\[5\]~5\|datad " "     9.514      0.188 RR    IC  inst7\|opa\|Out\[5\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.144 RR  CELL  inst7\|opa\|Out\[5\]~5\|combout " "     9.658      0.144 RR  CELL  inst7\|opa\|Out\[5\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.612      0.954 RR    IC  inst3\|inst6\|Mux0~1\|datac " "    10.612      0.954 RR    IC  inst3\|inst6\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.875      0.263 RR  CELL  inst3\|inst6\|Mux0~1\|combout " "    10.875      0.263 RR  CELL  inst3\|inst6\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.103      0.228 RR    IC  inst3\|inst6\|Mux0~2\|datac " "    11.103      0.228 RR    IC  inst3\|inst6\|Mux0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.368      0.265 RR  CELL  inst3\|inst6\|Mux0~2\|combout " "    11.368      0.265 RR  CELL  inst3\|inst6\|Mux0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.095      0.727 RR    IC  inst3\|inst6\|Out\[3\]~21\|datad " "    12.095      0.727 RR    IC  inst3\|inst6\|Out\[3\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.239      0.144 RR  CELL  inst3\|inst6\|Out\[3\]~21\|combout " "    12.239      0.144 RR  CELL  inst3\|inst6\|Out\[3\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.429      0.190 RR    IC  inst3\|inst6\|Out\[3\]~23\|datad " "    12.429      0.190 RR    IC  inst3\|inst6\|Out\[3\]~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.573      0.144 RR  CELL  inst3\|inst6\|Out\[3\]~23\|combout " "    12.573      0.144 RR  CELL  inst3\|inst6\|Out\[3\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.762      0.189 RR    IC  inst3\|inst9\|F~23\|datad " "    12.762      0.189 RR    IC  inst3\|inst9\|F~23\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.906      0.144 RR  CELL  inst3\|inst9\|F~23\|combout " "    12.906      0.144 RR  CELL  inst3\|inst9\|F~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.093      0.187 RR    IC  inst3\|inst9\|F~24\|datad " "    13.093      0.187 RR    IC  inst3\|inst9\|F~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.237      0.144 RR  CELL  inst3\|inst9\|F~24\|combout " "    13.237      0.144 RR  CELL  inst3\|inst9\|F~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.422      0.185 RR    IC  inst3\|inst9\|F~27\|datac " "    13.422      0.185 RR    IC  inst3\|inst9\|F~27\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.687      0.265 RR  CELL  inst3\|inst9\|F~27\|combout " "    13.687      0.265 RR  CELL  inst3\|inst9\|F~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.875      0.188 RR    IC  WMR\|Out\[3\]~8\|datad " "    13.875      0.188 RR    IC  WMR\|Out\[3\]~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.019      0.144 RR  CELL  WMR\|Out\[3\]~8\|combout " "    14.019      0.144 RR  CELL  WMR\|Out\[3\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.208      0.189 RR    IC  WMR\|Out\[3\]~9\|datad " "    14.208      0.189 RR    IC  WMR\|Out\[3\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.352      0.144 RR  CELL  WMR\|Out\[3\]~9\|combout " "    14.352      0.144 RR  CELL  WMR\|Out\[3\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.048      0.696 RR    IC  inst7\|C\|reg3\|my_dff\|q\|asdata " "    15.048      0.696 RR    IC  inst7\|C\|reg3\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.418      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "    15.418      0.370 RR  CELL  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.500      9.500           latch edge time " "     9.500      9.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.186      2.686  R        clock network delay " "    12.186      2.686  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.214      0.028           clock pessimism removed " "    12.214      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.194     -0.020           clock uncertainty " "    12.194     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.213      0.019     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q " "    12.213      0.019     uTsu  mainreg:inst7\|reg_8_bit:C\|register:reg3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.418 " "Data Arrival Time  :    15.418" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.213 " "Data Required Time :    12.213" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.205 (VIOLATED) " "Slack              :    -3.205 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.340  " "Path #1: Hold slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.874      3.124  F        clock network delay " "     7.874      3.124  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.087      0.213     uTco  PC:inst5\|dffg:inst\|q " "     8.087      0.213     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.087      0.000 FF  CELL  inst5\|inst\|q\|q " "     8.087      0.000 FF  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.087      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     8.087      0.000 FF    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      0.319 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     8.406      0.319 FF  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.406      0.000 FF    IC  inst5\|inst\|q\|d " "     8.406      0.000 FF    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.471      0.065 FF  CELL  PC:inst5\|dffg:inst\|q " "     8.471      0.065 FF  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.989      3.239  F        clock network delay " "     7.989      3.239  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.960     -0.029           clock pessimism removed " "     7.960     -0.029           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.960      0.000           clock uncertainty " "     7.960      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.131      0.171      uTh  PC:inst5\|dffg:inst\|q " "     8.131      0.171      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.471 " "Data Arrival Time  :     8.471" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.131 " "Data Required Time :     8.131" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918060 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770792918061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.518 " "Worst-case setup slack is 2.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.518               0.000 CLKT  " "    2.518               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792918089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLKT  " "    0.170               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792918093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792918096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770792918100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.124 " "Worst-case minimum pulse width slack is 4.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.124               0.000 CLKT  " "    4.124               0.000 CLKT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770792918102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770792918102 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.518 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.518  " "Path #1: Setup slack is 2.518 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst18\|q " "To Node      : PC:inst5\|dffg:inst18\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT " "Launch Clock : CLKT" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.827      1.827  R        clock network delay " "     1.827      1.827  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.128     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg " "     1.955      0.128     uTco  memory:IMEM\|altsyncram:ram_rtl_0\|altsyncram_3c81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      1.134 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\] " "     3.089      1.134 FR  CELL  IMEM\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.358      0.269 RR    IC  inst2\|opdef1\|Decoder0~5\|datab " "     3.358      0.269 RR    IC  inst2\|opdef1\|Decoder0~5\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.546      0.188 RF  CELL  inst2\|opdef1\|Decoder0~5\|combout " "     3.546      0.188 RF  CELL  inst2\|opdef1\|Decoder0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.997      0.451 FF    IC  inst2\|PC_LD_EN~2\|datab " "     3.997      0.451 FF    IC  inst2\|PC_LD_EN~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.190      0.193 FF  CELL  inst2\|PC_LD_EN~2\|combout " "     4.190      0.193 FF  CELL  inst2\|PC_LD_EN~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.320      0.130 FF    IC  inst5\|inst4\|Out\[0\]~0\|datad " "     4.320      0.130 FF    IC  inst5\|inst4\|Out\[0\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.063 FF  CELL  inst5\|inst4\|Out\[0\]~0\|combout " "     4.383      0.063 FF  CELL  inst5\|inst4\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.383      0.000 FF    IC  inst5\|inst18\|q\|d " "     4.383      0.000 FF    IC  inst5\|inst18\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.433      0.050 FF  CELL  PC:inst5\|dffg:inst18\|q " "     4.433      0.050 FF  CELL  PC:inst5\|dffg:inst18\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.945      2.195  F        clock network delay " "     6.945      2.195  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.964      0.019           clock pessimism removed " "     6.964      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.944     -0.020           clock uncertainty " "     6.944     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.951      0.007     uTsu  PC:inst5\|dffg:inst18\|q " "     6.951      0.007     uTsu  PC:inst5\|dffg:inst18\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.433 " "Data Arrival Time  :     4.433" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.951 " "Data Required Time :     6.951" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.518  " "Slack              :     2.518 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918246 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLKT\}\] " "-to_clock \[get_clocks \{CLKT\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918248 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:inst5\|dffg:inst\|q " "From Node    : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:inst5\|dffg:inst\|q " "To Node      : PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLKT (INVERTED) " "Launch Clock : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLKT (INVERTED) " "Latch Clock  : CLKT (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           launch edge time " "     4.750      4.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.945      2.195  F        clock network delay " "     6.945      2.195  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.050      0.105     uTco  PC:inst5\|dffg:inst\|q " "     7.050      0.105     uTco  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.050      0.000 RR  CELL  inst5\|inst\|q\|q " "     7.050      0.000 RR  CELL  inst5\|inst\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.050      0.000 RR    IC  inst5\|inst15\|Out\[0\]~0\|datac " "     7.050      0.000 RR    IC  inst5\|inst15\|Out\[0\]~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.221      0.171 RR  CELL  inst5\|inst15\|Out\[0\]~0\|combout " "     7.221      0.171 RR  CELL  inst5\|inst15\|Out\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.221      0.000 RR    IC  inst5\|inst\|q\|d " "     7.221      0.000 RR    IC  inst5\|inst\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.252      0.031 RR  CELL  PC:inst5\|dffg:inst\|q " "     7.252      0.031 RR  CELL  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.750      4.750           latch edge time " "     4.750      4.750           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.017      2.267  F        clock network delay " "     7.017      2.267  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.998     -0.019           clock pessimism removed " "     6.998     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.998      0.000           clock uncertainty " "     6.998      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.082      0.084      uTh  PC:inst5\|dffg:inst\|q " "     7.082      0.084      uTh  PC:inst5\|dffg:inst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.252 " "Data Arrival Time  :     7.252" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.082 " "Data Required Time :     7.082" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770792918249 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770792918249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770792918523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770792918524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770792918587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 11 12:25:18 2026 " "Processing ended: Wed Feb 11 12:25:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770792918587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770792918587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770792918587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770792918587 ""}
