// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module coo_enc_outputMatrix (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        matrix_address0,
        matrix_ce0,
        matrix_q0,
        N,
        M,
        L,
        grp_fu_78_p_din0,
        grp_fu_78_p_dout0,
        grp_fu_78_p_ce,
        grp_fu_81_p_din0,
        grp_fu_81_p_din1,
        grp_fu_81_p_opcode,
        grp_fu_81_p_dout0,
        grp_fu_81_p_ce
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [13:0] matrix_address0;
output   matrix_ce0;
input  [31:0] matrix_q0;
input  [31:0] N;
input  [31:0] M;
input  [31:0] L;
output  [31:0] grp_fu_78_p_din0;
input  [63:0] grp_fu_78_p_dout0;
output   grp_fu_78_p_ce;
output  [63:0] grp_fu_81_p_din0;
output  [63:0] grp_fu_81_p_din1;
output  [4:0] grp_fu_81_p_opcode;
input  [0:0] grp_fu_81_p_dout0;
output   grp_fu_81_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] out_r_TDATA;
reg out_r_TVALID;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    out_r_TDATA_blk_n;
wire    ap_CS_fsm_state7;
wire   [13:0] trunc_ln46_fu_105_p1;
reg   [13:0] trunc_ln46_reg_204;
wire   [31:0] grp_fu_93_p1;
reg   [31:0] tmp_num0_reg_209;
wire    ap_CS_fsm_state4;
wire   [31:0] grp_fu_97_p1;
reg   [31:0] tmp_num1_reg_214;
wire   [31:0] grp_fu_101_p1;
reg   [31:0] tmp_num2_reg_219;
wire   [63:0] bound_fu_115_p2;
reg   [63:0] bound_reg_224;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_idle;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready;
wire   [13:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0;
wire   [127:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce;
wire   [31:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce;
wire   [63:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0;
wire   [63:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1;
wire   [4:0] grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode;
wire    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce;
reg    grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg   [31:0] tmp_num0_1_loc_fu_46;
reg   [31:0] tmp_num1_1_loc_fu_42;
reg   [31:0] tmp_num2_1_loc_fu_38;
reg   [31:0] tmp_num3_loc_fu_34;
wire   [127:0] p_0_fu_149_p5;
reg   [31:0] grp_fu_93_p0;
reg   [31:0] grp_fu_101_p0;
wire   [31:0] bound_fu_115_p0;
wire   [31:0] bound_fu_115_p1;
wire   [31:0] bitcast_ln174_3_fu_145_p1;
wire   [31:0] bitcast_ln174_2_fu_141_p1;
wire   [31:0] bitcast_ln174_1_fu_137_p1;
wire   [31:0] bitcast_ln174_fu_133_p1;
reg    grp_fu_93_ce;
reg    grp_fu_101_ce;
reg    grp_fu_229_ce;
reg    grp_fu_232_ce;
wire    ap_CS_fsm_state8;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire   [63:0] bound_fu_115_p00;
wire   [63:0] bound_fu_115_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg = 1'b0;
end

coo_enc_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2 grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start),
    .ap_done(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done),
    .ap_idle(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_idle),
    .ap_ready(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready),
    .tmp_num0(tmp_num0_reg_209),
    .tmp_num1(tmp_num1_reg_214),
    .tmp_num2(tmp_num2_reg_219),
    .bound(bound_reg_224),
    .M(M),
    .trunc_ln(trunc_ln46_reg_204),
    .matrix_address0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0),
    .matrix_ce0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0),
    .matrix_q0(matrix_q0),
    .out_r_TDATA(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA),
    .out_r_TVALID(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID),
    .out_r_TREADY(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY),
    .tmp_num0_1_out(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out),
    .tmp_num0_1_out_ap_vld(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld),
    .tmp_num1_1_out(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out),
    .tmp_num1_1_out_ap_vld(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld),
    .tmp_num2_1_out(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out),
    .tmp_num2_1_out_ap_vld(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld),
    .tmp_num3_out(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out),
    .tmp_num3_out_ap_vld(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld),
    .grp_fu_101_p_din0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0),
    .grp_fu_101_p_dout0(grp_fu_101_p1),
    .grp_fu_101_p_ce(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce),
    .grp_fu_93_p_din0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0),
    .grp_fu_93_p_dout0(grp_fu_93_p1),
    .grp_fu_93_p_ce(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce),
    .grp_fu_229_p_din0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0),
    .grp_fu_229_p_dout0(grp_fu_78_p_dout0),
    .grp_fu_229_p_ce(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce),
    .grp_fu_232_p_din0(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0),
    .grp_fu_232_p_din1(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1),
    .grp_fu_232_p_opcode(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode),
    .grp_fu_232_p_dout0(grp_fu_81_p_dout0),
    .grp_fu_232_p_ce(grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce)
);

coo_enc_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_93_p0),
    .ce(grp_fu_93_ce),
    .dout(grp_fu_93_p1)
);

coo_enc_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(M),
    .ce(1'b1),
    .dout(grp_fu_97_p1)
);

coo_enc_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_101_p0),
    .ce(grp_fu_101_ce),
    .dout(grp_fu_101_p1)
);

coo_enc_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U37(
    .din0(bound_fu_115_p0),
    .din1(bound_fu_115_p1),
    .dout(bound_fu_115_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_ready == 1'b1)) begin
            grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound_reg_224 <= bound_fu_115_p2;
        tmp_num0_reg_209 <= grp_fu_93_p1;
        tmp_num1_reg_214 <= grp_fu_97_p1;
        tmp_num2_reg_219 <= grp_fu_101_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_num0_1_loc_fu_46 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_num1_1_loc_fu_42 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_num2_1_loc_fu_38 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_num3_loc_fu_34 <= grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_tmp_num3_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln46_reg_204 <= trunc_ln46_fu_105_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_r_TREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_101_ce = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_ce;
    end else begin
        grp_fu_101_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_101_p0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_101_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_101_p0 = L;
    end else begin
        grp_fu_101_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_229_ce = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_ce;
    end else begin
        grp_fu_229_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_232_ce = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_ce;
    end else begin
        grp_fu_232_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_93_ce = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_ce;
    end else begin
        grp_fu_93_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_93_p0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_93_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_93_p0 = N;
    end else begin
        grp_fu_93_p0 = 'bx;
    end
end

always @ (*) begin
    if (((out_r_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        out_r_TDATA = p_0_fu_149_p5;
    end else if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        out_r_TDATA = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TDATA;
    end else begin
        out_r_TDATA = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_r_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        out_r_TVALID = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        out_r_TVALID = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TVALID;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((out_r_TREADY == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign bitcast_ln174_1_fu_137_p1 = tmp_num1_1_loc_fu_42;

assign bitcast_ln174_2_fu_141_p1 = tmp_num2_1_loc_fu_38;

assign bitcast_ln174_3_fu_145_p1 = tmp_num3_loc_fu_34;

assign bitcast_ln174_fu_133_p1 = tmp_num0_1_loc_fu_46;

assign bound_fu_115_p0 = bound_fu_115_p00;

assign bound_fu_115_p00 = N;

assign bound_fu_115_p1 = bound_fu_115_p10;

assign bound_fu_115_p10 = M;

assign grp_fu_78_p_ce = grp_fu_229_ce;

assign grp_fu_78_p_din0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_229_p_din0;

assign grp_fu_81_p_ce = grp_fu_232_ce;

assign grp_fu_81_p_din0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din0;

assign grp_fu_81_p_din1 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_din1;

assign grp_fu_81_p_opcode = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_grp_fu_232_p_opcode;

assign grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_ap_start_reg;

assign grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_out_r_TREADY = (out_r_TREADY & ap_CS_fsm_state6);

assign matrix_address0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_address0;

assign matrix_ce0 = grp_outputMatrix_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2_fu_75_matrix_ce0;

assign p_0_fu_149_p5 = {{{{bitcast_ln174_3_fu_145_p1}, {bitcast_ln174_2_fu_141_p1}}, {bitcast_ln174_1_fu_137_p1}}, {bitcast_ln174_fu_133_p1}};

assign trunc_ln46_fu_105_p1 = M[13:0];

endmodule //coo_enc_outputMatrix
