// SPDX-FileCopyrightText: Copyright 2026 Eden Emulator Project
// SPDX-License-Identifier: GPL-3.0-or-later

#include <algorithm>
#include <iterator>
#include <vector>
#include <catch2/catch_test_macros.hpp>
#include "common/core_pinning.h"

namespace {

using Common::LogicalProcessor;

// Windows numbers CPU sets from 256 in logical processor order, and every SMT sibling of a core
// reports the logical processor index of the core's first sibling as its CoreIndex.
constexpr u32 FirstCpuSetId = 256;

void AddCores(std::vector<LogicalProcessor>& processors, u32 cores, u32 threads_per_core,
              u8 efficiency_class) {
    for (u32 core = 0; core < cores; ++core) {
        const u32 first = static_cast<u32>(processors.size());
        for (u32 thread = 0; thread < threads_per_core; ++thread) {
            processors.push_back({FirstCpuSetId + first + thread, first, efficiency_class});
        }
    }
}

std::vector<LogicalProcessor> Uniform(u32 cores, u32 threads_per_core) {
    std::vector<LogicalProcessor> processors;
    AddCores(processors, cores, threads_per_core, 0);
    return processors;
}

std::vector<u32> Ids(u32 first, u32 count) {
    std::vector<u32> ids(count);
    for (u32 i = 0; i < count; ++i) {
        ids[i] = FirstCpuSetId + first + i;
    }
    return ids;
}

std::vector<u32> Concat(std::vector<u32> head, const std::vector<u32>& tail) {
    std::ranges::copy(tail, std::back_inserter(head));
    return head;
}

std::vector<u32> Sorted(std::vector<u32> ids) {
    std::ranges::sort(ids);
    return ids;
}

u32 CoreOf(const std::vector<LogicalProcessor>& processors, u32 id) {
    return std::ranges::find(processors, id, &LogicalProcessor::id)->core;
}

void SetLastLevelCache(std::vector<LogicalProcessor>& processors, std::size_t first,
                       std::size_t count, u32 size) {
    for (std::size_t i = first; i < first + count; ++i) {
        processors[i].last_level_cache_size = size;
    }
}

constexpr u32 MiB = 1024 * 1024;

void CheckSkipped(const Common::GpuThreadPinning& plan) {
    CHECK(plan.front.empty());
    CHECK(plan.back.empty());
    CHECK(plan.guest.empty());
}

// Front and back each own one whole core, and no guest processor is an SMT sibling of either.
void CheckCoresAreDedicated(const std::vector<LogicalProcessor>& processors,
                            const Common::GpuThreadPinning& plan) {
    REQUIRE(!plan.front.empty());
    REQUIRE(!plan.back.empty());
    const u32 front_core = CoreOf(processors, plan.front.front());
    const u32 back_core = CoreOf(processors, plan.back.front());
    CHECK(front_core != back_core);
    for (const u32 id : plan.front) {
        CHECK(CoreOf(processors, id) == front_core);
    }
    for (const u32 id : plan.back) {
        CHECK(CoreOf(processors, id) == back_core);
    }
    for (const u32 id : plan.guest) {
        CHECK(CoreOf(processors, id) != front_core);
        CHECK(CoreOf(processors, id) != back_core);
    }
}

} // Anonymous namespace

TEST_CASE("Core pinning: 8 cores, 16 threads", "[common][core_pinning]") {
    const auto processors = Uniform(8, 2);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 8);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 10)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: 6 cores, 12 threads", "[common][core_pinning]") {
    const auto processors = Uniform(6, 2);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 6);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 6)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: 6 cores without SMT", "[common][core_pinning]") {
    const auto processors = Uniform(6, 1);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.front == Ids(1, 1));
    CHECK(plan.back == Ids(2, 1));
    CHECK(plan.guest == Concat(Ids(0, 1), Ids(3, 3)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: hybrid 8 P-cores with SMT and 16 E-cores", "[common][core_pinning]") {
    std::vector<LogicalProcessor> processors;
    AddCores(processors, 8, 2, 1);
    AddCores(processors, 16, 1, 0);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 8);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 10)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: E-cores enumerated first leave the P-cores to the pinned threads",
          "[common][core_pinning]") {
    std::vector<LogicalProcessor> processors;
    AddCores(processors, 4, 1, 0);
    AddCores(processors, 6, 2, 1);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 6);
    CHECK(plan.front == Ids(6, 2));
    CHECK(plan.back == Ids(8, 2));
    CHECK(plan.guest == Concat(Ids(4, 2), Ids(10, 6)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: hybrid 4 P-cores and 8 E-cores is skipped", "[common][core_pinning]") {
    std::vector<LogicalProcessor> processors;
    AddCores(processors, 4, 2, 1);
    AddCores(processors, 8, 1, 0);
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 4);
    CheckSkipped(plan);
}

TEST_CASE("Core pinning: 4 cores, 4 threads is skipped", "[common][core_pinning]") {
    const auto plan = Common::PlanGpuThreadPinning(Uniform(4, 1));
    CHECK(plan.performance_cores == 4);
    CheckSkipped(plan);
}

TEST_CASE("Core pinning: 2 cores is skipped", "[common][core_pinning]") {
    for (const u32 threads : {1U, 2U}) {
        const auto plan = Common::PlanGpuThreadPinning(Uniform(2, threads));
        CHECK(plan.performance_cores == 2);
        CheckSkipped(plan);
    }
}

TEST_CASE("Core pinning: no processors reported", "[common][core_pinning]") {
    const auto plan = Common::PlanGpuThreadPinning({});
    CHECK(plan.performance_cores == 0);
    CheckSkipped(plan);
}

TEST_CASE("Core pinning: the enumeration order does not change the cores",
          "[common][core_pinning]") {
    const auto ordered = Uniform(8, 2);
    auto reversed = ordered;
    std::ranges::reverse(reversed);
    const auto expected = Common::PlanGpuThreadPinning(ordered);
    const auto plan = Common::PlanGpuThreadPinning(reversed);
    CHECK(Sorted(plan.front) == expected.front);
    CHECK(Sorted(plan.back) == expected.back);
    CHECK(Sorted(plan.guest) == expected.guest);
}

TEST_CASE("Core pinning: Ryzen X3D pins the GPU threads on the V-cache CCD",
          "[common][core_pinning]") {
    auto processors = Uniform(16, 2);
    SetLastLevelCache(processors, 0, 16, 96 * MiB);
    SetLastLevelCache(processors, 16, 16, 32 * MiB);
    REQUIRE(Common::PreferLargestLastLevelCache(processors));
    for (std::size_t i = 0; i < processors.size(); ++i) {
        CHECK(processors[i].efficiency_class == (i < 16 ? 1 : 0));
    }
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 8);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 10)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: Ryzen X3D with the V-cache on the second CCD",
          "[common][core_pinning]") {
    auto processors = Uniform(16, 2);
    SetLastLevelCache(processors, 0, 16, 32 * MiB);
    SetLastLevelCache(processors, 16, 16, 96 * MiB);
    REQUIRE(Common::PreferLargestLastLevelCache(processors));
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 8);
    CHECK(plan.front == Ids(18, 2));
    CHECK(plan.back == Ids(20, 2));
    CHECK(plan.guest == Concat(Ids(16, 2), Ids(22, 10)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: equal L3s, hybrid classes or unknown sizes keep the classes",
          "[common][core_pinning]") {
    auto equal = Uniform(16, 2);
    SetLastLevelCache(equal, 0, 32, 32 * MiB);
    CHECK_FALSE(Common::PreferLargestLastLevelCache(equal));

    std::vector<LogicalProcessor> hybrid;
    AddCores(hybrid, 8, 2, 1);
    AddCores(hybrid, 16, 1, 0);
    SetLastLevelCache(hybrid, 0, 16, 36 * MiB);
    SetLastLevelCache(hybrid, 16, 16, 4 * MiB);
    CHECK_FALSE(Common::PreferLargestLastLevelCache(hybrid));

    auto unknown = Uniform(16, 2);
    SetLastLevelCache(unknown, 0, 16, 96 * MiB);
    CHECK_FALSE(Common::PreferLargestLastLevelCache(unknown));

    for (const auto* processors : {&equal, &unknown}) {
        for (const LogicalProcessor& processor : *processors) {
            CHECK(processor.efficiency_class == 0);
        }
    }
    CHECK(Common::PlanGpuThreadPinning(hybrid).performance_cores == 8);
}

TEST_CASE("Core pinning: Ryzen 7 5700X3D keeps one CCD", "[common][core_pinning]") {
    // 8 cores, 16 threads, every logical processor on the same 96 MiB L3.
    auto processors = Uniform(8, 2);
    SetLastLevelCache(processors, 0, 16, 96 * MiB);
    CHECK_FALSE(Common::PreferLargestLastLevelCache(processors));
    for (const LogicalProcessor& processor : processors) {
        CHECK(processor.efficiency_class == 0);
    }
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 8);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 10)));
    CheckCoresAreDedicated(processors, plan);
}

TEST_CASE("Core pinning: an 8-core split L3 report is not a second CCD",
          "[common][core_pinning]") {
    auto processors = Uniform(8, 2);
    SetLastLevelCache(processors, 0, 8, 96 * MiB);
    SetLastLevelCache(processors, 8, 8, 32 * MiB);
    CHECK_FALSE(Common::PreferLargestLastLevelCache(processors));
    for (const LogicalProcessor& processor : processors) {
        CHECK(processor.efficiency_class == 0);
    }
    CHECK(Common::PlanGpuThreadPinning(processors).performance_cores == 8);
}

TEST_CASE("Core pinning: Ryzen 9 7900X3D still prefers the larger L3 CCD",
          "[common][core_pinning]") {
    // 6 cores on 96 MiB and 6 cores on 32 MiB.
    auto processors = Uniform(6, 2);
    AddCores(processors, 6, 2, 0);
    SetLastLevelCache(processors, 0, 12, 96 * MiB);
    SetLastLevelCache(processors, 12, 12, 32 * MiB);
    REQUIRE(Common::PreferLargestLastLevelCache(processors));
    const auto plan = Common::PlanGpuThreadPinning(processors);
    CHECK(plan.performance_cores == 6);
    CHECK(plan.front == Ids(2, 2));
    CHECK(plan.back == Ids(4, 2));
    CHECK(plan.guest == Concat(Ids(0, 2), Ids(6, 6)));
    CheckCoresAreDedicated(processors, plan);
}
