

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Tue Jan 18 00:11:38 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.489 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3726|     5910| 37.260 us | 59.100 us |  3727|  5911|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_dataflow_parent_loop_proc14_fu_736  |dataflow_parent_loop_proc14  |      664|     1210| 6.640 us | 12.100 us |  664|  1210|   none  |
        +----------------------------------------+-----------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +---------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_288_1                     |        4|        4|           2|          1|          1|     4|    yes   |
        |- VITIS_LOOP_296_3_VITIS_LOOP_298_4    |      146|      146|           4|          1|          1|   144|    yes   |
        |- VITIS_LOOP_310_6_VITIS_LOOP_312_7    |       83|       83|           4|          1|          1|    81|    yes   |
        |- LOOP_K_OUTER_LOOP_C_OUTER            |     3280|     5464| 820 ~ 1366 |          -|          -|     4|    no    |
        | + VITIS_LOOP_340_9_VITIS_LOOP_343_10  |       51|       51|           4|          1|          1|    49|    yes   |
        | + VITIS_LOOP_410_12                   |       98|       98|           2|          2|          1|    49|    yes   |
        |- VITIS_LOOP_422_14_VITIS_LOOP_424_15  |      199|      199|           5|          1|          1|   196|    yes   |
        +---------------------------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|     1617|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       16|    58|     6087|     6325|    -|
|Memory               |       24|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     1054|    -|
|Register             |        -|     -|     3270|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       40|    62|     9357|     9124|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     2|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |grp_dataflow_parent_loop_proc14_fu_736  |dataflow_parent_loop_proc14  |       16|  26|  6087|  6037|    0|
    |mul_30ns_30ns_60_1_1_U241               |mul_30ns_30ns_60_1_1         |        0|   4|     0|    30|    0|
    |mul_30ns_32ns_62_1_1_U237               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U239               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_30ns_32ns_62_1_1_U242               |mul_30ns_32ns_62_1_1         |        0|   4|     0|    20|    0|
    |mul_32ns_32ns_64_1_1_U240               |mul_32ns_32ns_64_1_1         |        0|   4|     0|    20|    0|
    |mul_32s_32s_32_1_1_U234                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U235                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U236                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_32s_32s_32_1_1_U238                 |mul_32s_32s_32_1_1           |        0|   3|     0|    20|    0|
    |mul_9s_9s_9_1_1_U243                    |mul_9s_9s_9_1_1              |        0|   0|     0|    49|    0|
    |mul_9s_9s_9_1_1_U244                    |mul_9s_9s_9_1_1              |        0|   0|     0|    49|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+
    |Total                                   |                             |       16|  58|  6087|  6325|    0|
    +----------------------------------------+-----------------------------+---------+----+------+------+-----+

    * DSP: 
    +----------------------------------------+-----------------------------------+---------------------+
    |                Instance                |               Module              |      Expression     |
    +----------------------------------------+-----------------------------------+---------------------+
    |ama_addmuladd_9ns_9s_9s_9ns_9_4_1_U247  |ama_addmuladd_9ns_9s_9s_9ns_9_4_1  | i0 + (i1 + i2) * i3 |
    |mac_muladd_10s_10s_10ns_10_4_1_U246     |mac_muladd_10s_10s_10ns_10_4_1     |     i0 * i1 + i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U245         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 * i1 + i2    |
    |mac_muladd_9s_9s_9ns_9_4_1_U248         |mac_muladd_9s_9s_9ns_9_4_1         |     i0 * i1 + i2    |
    +----------------------------------------+-----------------------------------+---------------------+

    * Memory: 
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |data_l2_0_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_1_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_2_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |data_l2_3_U         |data_l2_0         |        1|  0|   0|    0|  1024|    8|     1|         8192|
    |output_l1_0_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_1_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_2_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_3_U       |output_l1_0       |        1|  0|   0|    0|   512|   32|     1|        16384|
    |output_l1_pass_0_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_1_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_2_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |output_l1_pass_3_U  |output_l1_pass_0  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |weight_l2_0_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_1_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_2_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |weight_l2_3_U       |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_0_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_1_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_2_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    |bias_l1_3_U         |weight_l2_0       |        1|  0|   0|    0|   512|    8|     1|         4096|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                  |       24|  0|   0|    0| 14336|  352|    20|       262144|
    +--------------------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |add156_fu_1329_p2                                        |     +    |   0|  0|  16|           9|           9|
    |add_ln288_fu_810_p2                                      |     +    |   0|  0|  37|          30|           1|
    |add_ln296_1_fu_911_p2                                    |     +    |   0|  0|  39|           1|          32|
    |add_ln296_fu_892_p2                                      |     +    |   0|  0|  69|          62|           1|
    |add_ln298_fu_933_p2                                      |     +    |   0|  0|  37|           1|          30|
    |add_ln310_1_fu_1039_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln310_fu_1020_p2                                     |     +    |   0|  0|  69|          62|           1|
    |add_ln312_fu_1061_p2                                     |     +    |   0|  0|  37|           1|          30|
    |add_ln329_1_fu_1149_p2                                   |     +    |   0|  0|  37|           1|          30|
    |add_ln329_fu_1138_p2                                     |     +    |   0|  0|  67|          60|           1|
    |add_ln340_1_fu_1236_p2                                   |     +    |   0|  0|  71|          64|           1|
    |add_ln340_2_fu_1255_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln343_fu_1277_p2                                     |     +    |   0|  0|  39|           1|          32|
    |add_ln410_fu_1311_p2                                     |     +    |   0|  0|  39|          32|           1|
    |add_ln414_1_fu_1349_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln414_2_fu_1356_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln414_3_fu_1363_p2                                   |     +    |   0|  0|  39|          32|          32|
    |add_ln414_fu_1342_p2                                     |     +    |   0|  0|  39|          32|          32|
    |add_ln422_1_fu_1409_p2                                   |     +    |   0|  0|  39|           1|          32|
    |add_ln422_fu_1380_p2                                     |     +    |   0|  0|  69|          62|           1|
    |add_ln424_fu_1403_p2                                     |     +    |   0|  0|  37|           1|          30|
    |co_2_fu_1370_p2                                          |     +    |   0|  0|  37|          30|           1|
    |ap_block_pp0_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_01001                                |    and   |   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state18_pp2_stage0_iter3                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state35_pp5_stage0_iter4                        |    and   |   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1                         |    and   |   0|  0|   2|           1|           1|
    |icmp_ln288_fu_805_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln296_fu_887_p2                                     |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln298_fu_898_p2                                     |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln310_fu_1015_p2                                    |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln312_fu_1026_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln329_fu_1133_p2                                    |   icmp   |   0|  0|  29|          60|          60|
    |icmp_ln332_fu_1144_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |icmp_ln340_fu_1231_p2                                    |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln343_fu_1242_p2                                    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln410_fu_1306_p2                                    |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln422_fu_1375_p2                                    |   icmp   |   0|  0|  29|          62|          62|
    |icmp_ln424_fu_1386_p2                                    |   icmp   |   0|  0|  20|          30|          30|
    |ap_block_state1                                          |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc14_fu_736_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc14_fu_736_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |select_ln296_1_fu_917_p3                                 |  select  |   0|  0|  32|           1|          32|
    |select_ln296_fu_903_p3                                   |  select  |   0|  0|  30|           1|           1|
    |select_ln310_1_fu_1045_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln310_fu_1031_p3                                  |  select  |   0|  0|  30|           1|           1|
    |select_ln329_1_fu_1163_p3                                |  select  |   0|  0|   9|           1|           9|
    |select_ln329_2_fu_1179_p3                                |  select  |   0|  0|  30|           1|          30|
    |select_ln329_fu_1195_p3                                  |  select  |   0|  0|  30|           1|           1|
    |select_ln340_1_fu_1261_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln340_fu_1247_p3                                  |  select  |   0|  0|  32|           1|           1|
    |select_ln422_1_fu_1415_p3                                |  select  |   0|  0|  32|           1|          32|
    |select_ln422_fu_1391_p3                                  |  select  |   0|  0|  30|           1|           1|
    |ap_enable_pp0                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp3                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp5                                            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1                                  |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                    |          |   0|  0|1617|        1107|        1146|
    +---------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  109|         23|    1|         23|
    |ap_enable_reg_pp0_iter1        |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter4        |    9|          2|    1|          2|
    |ap_phi_mux_crs_phi_fu_574_p4   |    9|          2|   32|         64|
    |ap_phi_mux_hi_phi_fu_674_p4    |    9|          2|   32|         64|
    |ap_phi_mux_ko_phi_fu_551_p4    |    9|          2|   30|         60|
    |ap_phi_mux_wh_1_phi_fu_729_p4  |    9|          2|   32|         64|
    |ap_phi_mux_wh_phi_fu_607_p4    |    9|          2|   32|         64|
    |bias_in_V_blk_n                |    9|          2|    1|          2|
    |bias_l1_0_address0             |   15|          3|    9|         27|
    |bias_l1_1_address0             |   15|          3|    9|         27|
    |bias_l1_2_address0             |   15|          3|    9|         27|
    |bias_l1_3_address0             |   15|          3|    9|         27|
    |co_1_reg_647                   |    9|          2|   30|         60|
    |co_reg_614                     |    9|          2|   30|         60|
    |conv_out_V_blk_n               |    9|          2|    1|          2|
    |crs_reg_570                    |    9|          2|   32|         64|
    |data_in_V_blk_n                |    9|          2|    1|          2|
    |data_l2_0_address0             |   15|          3|   10|         30|
    |data_l2_0_ce0                  |   15|          3|    1|          3|
    |data_l2_1_address0             |   15|          3|   10|         30|
    |data_l2_1_ce0                  |   15|          3|    1|          3|
    |data_l2_2_address0             |   15|          3|   10|         30|
    |data_l2_2_ce0                  |   15|          3|    1|          3|
    |data_l2_3_address0             |   15|          3|   10|         30|
    |data_l2_3_ce0                  |   15|          3|    1|          3|
    |hi_reg_670                     |    9|          2|   32|         64|
    |indvar_flatten13_reg_659       |    9|          2|   64|        128|
    |indvar_flatten24_reg_625       |    9|          2|   60|        120|
    |indvar_flatten32_reg_703       |    9|          2|   62|        124|
    |indvar_flatten6_reg_592        |    9|          2|   62|        124|
    |indvar_flatten_reg_559         |    9|          2|   62|        124|
    |ko_1_reg_581                   |    9|          2|   30|         60|
    |ko_2_reg_636                   |    9|          2|   30|         60|
    |ko_3_reg_714                   |    9|          2|   30|         60|
    |ko_reg_547                     |    9|          2|   30|         60|
    |output_l1_0_address0           |   27|          5|    9|         45|
    |output_l1_0_d0                 |   15|          3|   32|         96|
    |output_l1_1_address0           |   27|          5|    9|         45|
    |output_l1_1_d0                 |   15|          3|   32|         96|
    |output_l1_2_address0           |   27|          5|    9|         45|
    |output_l1_2_d0                 |   15|          3|   32|         96|
    |output_l1_3_address0           |   27|          5|    9|         45|
    |output_l1_3_d0                 |   15|          3|   32|         96|
    |output_l1_pass_0_address0      |   15|          3|   10|         30|
    |output_l1_pass_0_ce0           |   15|          3|    1|          3|
    |output_l1_pass_0_we0           |    9|          2|    1|          2|
    |output_l1_pass_1_address0      |   15|          3|   10|         30|
    |output_l1_pass_1_ce0           |   15|          3|    1|          3|
    |output_l1_pass_1_we0           |    9|          2|    1|          2|
    |output_l1_pass_2_address0      |   15|          3|   10|         30|
    |output_l1_pass_2_ce0           |   15|          3|    1|          3|
    |output_l1_pass_2_we0           |    9|          2|    1|          2|
    |output_l1_pass_3_address0      |   15|          3|   10|         30|
    |output_l1_pass_3_ce0           |   15|          3|    1|          3|
    |output_l1_pass_3_we0           |    9|          2|    1|          2|
    |weight_in_V_blk_n              |    9|          2|    1|          2|
    |weight_l2_0_address0           |   15|          3|    9|         27|
    |weight_l2_0_ce0                |   15|          3|    1|          3|
    |weight_l2_1_address0           |   15|          3|    9|         27|
    |weight_l2_1_ce0                |   15|          3|    1|          3|
    |weight_l2_2_address0           |   15|          3|    9|         27|
    |weight_l2_2_ce0                |   15|          3|    1|          3|
    |weight_l2_3_address0           |   15|          3|    9|         27|
    |weight_l2_3_ce0                |   15|          3|    1|          3|
    |wh_1_reg_725                   |    9|          2|   32|         64|
    |wh_2_reg_692                   |    9|          2|   32|         64|
    |wh_reg_603                     |    9|          2|   32|         64|
    |wi_reg_681                     |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1054|        218| 1186|       2794|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                            |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |C_reg_1495                                                   |   32|   0|   32|          0|
    |RS_reg_1547                                                  |   32|   0|   32|          0|
    |WH_in_reg_1525                                               |   32|   0|   32|          0|
    |WH_reg_1505                                                  |   32|   0|   32|          0|
    |add_ln288_reg_1558                                           |   30|   0|   30|          0|
    |add_ln329_reg_1672                                           |   60|   0|   60|          0|
    |add_ln410_reg_1805                                           |   32|   0|   32|          0|
    |ap_CS_fsm                                                    |   22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                                      |    1|   0|    1|          0|
    |ap_enable_reg_pp5_iter4                                      |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc14_fu_736_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc14_fu_736_ap_ready  |    1|   0|    1|          0|
    |bias_in_V_read_1_reg_1489                                    |  256|   0|  256|          0|
    |bias_in_V_read_2_reg_1500                                    |  256|   0|  256|          0|
    |bias_in_V_read_3_reg_1520                                    |  256|   0|  256|          0|
    |bias_in_V_read_4_reg_1542                                    |  256|   0|  256|          0|
    |bound4_reg_1624                                              |   62|   0|   62|          0|
    |bound_reg_1578                                               |   62|   0|   62|          0|
    |cast1_reg_1573                                               |   30|   0|   62|         32|
    |co_1_reg_647                                                 |   30|   0|   30|          0|
    |co_reg_614                                                   |   30|   0|   30|          0|
    |crs_reg_570                                                  |   32|   0|   32|          0|
    |div76_cast_reg_1617                                          |   30|   0|   30|          0|
    |empty_76_reg_1612                                            |   10|   0|   10|          0|
    |empty_78_reg_1772                                            |    9|   0|    9|          0|
    |empty_78_reg_1772_pp3_iter1_reg                              |    9|   0|    9|          0|
    |empty_79_reg_1782                                            |    9|   0|    9|          0|
    |empty_80_reg_1787                                            |    9|   0|    9|          0|
    |empty_81_reg_1792                                            |   32|   0|   32|          0|
    |empty_82_reg_1797                                            |   10|   0|   10|          0|
    |grp_dataflow_parent_loop_proc14_fu_736_ap_start_reg          |    1|   0|    1|          0|
    |hi_reg_670                                                   |   32|   0|   32|          0|
    |icmp_ln288_reg_1554                                          |    1|   0|    1|          0|
    |icmp_ln296_reg_1583                                          |    1|   0|    1|          0|
    |icmp_ln310_reg_1629                                          |    1|   0|    1|          0|
    |icmp_ln332_reg_1677                                          |    1|   0|    1|          0|
    |icmp_ln340_reg_1758                                          |    1|   0|    1|          0|
    |icmp_ln422_reg_1855                                          |    1|   0|    1|          0|
    |icmp_ln424_reg_1864                                          |    1|   0|    1|          0|
    |icmp_ln424_reg_1864_pp5_iter1_reg                            |    1|   0|    1|          0|
    |indvar_flatten13_reg_659                                     |   64|   0|   64|          0|
    |indvar_flatten24_reg_625                                     |   60|   0|   60|          0|
    |indvar_flatten32_reg_703                                     |   62|   0|   62|          0|
    |indvar_flatten6_reg_592                                      |   62|   0|   62|          0|
    |indvar_flatten_reg_559                                       |   62|   0|   62|          0|
    |ko_1_reg_581                                                 |   30|   0|   30|          0|
    |ko_2_reg_636                                                 |   30|   0|   30|          0|
    |ko_3_reg_714                                                 |   30|   0|   30|          0|
    |ko_reg_547                                                   |   30|   0|   30|          0|
    |mul_ln286_reg_1531                                           |   32|   0|   32|          0|
    |mul_ln329_1_reg_1663                                         |   60|   0|   60|          0|
    |mul_ln329_2_reg_1723                                         |    9|   0|    9|          0|
    |mul_ln329_3_reg_1728                                         |    9|   0|    9|          0|
    |mul_ln329_reg_1658                                           |   64|   0|   64|          0|
    |mul_ln422_reg_1713                                           |   62|   0|   62|          0|
    |output_l1_0_addr_1_reg_1815                                  |    9|   0|    9|          0|
    |output_l1_1_addr_1_reg_1825                                  |    9|   0|    9|          0|
    |output_l1_2_addr_1_reg_1835                                  |    9|   0|    9|          0|
    |output_l1_3_addr_1_reg_1845                                  |    9|   0|    9|          0|
    |select_ln296_1_reg_1592                                      |   32|   0|   32|          0|
    |select_ln310_1_reg_1638                                      |   32|   0|   32|          0|
    |select_ln329_1_reg_1682                                      |    9|   0|    9|          0|
    |select_ln329_2_reg_1708                                      |   30|   0|   30|          0|
    |select_ln329_reg_1718                                        |   30|   0|   30|          0|
    |select_ln340_1_reg_1767                                      |   32|   0|   32|          0|
    |select_ln422_1_reg_1879                                      |   32|   0|   32|          0|
    |sext_ln329_1_reg_1738                                        |   32|   0|   32|          0|
    |sext_ln329_2_reg_1743                                        |   32|   0|   32|          0|
    |sext_ln329_3_reg_1748                                        |   32|   0|   32|          0|
    |sext_ln329_reg_1733                                          |   32|   0|   32|          0|
    |tmp_reg_1563                                                 |   32|   0|   32|          0|
    |trunc_ln271_reg_1513                                         |    9|   0|    9|          0|
    |trunc_ln286_reg_1537                                         |    9|   0|    9|          0|
    |trunc_ln296_1_reg_1597                                       |    9|   0|    9|          0|
    |trunc_ln296_1_reg_1597_pp1_iter1_reg                         |    9|   0|    9|          0|
    |trunc_ln296_reg_1568                                         |    9|   0|    9|          0|
    |trunc_ln310_reg_1643                                         |   10|   0|   10|          0|
    |trunc_ln310_reg_1643_pp2_iter1_reg                           |   10|   0|   10|          0|
    |trunc_ln332_reg_1753                                         |   10|   0|   10|          0|
    |trunc_ln3_reg_1480                                           |   30|   0|   30|          0|
    |wh_1_reg_725                                                 |   32|   0|   32|          0|
    |wh_2_reg_692                                                 |   32|   0|   32|          0|
    |wh_reg_603                                                   |   32|   0|   32|          0|
    |wi_reg_681                                                   |   32|   0|   32|          0|
    |icmp_ln296_reg_1583                                          |   64|  32|    1|          0|
    |icmp_ln310_reg_1629                                          |   64|  32|    1|          0|
    |icmp_ln340_reg_1758                                          |   64|  32|    1|          0|
    |icmp_ln422_reg_1855                                          |   64|  32|    1|          0|
    +-------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                        | 3270| 128| 3050|         32|
    +-------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_done              | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Conv_sysarr_dbbuf | return value |
|bias_in_V_dout       |  in |  256|   ap_fifo  |     bias_in_V     |    pointer   |
|bias_in_V_empty_n    |  in |    1|   ap_fifo  |     bias_in_V     |    pointer   |
|bias_in_V_read       | out |    1|   ap_fifo  |     bias_in_V     |    pointer   |
|weight_in_V_dout     |  in |  256|   ap_fifo  |    weight_in_V    |    pointer   |
|weight_in_V_empty_n  |  in |    1|   ap_fifo  |    weight_in_V    |    pointer   |
|weight_in_V_read     | out |    1|   ap_fifo  |    weight_in_V    |    pointer   |
|data_in_V_dout       |  in |  256|   ap_fifo  |     data_in_V     |    pointer   |
|data_in_V_empty_n    |  in |    1|   ap_fifo  |     data_in_V     |    pointer   |
|data_in_V_read       | out |    1|   ap_fifo  |     data_in_V     |    pointer   |
|conv_out_V_din       | out |  256|   ap_fifo  |     conv_out_V    |    pointer   |
|conv_out_V_full_n    |  in |    1|   ap_fifo  |     conv_out_V    |    pointer   |
|conv_out_V_write     | out |    1|   ap_fifo  |     conv_out_V    |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 2, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 6
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 4, States = { 10 11 12 13 }
  Pipeline-2 : II = 1, D = 4, States = { 15 16 17 18 }
  Pipeline-3 : II = 1, D = 4, States = { 22 23 24 25 }
  Pipeline-4 : II = 2, D = 2, States = { 28 29 }
  Pipeline-5 : II = 1, D = 5, States = { 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 19 16 
16 --> 17 
17 --> 18 
18 --> 15 
19 --> 20 
20 --> 21 31 
21 --> 22 
22 --> 26 23 
23 --> 24 
24 --> 25 
25 --> 22 
26 --> 27 
27 --> 28 
28 --> 30 29 
29 --> 28 
30 --> 20 
31 --> 32 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 31 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 37 [1/1] (1.15ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 37 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (1.15ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 38 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (1.15ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 39 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (1.15ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:229]   --->   Operation 40 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (1.15ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:231]   --->   Operation 41 'alloca' 'data_l2_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (1.15ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:231]   --->   Operation 42 'alloca' 'data_l2_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 43 [1/1] (1.15ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:231]   --->   Operation 43 'alloca' 'data_l2_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (1.15ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:231]   --->   Operation 44 'alloca' 'data_l2_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (1.15ns)   --->   "%bias_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 45 'alloca' 'bias_l1_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (1.15ns)   --->   "%bias_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 46 'alloca' 'bias_l1_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%bias_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 47 'alloca' 'bias_l1_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (1.15ns)   --->   "%bias_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:233]   --->   Operation 48 'alloca' 'bias_l1_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (1.15ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237]   --->   Operation 49 'alloca' 'output_l1_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (1.15ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237]   --->   Operation 50 'alloca' 'output_l1_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (1.15ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237]   --->   Operation 51 'alloca' 'output_l1_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (1.15ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:237]   --->   Operation 52 'alloca' 'output_l1_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 53 [1/1] (1.15ns)   --->   "%output_l1_pass_0 = alloca i64"   --->   Operation 53 'alloca' 'output_l1_pass_0' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 54 [1/1] (1.15ns)   --->   "%output_l1_pass_1 = alloca i64"   --->   Operation 54 'alloca' 'output_l1_pass_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 55 [1/1] (1.15ns)   --->   "%output_l1_pass_2 = alloca i64"   --->   Operation 55 'alloca' 'output_l1_pass_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 56 [1/1] (1.15ns)   --->   "%output_l1_pass_3 = alloca i64"   --->   Operation 56 'alloca' 'output_l1_pass_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 57 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V"   --->   Operation 57 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 58 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 59 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read"   --->   Operation 59 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%C = trunc i256 %bias_in_V_read_1"   --->   Operation 60 'trunc' 'C' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 61 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_1"   --->   Operation 61 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%WH = trunc i256 %bias_in_V_read_2"   --->   Operation 62 'trunc' 'WH' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i256 %bias_in_V_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:271]   --->   Operation 63 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 64 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_2"   --->   Operation 64 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%WH_in = trunc i256 %bias_in_V_read_3"   --->   Operation 65 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 66 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bias_in_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %bias_in_V"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %weight_in_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %weight_in_V"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_in_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %data_in_V"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %conv_out_V, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %conv_out_V"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (3.17ns)   --->   "%mul_ln286 = mul i32 %WH, i32 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 75 'mul' 'mul_ln286' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln286 = trunc i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:286]   --->   Operation 76 'trunc' 'trunc_ln286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read_3"   --->   Operation 77 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%RS = trunc i256 %bias_in_V_read_4"   --->   Operation 78 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.60ns)   --->   "%br_ln288 = br void %bb470" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 79 'br' 'br_ln288' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.86>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%ko = phi i30 %add_ln288, void %bb470.split, i30, void %bb471" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 80 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 81 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.83ns)   --->   "%icmp_ln288 = icmp_eq  i30 %ko, i30 %trunc_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 82 'icmp' 'icmp_ln288' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.86ns)   --->   "%add_ln288 = add i30 %ko, i30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 83 'add' 'add_ln288' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln288 = br i1 %icmp_ln288, void %bb470.split, void %._crit_edge322.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 84 'br' 'br_ln288' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%ko_cast = zext i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 85 'zext' 'ko_cast' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln288 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln288 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 87 'specloopname' 'specloopname_ln288' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %bias_in_V, i256 %bias_in_V_read, i256 %bias_in_V_read_1, i256 %bias_in_V_read_2, i256 %bias_in_V_read_3, i256 %bias_in_V_read_4"   --->   Operation 88 'read' 'bias_in_V_read_5' <Predicate = (!icmp_ln288)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i256 %bias_in_V_read_5"   --->   Operation 89 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 90 'getelementptr' 'bias_l1_0_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.15ns)   --->   "%store_ln293 = store i8 %trunc_ln708, i9 %bias_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 91 'store' 'store_ln293' <Predicate = (!icmp_ln288)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_5_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 92 'partselect' 'p_Result_5_1' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 93 'getelementptr' 'bias_l1_1_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.15ns)   --->   "%store_ln293 = store i8 %p_Result_5_1, i9 %bias_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 94 'store' 'store_ln293' <Predicate = (!icmp_ln288)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_5_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 95 'partselect' 'p_Result_5_2' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 96 'getelementptr' 'bias_l1_2_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (1.15ns)   --->   "%store_ln293 = store i8 %p_Result_5_2, i9 %bias_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 97 'store' 'store_ln293' <Predicate = (!icmp_ln288)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_5_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %bias_in_V_read_5, i32, i32"   --->   Operation 98 'partselect' 'p_Result_5_3' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %ko_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 99 'getelementptr' 'bias_l1_3_addr' <Predicate = (!icmp_ln288)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.15ns)   --->   "%store_ln293 = store i8 %p_Result_5_3, i9 %bias_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:293]   --->   Operation 100 'store' 'store_ln293' <Predicate = (!icmp_ln288)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb470"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln288)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.17>
ST_8 : Operation 102 [1/1] (3.17ns)   --->   "%tmp = mul i32 %C, i32 %RS"   --->   Operation 102 'mul' 'tmp' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 6.34>
ST_9 : Operation 103 [1/1] (3.17ns)   --->   "%mul45 = mul i32 %tmp, i32 %RS"   --->   Operation 103 'mul' 'mul45' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln296 = trunc i32 %mul45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 104 'trunc' 'trunc_ln296' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%cast = zext i32 %mul45"   --->   Operation 105 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%cast1 = zext i30 %trunc_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 106 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.17ns)   --->   "%bound = mul i62 %cast1, i62 %cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 107 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.60ns)   --->   "%br_ln296 = br void %bb468" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 108 'br' 'br_ln296' <Predicate = true> <Delay = 0.60>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i62, void %._crit_edge322.loopexit, i62 %add_ln296, void %._crit_edge305.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 109 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%crs = phi i32, void %._crit_edge322.loopexit, i32 %select_ln296_1, void %._crit_edge305.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 110 'phi' 'crs' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%ko_1 = phi i30, void %._crit_edge322.loopexit, i30 %add_ln298, void %._crit_edge305.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 111 'phi' 'ko_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 112 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.05ns)   --->   "%icmp_ln296 = icmp_eq  i62 %indvar_flatten, i62 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 113 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (1.12ns)   --->   "%add_ln296 = add i62 %indvar_flatten, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 114 'add' 'add_ln296' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln296 = br i1 %icmp_ln296, void %._crit_edge305.loopexit, void %._crit_edge314.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 115 'br' 'br_ln296' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.83ns)   --->   "%icmp_ln298 = icmp_eq  i30 %ko_1, i30 %trunc_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 116 'icmp' 'icmp_ln298' <Predicate = (!icmp_ln296)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.27ns)   --->   "%select_ln296 = select i1 %icmp_ln298, i30, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 117 'select' 'select_ln296' <Predicate = (!icmp_ln296)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.88ns)   --->   "%add_ln296_1 = add i32, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 118 'add' 'add_ln296_1' <Predicate = (!icmp_ln296)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.22ns)   --->   "%select_ln296_1 = select i1 %icmp_ln298, i32 %add_ln296_1, i32 %crs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 119 'select' 'select_ln296_1' <Predicate = (!icmp_ln296)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln296_1 = trunc i32 %select_ln296_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 120 'trunc' 'trunc_ln296_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%empty = trunc i30 %select_ln296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 121 'trunc' 'empty' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_10 : Operation 122 [3/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 122 'mul' 'mul56' <Predicate = (!icmp_ln296)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 123 [1/1] (0.86ns)   --->   "%add_ln298 = add i30, i30 %select_ln296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 123 'add' 'add_ln298' <Predicate = (!icmp_ln296)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 0.99>
ST_11 : Operation 124 [2/3] (0.99ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 124 'mul' 'mul56' <Predicate = (!icmp_ln296)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 10> <Delay = 0.64>
ST_12 : Operation 125 [1/3] (0.00ns) (grouped into DSP with root node kcrs)   --->   "%mul56 = mul i9 %empty, i9 %trunc_ln296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 125 'mul' 'mul56' <Predicate = (!icmp_ln296)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 126 [2/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln296_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 126 'add' 'kcrs' <Predicate = (!icmp_ln296)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_296_3_VITIS_LOOP_298_4_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 128 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln298 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:298]   --->   Operation 130 'specloopname' 'specloopname_ln298' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %weight_in_V"   --->   Operation 131 'read' 'weight_in_V_read' <Predicate = (!icmp_ln296)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_13 : Operation 132 [1/2] (0.64ns) (root node of the DSP)   --->   "%kcrs = add i9 %mul56, i9 %trunc_ln296_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 132 'add' 'kcrs' <Predicate = (!icmp_ln296)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%idxprom67 = zext i9 %kcrs" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 133 'zext' 'idxprom67' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i256 %weight_in_V_read"   --->   Operation 134 'trunc' 'trunc_ln708_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 135 'getelementptr' 'weight_l2_0_addr' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (1.15ns)   --->   "%store_ln305 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 136 'store' 'store_ln305' <Predicate = (!icmp_ln296)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_6_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 137 'partselect' 'p_Result_6_1' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 138 'getelementptr' 'weight_l2_1_addr' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 139 [1/1] (1.15ns)   --->   "%store_ln305 = store i8 %p_Result_6_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 139 'store' 'store_ln305' <Predicate = (!icmp_ln296)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_6_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 140 'partselect' 'p_Result_6_2' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 141 'getelementptr' 'weight_l2_2_addr' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (1.15ns)   --->   "%store_ln305 = store i8 %p_Result_6_2, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 142 'store' 'store_ln305' <Predicate = (!icmp_ln296)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_6_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %weight_in_V_read, i32, i32"   --->   Operation 143 'partselect' 'p_Result_6_3' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %idxprom67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 144 'getelementptr' 'weight_l2_3_addr' <Predicate = (!icmp_ln296)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (1.15ns)   --->   "%store_ln305 = store i8 %p_Result_6_3, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:305]   --->   Operation 145 'store' 'store_ln305' <Predicate = (!icmp_ln296)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb468"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln296)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 6.34>
ST_14 : Operation 147 [1/1] (3.17ns)   --->   "%mul74 = mul i32 %WH_in, i32 %WH_in"   --->   Operation 147 'mul' 'mul74' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%empty_76 = trunc i32 %mul74"   --->   Operation 148 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%div76_cast = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %bias_in_V_read_1, i32, i32"   --->   Operation 149 'partselect' 'div76_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %mul74"   --->   Operation 150 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%cast3 = zext i30 %div76_cast"   --->   Operation 151 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (3.17ns)   --->   "%bound4 = mul i62 %cast3, i62 %cast2"   --->   Operation 152 'mul' 'bound4' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.60ns)   --->   "%br_ln310 = br void %bb466" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 153 'br' 'br_ln310' <Predicate = true> <Delay = 0.60>

State 15 <SV = 10> <Delay = 2.10>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i62, void %._crit_edge314.loopexit, i62 %add_ln310, void %._crit_edge288.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 154 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge314.loopexit, i32 %select_ln310_1, void %._crit_edge288.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 155 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%co = phi i30, void %._crit_edge314.loopexit, i30 %add_ln312, void %._crit_edge288.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312]   --->   Operation 156 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (1.05ns)   --->   "%icmp_ln310 = icmp_eq  i62 %indvar_flatten6, i62 %bound4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 158 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (1.12ns)   --->   "%add_ln310 = add i62 %indvar_flatten6, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 159 'add' 'add_ln310' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %icmp_ln310, void %._crit_edge288.loopexit, void %._crit_edge297.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 160 'br' 'br_ln310' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.83ns)   --->   "%icmp_ln312 = icmp_eq  i30 %co, i30 %div76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312]   --->   Operation 161 'icmp' 'icmp_ln312' <Predicate = (!icmp_ln310)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 162 [1/1] (0.27ns)   --->   "%select_ln310 = select i1 %icmp_ln312, i30, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 162 'select' 'select_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.88ns)   --->   "%add_ln310_1 = add i32, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 163 'add' 'add_ln310_1' <Predicate = (!icmp_ln310)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.22ns)   --->   "%select_ln310_1 = select i1 %icmp_ln312, i32 %add_ln310_1, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 164 'select' 'select_ln310_1' <Predicate = (!icmp_ln310)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i32 %select_ln310_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 165 'trunc' 'trunc_ln310' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%empty_77 = trunc i30 %select_ln310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 166 'trunc' 'empty_77' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_15 : Operation 167 [3/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_77, i10 %empty_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 167 'mul' 'mul91' <Predicate = (!icmp_ln310)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 168 [1/1] (0.86ns)   --->   "%add_ln312 = add i30, i30 %select_ln310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312]   --->   Operation 168 'add' 'add_ln312' <Predicate = (!icmp_ln310)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 0.99>
ST_16 : Operation 169 [2/3] (0.99ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_77, i10 %empty_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 169 'mul' 'mul91' <Predicate = (!icmp_ln310)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 12> <Delay = 0.64>
ST_17 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node add92)   --->   "%mul91 = mul i10 %empty_77, i10 %empty_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 170 'mul' 'mul91' <Predicate = (!icmp_ln310)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 171 [2/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 171 'add' 'add92' <Predicate = (!icmp_ln310)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 13> <Delay = 2.75>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_310_6_VITIS_LOOP_312_7_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 173 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 174 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln312 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:312]   --->   Operation 175 'specloopname' 'specloopname_ln312' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (1.59ns)   --->   "%data_in_V_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P, i256 %data_in_V"   --->   Operation 176 'read' 'data_in_V_read' <Predicate = (!icmp_ln310)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_18 : Operation 177 [1/2] (0.64ns) (root node of the DSP)   --->   "%add92 = add i10 %mul91, i10 %trunc_ln310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 177 'add' 'add92' <Predicate = (!icmp_ln310)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "%idxprom93 = zext i10 %add92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:310]   --->   Operation 178 'zext' 'idxprom93' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i256 %data_in_V_read"   --->   Operation 179 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 180 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 181 [1/1] (1.15ns)   --->   "%store_ln320 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 181 'store' 'store_ln320' <Predicate = (!icmp_ln310)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_7_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 182 'partselect' 'p_Result_7_1' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 183 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (1.15ns)   --->   "%store_ln320 = store i8 %p_Result_7_1, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 184 'store' 'store_ln320' <Predicate = (!icmp_ln310)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_7_2 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 185 'partselect' 'p_Result_7_2' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 186 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (1.15ns)   --->   "%store_ln320 = store i8 %p_Result_7_2, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 187 'store' 'store_ln320' <Predicate = (!icmp_ln310)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_7_3 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %data_in_V_read, i32, i32"   --->   Operation 188 'partselect' 'p_Result_7_3' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 189 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln310)> <Delay = 0.00>
ST_18 : Operation 190 [1/1] (1.15ns)   --->   "%store_ln320 = store i8 %p_Result_7_3, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:320]   --->   Operation 190 'store' 'store_ln320' <Predicate = (!icmp_ln310)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb466"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln310)> <Delay = 0.00>

State 19 <SV = 11> <Delay = 3.17>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i32 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 192 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (3.17ns)   --->   "%mul_ln329 = mul i64 %zext_ln329, i64 %zext_ln329" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 193 'mul' 'mul_ln329' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln329_1 = zext i30 %trunc_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 194 'zext' 'zext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln329_2 = zext i30 %div76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 195 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (3.02ns)   --->   "%mul_ln329_1 = mul i60 %zext_ln329_2, i60 %zext_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 196 'mul' 'mul_ln329_1' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.60ns)   --->   "%br_ln329 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 197 'br' 'br_ln329' <Predicate = true> <Delay = 0.60>

State 20 <SV = 12> <Delay = 3.17>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i60, void %._crit_edge297.loopexit.preheader, i60 %add_ln329, void %._crit_edge269.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 198 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%ko_2 = phi i30, void %._crit_edge297.loopexit.preheader, i30 %select_ln329_2, void %._crit_edge269.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 199 'phi' 'ko_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%co_1 = phi i30, void %._crit_edge297.loopexit.preheader, i30 %co_2, void %._crit_edge269.loopexit"   --->   Operation 200 'phi' 'co_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (1.03ns)   --->   "%icmp_ln329 = icmp_eq  i60 %indvar_flatten24, i60 %mul_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 201 'icmp' 'icmp_ln329' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 202 [1/1] (1.09ns)   --->   "%add_ln329 = add i60 %indvar_flatten24, i60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 202 'add' 'add_ln329' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void %._crit_edge276.loopexit, void %._crit_edge282.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 203 'br' 'br_ln329' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 204 [1/1] (0.83ns)   --->   "%icmp_ln332 = icmp_eq  i30 %co_1, i30 %div76_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 204 'icmp' 'icmp_ln332' <Predicate = (!icmp_ln329)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.86ns)   --->   "%add_ln329_1 = add i30, i30 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 205 'add' 'add_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i30 %add_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 206 'trunc' 'trunc_ln329' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = trunc i30 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 207 'trunc' 'trunc_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (0.30ns)   --->   "%select_ln329_1 = select i1 %icmp_ln332, i9 %trunc_ln329, i9 %trunc_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 208 'select' 'select_ln329_1' <Predicate = (!icmp_ln329)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln329_3 = zext i9 %select_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 209 'zext' 'zext_ln329_3' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln329_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 210 'getelementptr' 'bias_l1_0_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 211 [2/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 211 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln329)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln329_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 212 'getelementptr' 'bias_l1_1_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 213 [2/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 213 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln329)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln329_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 214 'getelementptr' 'bias_l1_2_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 215 [2/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 215 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln329)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln329_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 216 'getelementptr' 'bias_l1_3_addr_1' <Predicate = (!icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 217 [2/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 217 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln329)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_20 : Operation 218 [1/1] (0.27ns)   --->   "%select_ln329_2 = select i1 %icmp_ln332, i30 %add_ln329_1, i30 %ko_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 218 'select' 'select_ln329_2' <Predicate = (!icmp_ln329)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 219 'zext' 'zext_ln422' <Predicate = (icmp_ln329)> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (3.17ns)   --->   "%mul_ln422 = mul i62 %cast1, i62 %zext_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 220 'mul' 'mul_ln422' <Predicate = (icmp_ln329)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.60ns)   --->   "%br_ln422 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 221 'br' 'br_ln422' <Predicate = (icmp_ln329)> <Delay = 0.60>

State 21 <SV = 13> <Delay = 2.92>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_K_OUTER_LOOP_C_OUTER_str"   --->   Operation 222 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 223 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.27ns)   --->   "%select_ln329 = select i1 %icmp_ln332, i30, i30 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 224 'select' 'select_ln329' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 225 [1/1] (1.46ns)   --->   "%mul_ln329_2 = mul i9 %trunc_ln271, i9 %select_ln329_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 225 'mul' 'mul_ln329_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (1.46ns)   --->   "%mul_ln329_3 = mul i9 %trunc_ln271, i9 %mul_ln329_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 226 'mul' 'mul_ln329_3' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 227 'load' 'bias_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i8 %bias_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 228 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 229 'load' 'bias_l1_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln329_1 = sext i8 %bias_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 230 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 231 'load' 'bias_l1_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln329_2 = sext i8 %bias_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 232 'sext' 'sext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 233 'load' 'bias_l1_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln329_3 = sext i8 %bias_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:329]   --->   Operation 234 'sext' 'sext_ln329_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i30 %select_ln329" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 235 'trunc' 'trunc_ln332' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 236 'specloopname' 'specloopname_ln332' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.60ns)   --->   "%br_ln340 = br void %bb464" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 237 'br' 'br_ln340' <Predicate = true> <Delay = 0.60>

State 22 <SV = 14> <Delay = 3.79>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i64, void %._crit_edge276.loopexit, i64 %add_ln340_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 238 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%hi = phi i32, void %._crit_edge276.loopexit, i32 %select_ln340_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 239 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%wi = phi i32, void %._crit_edge276.loopexit, i32 %add_ln343, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:343]   --->   Operation 240 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 241 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 242 [1/1] (1.06ns)   --->   "%icmp_ln340 = icmp_eq  i64 %indvar_flatten13, i64 %mul_ln329" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 242 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (1.14ns)   --->   "%add_ln340_1 = add i64 %indvar_flatten13, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 243 'add' 'add_ln340_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %._crit_edge253, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 244 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.85ns)   --->   "%icmp_ln343 = icmp_eq  i32 %wi, i32 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:343]   --->   Operation 245 'icmp' 'icmp_ln343' <Predicate = (!icmp_ln340)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.22ns)   --->   "%select_ln340 = select i1 %icmp_ln343, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 246 'select' 'select_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 247 [1/1] (0.88ns)   --->   "%add_ln340_2 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 247 'add' 'add_ln340_2' <Predicate = (!icmp_ln340)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 248 [1/1] (0.22ns)   --->   "%select_ln340_1 = select i1 %icmp_ln343, i32 %add_ln340_2, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 248 'select' 'select_ln340_1' <Predicate = (!icmp_ln340)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln340 = trunc i32 %select_ln340_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 249 'trunc' 'trunc_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (1.69ns) (grouped into DSP with root node add121)   --->   "%add_ln340 = add i9 %trunc_ln340, i9 %mul_ln329_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 250 'add' 'add_ln340' <Predicate = (!icmp_ln340)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 251 [3/3] (0.99ns) (grouped into DSP with root node add121)   --->   "%mul_ln340 = mul i9 %add_ln340, i9 %trunc_ln271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 251 'mul' 'mul_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%empty_78 = trunc i32 %select_ln340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 252 'trunc' 'empty_78' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.88ns)   --->   "%add_ln343 = add i32, i32 %select_ln340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:343]   --->   Operation 253 'add' 'add_ln343' <Predicate = (!icmp_ln340)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 15> <Delay = 0.99>
ST_23 : Operation 254 [2/3] (0.99ns) (grouped into DSP with root node add121)   --->   "%mul_ln340 = mul i9 %add_ln340, i9 %trunc_ln271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 254 'mul' 'mul_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 16> <Delay = 0.64>
ST_24 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node add121)   --->   "%mul_ln340 = mul i9 %add_ln340, i9 %trunc_ln271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 255 'mul' 'mul_ln340' <Predicate = (!icmp_ln340)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add121 = add i9 %empty_78, i9 %mul_ln340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 256 'add' 'add121' <Predicate = (!icmp_ln340)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 17> <Delay = 1.80>
ST_25 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_340_9_VITIS_LOOP_343_10_str"   --->   Operation 257 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 258 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 259 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln343 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:343]   --->   Operation 260 'specloopname' 'specloopname_ln343' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add121 = add i9 %empty_78, i9 %mul_ln340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 261 'add' 'add121' <Predicate = (!icmp_ln340)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%idxprom122 = zext i9 %add121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:340]   --->   Operation 262 'zext' 'idxprom122' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %idxprom122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:350]   --->   Operation 263 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (1.15ns)   --->   "%store_ln351 = store i32 %sext_ln329, i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:351]   --->   Operation 264 'store' 'store_ln351' <Predicate = (!icmp_ln340)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %idxprom122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:350]   --->   Operation 265 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 266 [1/1] (1.15ns)   --->   "%store_ln351 = store i32 %sext_ln329_1, i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:351]   --->   Operation 266 'store' 'store_ln351' <Predicate = (!icmp_ln340)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %idxprom122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:350]   --->   Operation 267 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (1.15ns)   --->   "%store_ln351 = store i32 %sext_ln329_2, i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:351]   --->   Operation 268 'store' 'store_ln351' <Predicate = (!icmp_ln340)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %idxprom122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:350]   --->   Operation 269 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (1.15ns)   --->   "%store_ln351 = store i32 %sext_ln329_3, i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:351]   --->   Operation 270 'store' 'store_ln351' <Predicate = (!icmp_ln340)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb464"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 26 <SV = 15> <Delay = 0.00>
ST_26 : Operation 272 [1/1] (0.00ns)   --->   "%empty_79 = trunc i256 %bias_in_V_read_1"   --->   Operation 272 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 273 [1/1] (0.00ns)   --->   "%empty_80 = trunc i256 %bias_in_V_read_4"   --->   Operation 273 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 274 [1/1] (0.00ns)   --->   "%empty_81 = trunc i256 %bias_in_V_read_2"   --->   Operation 274 'trunc' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 275 [1/1] (0.00ns)   --->   "%empty_82 = trunc i256 %bias_in_V_read_3"   --->   Operation 275 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 276 [2/2] (0.00ns)   --->   "%call_ln708 = call void @dataflow_parent_loop_proc14, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %empty_79, i9 %empty_80, i9 %select_ln329_1, i10 %trunc_ln332, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %empty_81, i10 %empty_82, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 276 'call' 'call_ln708' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 16> <Delay = 0.60>
ST_27 : Operation 277 [1/2] (0.00ns)   --->   "%call_ln708 = call void @dataflow_parent_loop_proc14, i32 %RS, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i9 %empty_79, i9 %empty_80, i9 %select_ln329_1, i10 %trunc_ln332, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %empty_81, i10 %empty_82, i32 %output_l1_pass_0, i32 %output_l1_pass_1, i32 %output_l1_pass_2, i32 %output_l1_pass_3, i32 %output_l1_local_3, i32 %output_l1_local_2, i32 %output_l1_local_1, i32 %output_l1_local_0"   --->   Operation 277 'call' 'call_ln708' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 278 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb463"   --->   Operation 278 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 28 <SV = 17> <Delay = 1.87>
ST_28 : Operation 279 [1/1] (0.00ns)   --->   "%wh_2 = phi i32 %add_ln410, void %bb463.split, i32, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 279 'phi' 'wh_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 280 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 280 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 281 [1/1] (0.85ns)   --->   "%icmp_ln410 = icmp_eq  i32 %wh_2, i32 %mul_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 281 'icmp' 'icmp_ln410' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 282 [1/1] (0.88ns)   --->   "%add_ln410 = add i32 %wh_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 282 'add' 'add_ln410' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln410 = br i1 %icmp_ln410, void %bb463.split, void %._crit_edge269.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 283 'br' 'br_ln410' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (0.00ns)   --->   "%wh_4_cast170 = zext i32 %wh_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 284 'zext' 'wh_4_cast170' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%empty_83 = trunc i32 %wh_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 285 'trunc' 'empty_83' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (0.71ns)   --->   "%add156 = add i9 %empty_83, i9 %mul_ln329_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 286 'add' 'add156' <Predicate = (!icmp_ln410)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%idxprom157 = zext i9 %add156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 287 'zext' 'idxprom157' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%output_l1_pass_0_addr = getelementptr i32 %output_l1_pass_0, i64, i64 %wh_4_cast170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 288 'getelementptr' 'output_l1_pass_0_addr' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 289 [2/2] (1.15ns)   --->   "%output_l1_pass_0_load = load i10 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 289 'load' 'output_l1_pass_0_load' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 290 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %idxprom157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 290 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 291 [2/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 291 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 292 [1/1] (0.00ns)   --->   "%output_l1_pass_1_addr = getelementptr i32 %output_l1_pass_1, i64, i64 %wh_4_cast170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 292 'getelementptr' 'output_l1_pass_1_addr' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 293 [2/2] (1.15ns)   --->   "%output_l1_pass_1_load = load i10 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 293 'load' 'output_l1_pass_1_load' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 294 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %idxprom157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 294 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 295 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 295 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 296 [1/1] (0.00ns)   --->   "%output_l1_pass_2_addr = getelementptr i32 %output_l1_pass_2, i64, i64 %wh_4_cast170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 296 'getelementptr' 'output_l1_pass_2_addr' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 297 [2/2] (1.15ns)   --->   "%output_l1_pass_2_load = load i10 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 297 'load' 'output_l1_pass_2_load' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 298 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %idxprom157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 298 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 299 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 299 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 300 [1/1] (0.00ns)   --->   "%output_l1_pass_3_addr = getelementptr i32 %output_l1_pass_3, i64, i64 %wh_4_cast170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 300 'getelementptr' 'output_l1_pass_3_addr' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 301 [2/2] (1.15ns)   --->   "%output_l1_pass_3_load = load i10 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 301 'load' 'output_l1_pass_3_load' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 302 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %idxprom157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 302 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln410)> <Delay = 0.00>
ST_28 : Operation 303 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 303 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln410)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 29 <SV = 18> <Delay = 3.19>
ST_29 : Operation 304 [1/1] (0.00ns)   --->   "%speclooptripcount_ln410 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 304 'speclooptripcount' 'speclooptripcount_ln410' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln410 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:410]   --->   Operation 305 'specloopname' 'specloopname_ln410' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 306 [1/2] (1.15ns)   --->   "%output_l1_pass_0_load = load i10 %output_l1_pass_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 306 'load' 'output_l1_pass_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 307 [1/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 307 'load' 'output_l1_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 308 [1/1] (0.88ns)   --->   "%add_ln414 = add i32 %output_l1_0_load_1, i32 %output_l1_pass_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 308 'add' 'add_ln414' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 309 [1/1] (1.15ns)   --->   "%store_ln414 = store i32 %add_ln414, i9 %output_l1_0_addr_1, i32 %output_l1_0_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 309 'store' 'store_ln414' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 310 [1/2] (1.15ns)   --->   "%output_l1_pass_1_load = load i10 %output_l1_pass_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 310 'load' 'output_l1_pass_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 311 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 311 'load' 'output_l1_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 312 [1/1] (0.88ns)   --->   "%add_ln414_1 = add i32 %output_l1_1_load_1, i32 %output_l1_pass_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 312 'add' 'add_ln414_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 313 [1/1] (1.15ns)   --->   "%store_ln414 = store i32 %add_ln414_1, i9 %output_l1_1_addr_1, i32 %output_l1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 313 'store' 'store_ln414' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 314 [1/2] (1.15ns)   --->   "%output_l1_pass_2_load = load i10 %output_l1_pass_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 314 'load' 'output_l1_pass_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 315 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 315 'load' 'output_l1_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 316 [1/1] (0.88ns)   --->   "%add_ln414_2 = add i32 %output_l1_2_load_1, i32 %output_l1_pass_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 316 'add' 'add_ln414_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 317 [1/1] (1.15ns)   --->   "%store_ln414 = store i32 %add_ln414_2, i9 %output_l1_2_addr_1, i32 %output_l1_2_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 317 'store' 'store_ln414' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 318 [1/2] (1.15ns)   --->   "%output_l1_pass_3_load = load i10 %output_l1_pass_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 318 'load' 'output_l1_pass_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 319 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 319 'load' 'output_l1_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 320 [1/1] (0.88ns)   --->   "%add_ln414_3 = add i32 %output_l1_3_load_1, i32 %output_l1_pass_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 320 'add' 'add_ln414_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 321 [1/1] (1.15ns)   --->   "%store_ln414 = store i32 %add_ln414_3, i9 %output_l1_3_addr_1, i32 %output_l1_3_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:414]   --->   Operation 321 'store' 'store_ln414' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb463"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 0.86>
ST_30 : Operation 323 [1/1] (0.86ns)   --->   "%co_2 = add i30 %select_ln329, i30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 323 'add' 'co_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 324 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 13> <Delay = 2.10>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%indvar_flatten32 = phi i62, void %._crit_edge282.loopexit.preheader, i62 %add_ln422, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 325 'phi' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%ko_3 = phi i30, void %._crit_edge282.loopexit.preheader, i30 %add_ln424, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424]   --->   Operation 326 'phi' 'ko_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (1.05ns)   --->   "%icmp_ln422 = icmp_eq  i62 %indvar_flatten32, i62 %mul_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 327 'icmp' 'icmp_ln422' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 328 [1/1] (1.12ns)   --->   "%add_ln422 = add i62 %indvar_flatten32, i62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 328 'add' 'add_ln422' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %icmp_ln422, void %._crit_edge.loopexit, void %._crit_edge244.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 329 'br' 'br_ln422' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.83ns)   --->   "%icmp_ln424 = icmp_eq  i30 %ko_3, i30 %trunc_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424]   --->   Operation 330 'icmp' 'icmp_ln424' <Predicate = (!icmp_ln422)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.27ns)   --->   "%select_ln422 = select i1 %icmp_ln424, i30, i30 %ko_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 331 'select' 'select_ln422' <Predicate = (!icmp_ln422)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%empty_84 = trunc i30 %select_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 332 'trunc' 'empty_84' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_31 : Operation 333 [3/3] (0.99ns) (grouped into DSP with root node add179)   --->   "%mul178 = mul i9 %empty_84, i9 %trunc_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 333 'mul' 'mul178' <Predicate = (!icmp_ln422)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 334 [1/1] (0.86ns)   --->   "%add_ln424 = add i30, i30 %select_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424]   --->   Operation 334 'add' 'add_ln424' <Predicate = (!icmp_ln422)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 14> <Delay = 0.99>
ST_32 : Operation 335 [2/3] (0.99ns) (grouped into DSP with root node add179)   --->   "%mul178 = mul i9 %empty_84, i9 %trunc_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 335 'mul' 'mul178' <Predicate = (!icmp_ln422)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 15> <Delay = 1.75>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%wh_1 = phi i32, void %._crit_edge282.loopexit.preheader, i32 %select_ln422_1, void %._crit_edge.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 336 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 337 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 337 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 338 [1/1] (0.88ns)   --->   "%add_ln422_1 = add i32, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 338 'add' 'add_ln422_1' <Predicate = (!icmp_ln422 & icmp_ln424)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 339 [1/1] (0.22ns)   --->   "%select_ln422_1 = select i1 %icmp_ln424, i32 %add_ln422_1, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 339 'select' 'select_ln422_1' <Predicate = (!icmp_ln422)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln422 = trunc i32 %select_ln422_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 340 'trunc' 'trunc_ln422' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_33 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add179)   --->   "%mul178 = mul i9 %empty_84, i9 %trunc_ln286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 341 'mul' 'mul178' <Predicate = (!icmp_ln422)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 342 [2/2] (0.64ns) (root node of the DSP)   --->   "%add179 = add i9 %mul178, i9 %trunc_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 342 'add' 'add179' <Predicate = (!icmp_ln422)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 16> <Delay = 1.80>
ST_34 : Operation 343 [1/2] (0.64ns) (root node of the DSP)   --->   "%add179 = add i9 %mul178, i9 %trunc_ln422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 343 'add' 'add179' <Predicate = (!icmp_ln422)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 344 [1/1] (0.00ns)   --->   "%idxprom180 = zext i9 %add179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:422]   --->   Operation 344 'zext' 'idxprom180' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_34 : Operation 345 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 345 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_34 : Operation 346 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 346 'load' 'output_l1_0_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 347 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 347 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_34 : Operation 348 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 348 'load' 'output_l1_1_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 349 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 349 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_34 : Operation 350 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 350 'load' 'output_l1_2_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 351 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_34 : Operation 352 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 352 'load' 'output_l1_3_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 35 <SV = 17> <Delay = 2.75>
ST_35 : Operation 353 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_422_14_VITIS_LOOP_424_15_str"   --->   Operation 353 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 354 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 354 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 355 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 355 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 356 [1/1] (0.00ns)   --->   "%specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:424]   --->   Operation 356 'specloopname' 'specloopname_ln424' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 357 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 357 'load' 'output_l1_0_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 358 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 358 'load' 'output_l1_1_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 359 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 359 'load' 'output_l1_2_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 360 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:430]   --->   Operation 360 'load' 'output_l1_3_load' <Predicate = (!icmp_ln422)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_8_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %output_l1_3_load, i32 %output_l1_2_load, i32 %output_l1_1_load, i32 %output_l1_0_load"   --->   Operation 361 'bitconcatenate' 'p_Result_8_3' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_8_3_cast = zext i128 %p_Result_8_3"   --->   Operation 362 'zext' 'p_Result_8_3_cast' <Predicate = (!icmp_ln422)> <Delay = 0.00>
ST_35 : Operation 363 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P, i256 %conv_out_V, i256 %p_Result_8_3_cast"   --->   Operation 363 'write' 'write_ln543' <Predicate = (!icmp_ln422)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_35 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 364 'br' 'br_ln0' <Predicate = (!icmp_ln422)> <Delay = 0.00>

State 36 <SV = 16> <Delay = 0.00>
ST_36 : Operation 365 [1/1] (0.00ns)   --->   "%ret_ln440 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:440]   --->   Operation 365 'ret' 'ret_ln440' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bias_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weight_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_l1_local_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ output_l1_local_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_l2_0             (alloca           ) [ 0011111111111111111111111111111000000]
weight_l2_1             (alloca           ) [ 0011111111111111111111111111111000000]
weight_l2_2             (alloca           ) [ 0011111111111111111111111111111000000]
weight_l2_3             (alloca           ) [ 0011111111111111111111111111111000000]
data_l2_0               (alloca           ) [ 0011111111111111111111111111111000000]
data_l2_1               (alloca           ) [ 0011111111111111111111111111111000000]
data_l2_2               (alloca           ) [ 0011111111111111111111111111111000000]
data_l2_3               (alloca           ) [ 0011111111111111111111111111111000000]
bias_l1_0               (alloca           ) [ 0011111111111111111111111111111000000]
bias_l1_1               (alloca           ) [ 0011111111111111111111111111111000000]
bias_l1_2               (alloca           ) [ 0011111111111111111111111111111000000]
bias_l1_3               (alloca           ) [ 0011111111111111111111111111111000000]
output_l1_0             (alloca           ) [ 0011111111111111111111111111111111110]
output_l1_1             (alloca           ) [ 0011111111111111111111111111111111110]
output_l1_2             (alloca           ) [ 0011111111111111111111111111111111110]
output_l1_3             (alloca           ) [ 0011111111111111111111111111111111110]
output_l1_pass_0        (alloca           ) [ 0011111111111111111111111111111000000]
output_l1_pass_1        (alloca           ) [ 0011111111111111111111111111111000000]
output_l1_pass_2        (alloca           ) [ 0011111111111111111111111111111000000]
output_l1_pass_3        (alloca           ) [ 0011111111111111111111111111111000000]
bias_in_V_read          (read             ) [ 0000000000000000000000000000000000000]
trunc_ln3               (partselect       ) [ 0011111111111111111111111111111111110]
bias_in_V_read_1        (read             ) [ 0001111111111111111111111111111000000]
C                       (trunc            ) [ 0001111110000000000000000000000000000]
bias_in_V_read_2        (read             ) [ 0000111111111111111111111111111000000]
WH                      (trunc            ) [ 0000111111111111111111111111111000000]
trunc_ln271             (trunc            ) [ 0000111111111111111111111111111000000]
bias_in_V_read_3        (read             ) [ 0000011111111111111111111111111000000]
WH_in                   (trunc            ) [ 0000011111111110000000000000000000000]
spectopmodule_ln0       (spectopmodule    ) [ 0000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000000000000000000000000000]
specbitsmap_ln0         (specbitsmap      ) [ 0000000000000000000000000000000000000]
mul_ln286               (mul              ) [ 0000001111111111111111111111111000000]
trunc_ln286             (trunc            ) [ 0000001111111111111111111111111111110]
bias_in_V_read_4        (read             ) [ 0000001111111111111111111111111000000]
RS                      (trunc            ) [ 0000001111111111111111111111111000000]
br_ln288                (br               ) [ 0000011100000000000000000000000000000]
ko                      (phi              ) [ 0000001100000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln288              (icmp             ) [ 0000001100000000000000000000000000000]
add_ln288               (add              ) [ 0000011100000000000000000000000000000]
br_ln288                (br               ) [ 0000000000000000000000000000000000000]
ko_cast                 (zext             ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln288 (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln288      (specloopname     ) [ 0000000000000000000000000000000000000]
bias_in_V_read_5        (read             ) [ 0000000000000000000000000000000000000]
trunc_ln708             (trunc            ) [ 0000000000000000000000000000000000000]
bias_l1_0_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln293             (store            ) [ 0000000000000000000000000000000000000]
p_Result_5_1            (partselect       ) [ 0000000000000000000000000000000000000]
bias_l1_1_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln293             (store            ) [ 0000000000000000000000000000000000000]
p_Result_5_2            (partselect       ) [ 0000000000000000000000000000000000000]
bias_l1_2_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln293             (store            ) [ 0000000000000000000000000000000000000]
p_Result_5_3            (partselect       ) [ 0000000000000000000000000000000000000]
bias_l1_3_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln293             (store            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000011100000000000000000000000000000]
tmp                     (mul              ) [ 0000000001000000000000000000000000000]
mul45                   (mul              ) [ 0000000000000000000000000000000000000]
trunc_ln296             (trunc            ) [ 0000000000111100000000000000000000000]
cast                    (zext             ) [ 0000000000000000000000000000000000000]
cast1                   (zext             ) [ 0000000000111111111111111111111000000]
bound                   (mul              ) [ 0000000000111100000000000000000000000]
br_ln296                (br               ) [ 0000000001111100000000000000000000000]
indvar_flatten          (phi              ) [ 0000000000100000000000000000000000000]
crs                     (phi              ) [ 0000000000100000000000000000000000000]
ko_1                    (phi              ) [ 0000000000100000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln296              (icmp             ) [ 0000000000111100000000000000000000000]
add_ln296               (add              ) [ 0000000001111100000000000000000000000]
br_ln296                (br               ) [ 0000000000000000000000000000000000000]
icmp_ln298              (icmp             ) [ 0000000000000000000000000000000000000]
select_ln296            (select           ) [ 0000000000000000000000000000000000000]
add_ln296_1             (add              ) [ 0000000000000000000000000000000000000]
select_ln296_1          (select           ) [ 0000000001111100000000000000000000000]
trunc_ln296_1           (trunc            ) [ 0000000000111100000000000000000000000]
empty                   (trunc            ) [ 0000000000111000000000000000000000000]
add_ln298               (add              ) [ 0000000001111100000000000000000000000]
mul56                   (mul              ) [ 0000000000100100000000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
specloopname_ln298      (specloopname     ) [ 0000000000000000000000000000000000000]
weight_in_V_read        (read             ) [ 0000000000000000000000000000000000000]
kcrs                    (add              ) [ 0000000000000000000000000000000000000]
idxprom67               (zext             ) [ 0000000000000000000000000000000000000]
trunc_ln708_1           (trunc            ) [ 0000000000000000000000000000000000000]
weight_l2_0_addr        (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln305             (store            ) [ 0000000000000000000000000000000000000]
p_Result_6_1            (partselect       ) [ 0000000000000000000000000000000000000]
weight_l2_1_addr        (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln305             (store            ) [ 0000000000000000000000000000000000000]
p_Result_6_2            (partselect       ) [ 0000000000000000000000000000000000000]
weight_l2_2_addr        (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln305             (store            ) [ 0000000000000000000000000000000000000]
p_Result_6_3            (partselect       ) [ 0000000000000000000000000000000000000]
weight_l2_3_addr        (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln305             (store            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000001111100000000000000000000000]
mul74                   (mul              ) [ 0000000000000000000000000000000000000]
empty_76                (trunc            ) [ 0000000000000001111000000000000000000]
div76_cast              (partselect       ) [ 0000000000000001111111111111111000000]
cast2                   (zext             ) [ 0000000000000000000000000000000000000]
cast3                   (zext             ) [ 0000000000000000000000000000000000000]
bound4                  (mul              ) [ 0000000000000001111000000000000000000]
br_ln310                (br               ) [ 0000000000000011111000000000000000000]
indvar_flatten6         (phi              ) [ 0000000000000001000000000000000000000]
wh                      (phi              ) [ 0000000000000001000000000000000000000]
co                      (phi              ) [ 0000000000000001000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln310              (icmp             ) [ 0000000000000001111000000000000000000]
add_ln310               (add              ) [ 0000000000000011111000000000000000000]
br_ln310                (br               ) [ 0000000000000000000000000000000000000]
icmp_ln312              (icmp             ) [ 0000000000000000000000000000000000000]
select_ln310            (select           ) [ 0000000000000000000000000000000000000]
add_ln310_1             (add              ) [ 0000000000000000000000000000000000000]
select_ln310_1          (select           ) [ 0000000000000011111000000000000000000]
trunc_ln310             (trunc            ) [ 0000000000000001111000000000000000000]
empty_77                (trunc            ) [ 0000000000000001110000000000000000000]
add_ln312               (add              ) [ 0000000000000011111000000000000000000]
mul91                   (mul              ) [ 0000000000000001001000000000000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
specloopname_ln312      (specloopname     ) [ 0000000000000000000000000000000000000]
data_in_V_read          (read             ) [ 0000000000000000000000000000000000000]
add92                   (add              ) [ 0000000000000000000000000000000000000]
idxprom93               (zext             ) [ 0000000000000000000000000000000000000]
trunc_ln708_2           (trunc            ) [ 0000000000000000000000000000000000000]
data_l2_0_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln320             (store            ) [ 0000000000000000000000000000000000000]
p_Result_7_1            (partselect       ) [ 0000000000000000000000000000000000000]
data_l2_1_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln320             (store            ) [ 0000000000000000000000000000000000000]
p_Result_7_2            (partselect       ) [ 0000000000000000000000000000000000000]
data_l2_2_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln320             (store            ) [ 0000000000000000000000000000000000000]
p_Result_7_3            (partselect       ) [ 0000000000000000000000000000000000000]
data_l2_3_addr          (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln320             (store            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000011111000000000000000000]
zext_ln329              (zext             ) [ 0000000000000000000000000000000000000]
mul_ln329               (mul              ) [ 0000000000000000000011111111111000000]
zext_ln329_1            (zext             ) [ 0000000000000000000000000000000000000]
zext_ln329_2            (zext             ) [ 0000000000000000000000000000000000000]
mul_ln329_1             (mul              ) [ 0000000000000000000011111111111000000]
br_ln329                (br               ) [ 0000000000000000000111111111111000000]
indvar_flatten24        (phi              ) [ 0000000000000000000010000000000000000]
ko_2                    (phi              ) [ 0000000000000000000010000000000000000]
co_1                    (phi              ) [ 0000000000000000000011000000000000000]
icmp_ln329              (icmp             ) [ 0000000000000000000011111111111111110]
add_ln329               (add              ) [ 0000000000000000000111111111111000000]
br_ln329                (br               ) [ 0000000000000000000000000000000000000]
icmp_ln332              (icmp             ) [ 0000000000000000000001000000000000000]
add_ln329_1             (add              ) [ 0000000000000000000000000000000000000]
trunc_ln329             (trunc            ) [ 0000000000000000000000000000000000000]
trunc_ln329_1           (trunc            ) [ 0000000000000000000000000000000000000]
select_ln329_1          (select           ) [ 0000000000000000000001111111000000000]
zext_ln329_3            (zext             ) [ 0000000000000000000000000000000000000]
bias_l1_0_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000]
bias_l1_1_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000]
bias_l1_2_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000]
bias_l1_3_addr_1        (getelementptr    ) [ 0000000000000000000001000000000000000]
select_ln329_2          (select           ) [ 0000000000000000000111111111111000000]
zext_ln422              (zext             ) [ 0000000000000000000000000000000000000]
mul_ln422               (mul              ) [ 0000000000000000000000000000000111110]
br_ln422                (br               ) [ 0000000000000000000011111111111111110]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000]
select_ln329            (select           ) [ 0000000000000000000000111111111000000]
mul_ln329_2             (mul              ) [ 0000000000000000000000111100000000000]
mul_ln329_3             (mul              ) [ 0000000000000000000000111111110000000]
bias_l1_0_load          (load             ) [ 0000000000000000000000000000000000000]
sext_ln329              (sext             ) [ 0000000000000000000000111100000000000]
bias_l1_1_load          (load             ) [ 0000000000000000000000000000000000000]
sext_ln329_1            (sext             ) [ 0000000000000000000000111100000000000]
bias_l1_2_load          (load             ) [ 0000000000000000000000000000000000000]
sext_ln329_2            (sext             ) [ 0000000000000000000000111100000000000]
bias_l1_3_load          (load             ) [ 0000000000000000000000000000000000000]
sext_ln329_3            (sext             ) [ 0000000000000000000000111100000000000]
trunc_ln332             (trunc            ) [ 0000000000000000000000111111000000000]
specloopname_ln332      (specloopname     ) [ 0000000000000000000000000000000000000]
br_ln340                (br               ) [ 0000000000000000000011111111111000000]
indvar_flatten13        (phi              ) [ 0000000000000000000000100000000000000]
hi                      (phi              ) [ 0000000000000000000000100000000000000]
wi                      (phi              ) [ 0000000000000000000000100000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln340              (icmp             ) [ 0000000000000000000011111111111000000]
add_ln340_1             (add              ) [ 0000000000000000000011111111111000000]
br_ln340                (br               ) [ 0000000000000000000000000000000000000]
icmp_ln343              (icmp             ) [ 0000000000000000000000000000000000000]
select_ln340            (select           ) [ 0000000000000000000000000000000000000]
add_ln340_2             (add              ) [ 0000000000000000000000000000000000000]
select_ln340_1          (select           ) [ 0000000000000000000011111111111000000]
trunc_ln340             (trunc            ) [ 0000000000000000000000000000000000000]
add_ln340               (add              ) [ 0000000000000000000000111000000000000]
empty_78                (trunc            ) [ 0000000000000000000000111100000000000]
add_ln343               (add              ) [ 0000000000000000000011111111111000000]
mul_ln340               (mul              ) [ 0000000000000000000000100100000000000]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
specloopname_ln343      (specloopname     ) [ 0000000000000000000000000000000000000]
add121                  (add              ) [ 0000000000000000000000000000000000000]
idxprom122              (zext             ) [ 0000000000000000000000000000000000000]
output_l1_0_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln351             (store            ) [ 0000000000000000000000000000000000000]
output_l1_1_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln351             (store            ) [ 0000000000000000000000000000000000000]
output_l1_2_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln351             (store            ) [ 0000000000000000000000000000000000000]
output_l1_3_addr_2      (getelementptr    ) [ 0000000000000000000000000000000000000]
store_ln351             (store            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000011111111111000000]
empty_79                (trunc            ) [ 0000000000000000000000000001000000000]
empty_80                (trunc            ) [ 0000000000000000000000000001000000000]
empty_81                (trunc            ) [ 0000000000000000000000000001000000000]
empty_82                (trunc            ) [ 0000000000000000000000000001000000000]
call_ln708              (call             ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000011111111111000000]
wh_2                    (phi              ) [ 0000000000000000000000000000100000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
icmp_ln410              (icmp             ) [ 0000000000000000000011111111111000000]
add_ln410               (add              ) [ 0000000000000000000011111111111000000]
br_ln410                (br               ) [ 0000000000000000000000000000000000000]
wh_4_cast170            (zext             ) [ 0000000000000000000000000000000000000]
empty_83                (trunc            ) [ 0000000000000000000000000000000000000]
add156                  (add              ) [ 0000000000000000000000000000000000000]
idxprom157              (zext             ) [ 0000000000000000000000000000000000000]
output_l1_pass_0_addr   (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_0_addr_1      (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_pass_1_addr   (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_1_addr_1      (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_pass_2_addr   (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_2_addr_1      (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_pass_3_addr   (getelementptr    ) [ 0000000000000000000000000000010000000]
output_l1_3_addr_1      (getelementptr    ) [ 0000000000000000000000000000010000000]
speclooptripcount_ln410 (speclooptripcount) [ 0000000000000000000000000000000000000]
specloopname_ln410      (specloopname     ) [ 0000000000000000000000000000000000000]
output_l1_pass_0_load   (load             ) [ 0000000000000000000000000000000000000]
output_l1_0_load_1      (load             ) [ 0000000000000000000000000000000000000]
add_ln414               (add              ) [ 0000000000000000000000000000000000000]
store_ln414             (store            ) [ 0000000000000000000000000000000000000]
output_l1_pass_1_load   (load             ) [ 0000000000000000000000000000000000000]
output_l1_1_load_1      (load             ) [ 0000000000000000000000000000000000000]
add_ln414_1             (add              ) [ 0000000000000000000000000000000000000]
store_ln414             (store            ) [ 0000000000000000000000000000000000000]
output_l1_pass_2_load   (load             ) [ 0000000000000000000000000000000000000]
output_l1_2_load_1      (load             ) [ 0000000000000000000000000000000000000]
add_ln414_2             (add              ) [ 0000000000000000000000000000000000000]
store_ln414             (store            ) [ 0000000000000000000000000000000000000]
output_l1_pass_3_load   (load             ) [ 0000000000000000000000000000000000000]
output_l1_3_load_1      (load             ) [ 0000000000000000000000000000000000000]
add_ln414_3             (add              ) [ 0000000000000000000000000000000000000]
store_ln414             (store            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000011111111111000000]
co_2                    (add              ) [ 0000000000000000000111111111111000000]
br_ln0                  (br               ) [ 0000000000000000000111111111111000000]
indvar_flatten32        (phi              ) [ 0000000000000000000000000000000100000]
ko_3                    (phi              ) [ 0000000000000000000000000000000100000]
icmp_ln422              (icmp             ) [ 0000000000000000000000000000000111110]
add_ln422               (add              ) [ 0000000000000000000010000000000111110]
br_ln422                (br               ) [ 0000000000000000000000000000000000000]
icmp_ln424              (icmp             ) [ 0000000000000000000000000000000111000]
select_ln422            (select           ) [ 0000000000000000000000000000000000000]
empty_84                (trunc            ) [ 0000000000000000000000000000000111000]
add_ln424               (add              ) [ 0000000000000000000010000000000111110]
wh_1                    (phi              ) [ 0000000000000000000000000000000111000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
add_ln422_1             (add              ) [ 0000000000000000000000000000000000000]
select_ln422_1          (select           ) [ 0000000000000000000010000000000111110]
trunc_ln422             (trunc            ) [ 0000000000000000000000000000000100100]
mul178                  (mul              ) [ 0000000000000000000000000000000100100]
add179                  (add              ) [ 0000000000000000000000000000000000000]
idxprom180              (zext             ) [ 0000000000000000000000000000000000000]
output_l1_0_addr        (getelementptr    ) [ 0000000000000000000000000000000100010]
output_l1_1_addr        (getelementptr    ) [ 0000000000000000000000000000000100010]
output_l1_2_addr        (getelementptr    ) [ 0000000000000000000000000000000100010]
output_l1_3_addr        (getelementptr    ) [ 0000000000000000000000000000000100010]
specloopname_ln0        (specloopname     ) [ 0000000000000000000000000000000000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000000000000000000000000000]
specpipeline_ln0        (specpipeline     ) [ 0000000000000000000000000000000000000]
specloopname_ln424      (specloopname     ) [ 0000000000000000000000000000000000000]
output_l1_0_load        (load             ) [ 0000000000000000000000000000000000000]
output_l1_1_load        (load             ) [ 0000000000000000000000000000000000000]
output_l1_2_load        (load             ) [ 0000000000000000000000000000000000000]
output_l1_3_load        (load             ) [ 0000000000000000000000000000000000000]
p_Result_8_3            (bitconcatenate   ) [ 0000000000000000000000000000000000000]
p_Result_8_3_cast       (zext             ) [ 0000000000000000000000000000000000000]
write_ln543             (write            ) [ 0000000000000000000000000000000000000]
br_ln0                  (br               ) [ 0000000000000000000010000000000111110]
ret_ln440               (ret              ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bias_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_l1_local_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_l1_local_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_l1_local_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_l1_local_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_l1_local_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_296_3_VITIS_LOOP_298_4_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_310_6_VITIS_LOOP_312_7_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_K_OUTER_LOOP_C_OUTER_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_340_9_VITIS_LOOP_343_10_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_proc14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_422_14_VITIS_LOOP_424_15_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="weight_l2_0_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="weight_l2_1_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weight_l2_2_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_2/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="weight_l2_3_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_l2_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_l2_0_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_l2_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_l2_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_l2_3_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_l2_3/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="bias_l1_0_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="bias_l1_1_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bias_l1_2_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bias_l1_3_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_l1_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="output_l1_0_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="output_l1_1_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="output_l1_2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="output_l1_3_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_3/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_l1_pass_0_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_pass_0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="output_l1_pass_1_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_pass_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="output_l1_pass_2_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_pass_2/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="output_l1_pass_3_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_l1_pass_3/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="256" slack="0"/>
<pin id="200" dir="0" index="1" bw="256" slack="0"/>
<pin id="201" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_in_V_read/1 bias_in_V_read_1/2 bias_in_V_read_2/3 bias_in_V_read_3/4 bias_in_V_read_4/5 bias_in_V_read_5/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="weight_in_V_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="256" slack="0"/>
<pin id="206" dir="0" index="1" bw="256" slack="0"/>
<pin id="207" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_in_V_read/13 "/>
</bind>
</comp>

<comp id="210" class="1004" name="data_in_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="256" slack="0"/>
<pin id="212" dir="0" index="1" bw="256" slack="0"/>
<pin id="213" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/18 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln543_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="256" slack="0"/>
<pin id="219" dir="0" index="2" bw="128" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln543/35 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bias_l1_0_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="30" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln293/7 bias_l1_0_load/20 "/>
</bind>
</comp>

<comp id="235" class="1004" name="bias_l1_1_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="30" slack="0"/>
<pin id="239" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln293/7 bias_l1_1_load/20 "/>
</bind>
</comp>

<comp id="247" class="1004" name="bias_l1_2_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="30" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln293/7 bias_l1_2_load/20 "/>
</bind>
</comp>

<comp id="259" class="1004" name="bias_l1_3_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="30" slack="0"/>
<pin id="263" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln293/7 bias_l1_3_load/20 "/>
</bind>
</comp>

<comp id="271" class="1004" name="weight_l2_0_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="9" slack="0"/>
<pin id="275" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_0_addr/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln305_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/13 "/>
</bind>
</comp>

<comp id="283" class="1004" name="weight_l2_1_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="9" slack="0"/>
<pin id="287" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_1_addr/13 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln305_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="weight_l2_2_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="9" slack="0"/>
<pin id="299" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_2_addr/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln305_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/13 "/>
</bind>
</comp>

<comp id="307" class="1004" name="weight_l2_3_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="9" slack="0"/>
<pin id="311" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_l2_3_addr/13 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln305_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln305/13 "/>
</bind>
</comp>

<comp id="319" class="1004" name="data_l2_0_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/18 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln320_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/18 "/>
</bind>
</comp>

<comp id="331" class="1004" name="data_l2_1_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/18 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln320_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/18 "/>
</bind>
</comp>

<comp id="343" class="1004" name="data_l2_2_addr_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/18 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln320_access_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/18 "/>
</bind>
</comp>

<comp id="355" class="1004" name="data_l2_3_addr_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="10" slack="0"/>
<pin id="359" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/18 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln320_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="0"/>
<pin id="364" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/18 "/>
</bind>
</comp>

<comp id="367" class="1004" name="bias_l1_0_addr_1_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_0_addr_1/20 "/>
</bind>
</comp>

<comp id="374" class="1004" name="bias_l1_1_addr_1_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="9" slack="0"/>
<pin id="378" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_1_addr_1/20 "/>
</bind>
</comp>

<comp id="381" class="1004" name="bias_l1_2_addr_1_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="9" slack="0"/>
<pin id="385" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_2_addr_1/20 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bias_l1_3_addr_1_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="9" slack="0"/>
<pin id="392" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_l1_3_addr_1/20 "/>
</bind>
</comp>

<comp id="395" class="1004" name="output_l1_0_addr_2_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="9" slack="0"/>
<pin id="399" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr_2/25 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln351/25 output_l1_0_load_1/28 store_ln414/29 output_l1_0_load/34 "/>
</bind>
</comp>

<comp id="407" class="1004" name="output_l1_1_addr_2_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="9" slack="0"/>
<pin id="411" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr_2/25 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln351/25 output_l1_1_load_1/28 store_ln414/29 output_l1_1_load/34 "/>
</bind>
</comp>

<comp id="419" class="1004" name="output_l1_2_addr_2_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="9" slack="0"/>
<pin id="423" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr_2/25 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln351/25 output_l1_2_load_1/28 store_ln414/29 output_l1_2_load/34 "/>
</bind>
</comp>

<comp id="431" class="1004" name="output_l1_3_addr_2_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr_2/25 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="9" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln351/25 output_l1_3_load_1/28 store_ln414/29 output_l1_3_load/34 "/>
</bind>
</comp>

<comp id="443" class="1004" name="output_l1_pass_0_addr_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_0_addr/28 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_pass_0_load/28 "/>
</bind>
</comp>

<comp id="455" class="1004" name="output_l1_0_addr_1_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="9" slack="0"/>
<pin id="459" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr_1/28 "/>
</bind>
</comp>

<comp id="462" class="1004" name="output_l1_pass_1_addr_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="32" slack="0"/>
<pin id="466" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_1_addr/28 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_pass_1_load/28 "/>
</bind>
</comp>

<comp id="474" class="1004" name="output_l1_1_addr_1_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="9" slack="0"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr_1/28 "/>
</bind>
</comp>

<comp id="481" class="1004" name="output_l1_pass_2_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="32" slack="0"/>
<pin id="485" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_2_addr/28 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_access_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_pass_2_load/28 "/>
</bind>
</comp>

<comp id="493" class="1004" name="output_l1_2_addr_1_gep_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="0" index="2" bw="9" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr_1/28 "/>
</bind>
</comp>

<comp id="500" class="1004" name="output_l1_pass_3_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_pass_3_addr/28 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_l1_pass_3_load/28 "/>
</bind>
</comp>

<comp id="512" class="1004" name="output_l1_3_addr_1_gep_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="0" index="2" bw="9" slack="0"/>
<pin id="516" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr_1/28 "/>
</bind>
</comp>

<comp id="519" class="1004" name="output_l1_0_addr_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="9" slack="0"/>
<pin id="523" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_0_addr/34 "/>
</bind>
</comp>

<comp id="526" class="1004" name="output_l1_1_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="9" slack="0"/>
<pin id="530" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_1_addr/34 "/>
</bind>
</comp>

<comp id="533" class="1004" name="output_l1_2_addr_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="9" slack="0"/>
<pin id="537" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_2_addr/34 "/>
</bind>
</comp>

<comp id="540" class="1004" name="output_l1_3_addr_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="9" slack="0"/>
<pin id="544" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_l1_3_addr/34 "/>
</bind>
</comp>

<comp id="547" class="1005" name="ko_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="30" slack="1"/>
<pin id="549" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="ko_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="30" slack="0"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="1" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko/6 "/>
</bind>
</comp>

<comp id="559" class="1005" name="indvar_flatten_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="62" slack="1"/>
<pin id="561" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="indvar_flatten_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="62" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="570" class="1005" name="crs_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crs (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="crs_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="1"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="crs/10 "/>
</bind>
</comp>

<comp id="581" class="1005" name="ko_1_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="30" slack="1"/>
<pin id="583" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_1 (phireg) "/>
</bind>
</comp>

<comp id="585" class="1004" name="ko_1_phi_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="30" slack="0"/>
<pin id="589" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_1/10 "/>
</bind>
</comp>

<comp id="592" class="1005" name="indvar_flatten6_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="62" slack="1"/>
<pin id="594" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="indvar_flatten6_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="1"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="62" slack="0"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/15 "/>
</bind>
</comp>

<comp id="603" class="1005" name="wh_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wh (phireg) "/>
</bind>
</comp>

<comp id="607" class="1004" name="wh_phi_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="612" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh/15 "/>
</bind>
</comp>

<comp id="614" class="1005" name="co_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="30" slack="1"/>
<pin id="616" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="co_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="30" slack="0"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/15 "/>
</bind>
</comp>

<comp id="625" class="1005" name="indvar_flatten24_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="60" slack="1"/>
<pin id="627" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten24 (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="indvar_flatten24_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="60" slack="0"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="4" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten24/20 "/>
</bind>
</comp>

<comp id="636" class="1005" name="ko_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="30" slack="1"/>
<pin id="638" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_2 (phireg) "/>
</bind>
</comp>

<comp id="640" class="1004" name="ko_2_phi_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="2" bw="30" slack="0"/>
<pin id="644" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_2/20 "/>
</bind>
</comp>

<comp id="647" class="1005" name="co_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="30" slack="1"/>
<pin id="649" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co_1 (phireg) "/>
</bind>
</comp>

<comp id="651" class="1004" name="co_1_phi_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="654" dir="0" index="2" bw="30" slack="1"/>
<pin id="655" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co_1/20 "/>
</bind>
</comp>

<comp id="659" class="1005" name="indvar_flatten13_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="663" class="1004" name="indvar_flatten13_phi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="2" bw="64" slack="0"/>
<pin id="667" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/22 "/>
</bind>
</comp>

<comp id="670" class="1005" name="hi_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="674" class="1004" name="hi_phi_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="679" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/22 "/>
</bind>
</comp>

<comp id="681" class="1005" name="wi_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="685" class="1004" name="wi_phi_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="690" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/22 "/>
</bind>
</comp>

<comp id="692" class="1005" name="wh_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wh_2 (phireg) "/>
</bind>
</comp>

<comp id="696" class="1004" name="wh_2_phi_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="699" dir="0" index="2" bw="1" slack="1"/>
<pin id="700" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="701" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh_2/28 "/>
</bind>
</comp>

<comp id="703" class="1005" name="indvar_flatten32_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="62" slack="1"/>
<pin id="705" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten32 (phireg) "/>
</bind>
</comp>

<comp id="707" class="1004" name="indvar_flatten32_phi_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="710" dir="0" index="2" bw="62" slack="0"/>
<pin id="711" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="712" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten32/31 "/>
</bind>
</comp>

<comp id="714" class="1005" name="ko_3_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="30" slack="1"/>
<pin id="716" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ko_3 (phireg) "/>
</bind>
</comp>

<comp id="718" class="1004" name="ko_3_phi_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="2" bw="30" slack="0"/>
<pin id="722" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ko_3/31 "/>
</bind>
</comp>

<comp id="725" class="1005" name="wh_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="3"/>
<pin id="727" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="wh_1 (phireg) "/>
</bind>
</comp>

<comp id="729" class="1004" name="wh_1_phi_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="3"/>
<pin id="731" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="732" dir="0" index="2" bw="32" slack="0"/>
<pin id="733" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="734" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wh_1/33 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_dataflow_parent_loop_proc14_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="0" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="11"/>
<pin id="739" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="740" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="741" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="742" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="743" dir="0" index="6" bw="9" slack="0"/>
<pin id="744" dir="0" index="7" bw="9" slack="0"/>
<pin id="745" dir="0" index="8" bw="9" slack="3"/>
<pin id="746" dir="0" index="9" bw="10" slack="2"/>
<pin id="747" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="748" dir="0" index="11" bw="8" slack="2147483647"/>
<pin id="749" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="750" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="751" dir="0" index="14" bw="32" slack="0"/>
<pin id="752" dir="0" index="15" bw="10" slack="0"/>
<pin id="753" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="754" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="755" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="756" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="757" dir="0" index="20" bw="32" slack="0"/>
<pin id="758" dir="0" index="21" bw="32" slack="0"/>
<pin id="759" dir="0" index="22" bw="32" slack="0"/>
<pin id="760" dir="0" index="23" bw="32" slack="0"/>
<pin id="761" dir="1" index="24" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln708/26 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="30" slack="0"/>
<pin id="769" dir="0" index="1" bw="256" slack="0"/>
<pin id="770" dir="0" index="2" bw="3" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="1" index="4" bw="30" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="C_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="256" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="C/2 "/>
</bind>
</comp>

<comp id="781" class="1004" name="WH_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="256" slack="0"/>
<pin id="783" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="WH/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln271_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="256" slack="0"/>
<pin id="787" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln271/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="WH_in_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="256" slack="0"/>
<pin id="791" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="WH_in/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="mul_ln286_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="2"/>
<pin id="795" dir="0" index="1" bw="32" slack="2"/>
<pin id="796" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln286/5 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln286_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="0"/>
<pin id="799" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln286/5 "/>
</bind>
</comp>

<comp id="801" class="1004" name="RS_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="256" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="RS/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="icmp_ln288_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="30" slack="0"/>
<pin id="807" dir="0" index="1" bw="30" slack="5"/>
<pin id="808" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln288/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln288_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="30" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln288/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="ko_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="30" slack="1"/>
<pin id="818" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ko_cast/7 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln708_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="256" slack="0"/>
<pin id="826" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708/7 "/>
</bind>
</comp>

<comp id="829" class="1004" name="p_Result_5_1_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="256" slack="0"/>
<pin id="832" dir="0" index="2" bw="5" slack="0"/>
<pin id="833" dir="0" index="3" bw="5" slack="0"/>
<pin id="834" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_1/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="p_Result_5_2_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="256" slack="0"/>
<pin id="843" dir="0" index="2" bw="6" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_2/7 "/>
</bind>
</comp>

<comp id="851" class="1004" name="p_Result_5_3_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="256" slack="0"/>
<pin id="854" dir="0" index="2" bw="6" slack="0"/>
<pin id="855" dir="0" index="3" bw="6" slack="0"/>
<pin id="856" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_3/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="5"/>
<pin id="864" dir="0" index="1" bw="32" slack="2"/>
<pin id="865" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="mul45_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="0" index="1" bw="32" slack="3"/>
<pin id="869" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul45/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln296_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln296/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="cast_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="cast1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="30" slack="7"/>
<pin id="880" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/9 "/>
</bind>
</comp>

<comp id="881" class="1004" name="bound_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="30" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/9 "/>
</bind>
</comp>

<comp id="887" class="1004" name="icmp_ln296_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="62" slack="0"/>
<pin id="889" dir="0" index="1" bw="62" slack="1"/>
<pin id="890" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln296/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln296_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="62" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln298_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="30" slack="0"/>
<pin id="900" dir="0" index="1" bw="30" slack="8"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln298/10 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln296_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="30" slack="0"/>
<pin id="906" dir="0" index="2" bw="30" slack="0"/>
<pin id="907" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296/10 "/>
</bind>
</comp>

<comp id="911" class="1004" name="add_ln296_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln296_1/10 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln296_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln296_1/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln296_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln296_1/10 "/>
</bind>
</comp>

<comp id="929" class="1004" name="empty_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="30" slack="0"/>
<pin id="931" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/10 "/>
</bind>
</comp>

<comp id="933" class="1004" name="add_ln298_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="0"/>
<pin id="935" dir="0" index="1" bw="30" slack="0"/>
<pin id="936" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln298/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="idxprom67_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="0"/>
<pin id="941" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom67/13 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln708_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="256" slack="0"/>
<pin id="948" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_1/13 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_Result_6_1_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="256" slack="0"/>
<pin id="954" dir="0" index="2" bw="5" slack="0"/>
<pin id="955" dir="0" index="3" bw="5" slack="0"/>
<pin id="956" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_1/13 "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_Result_6_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="0" index="1" bw="256" slack="0"/>
<pin id="965" dir="0" index="2" bw="6" slack="0"/>
<pin id="966" dir="0" index="3" bw="6" slack="0"/>
<pin id="967" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_2/13 "/>
</bind>
</comp>

<comp id="973" class="1004" name="p_Result_6_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="256" slack="0"/>
<pin id="976" dir="0" index="2" bw="6" slack="0"/>
<pin id="977" dir="0" index="3" bw="6" slack="0"/>
<pin id="978" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_3/13 "/>
</bind>
</comp>

<comp id="984" class="1004" name="mul74_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="6"/>
<pin id="986" dir="0" index="1" bw="32" slack="6"/>
<pin id="987" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul74/14 "/>
</bind>
</comp>

<comp id="988" class="1004" name="empty_76_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_76/14 "/>
</bind>
</comp>

<comp id="992" class="1004" name="div76_cast_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="30" slack="0"/>
<pin id="994" dir="0" index="1" bw="256" slack="8"/>
<pin id="995" dir="0" index="2" bw="3" slack="0"/>
<pin id="996" dir="0" index="3" bw="6" slack="0"/>
<pin id="997" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div76_cast/14 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="cast2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="0"/>
<pin id="1003" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="cast3_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="30" slack="0"/>
<pin id="1007" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/14 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="bound4_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="30" slack="0"/>
<pin id="1011" dir="0" index="1" bw="32" slack="0"/>
<pin id="1012" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/14 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="icmp_ln310_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="62" slack="0"/>
<pin id="1017" dir="0" index="1" bw="62" slack="1"/>
<pin id="1018" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/15 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="add_ln310_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="62" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310/15 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="icmp_ln312_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="30" slack="0"/>
<pin id="1028" dir="0" index="1" bw="30" slack="1"/>
<pin id="1029" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/15 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="select_ln310_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="0"/>
<pin id="1033" dir="0" index="1" bw="30" slack="0"/>
<pin id="1034" dir="0" index="2" bw="30" slack="0"/>
<pin id="1035" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln310/15 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln310_1_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="32" slack="0"/>
<pin id="1042" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310_1/15 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="select_ln310_1_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="32" slack="0"/>
<pin id="1048" dir="0" index="2" bw="32" slack="0"/>
<pin id="1049" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln310_1/15 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="trunc_ln310_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="32" slack="0"/>
<pin id="1055" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln310/15 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="empty_77_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="30" slack="0"/>
<pin id="1059" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/15 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="add_ln312_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="30" slack="0"/>
<pin id="1064" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/15 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="idxprom93_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="10" slack="0"/>
<pin id="1069" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom93/18 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="trunc_ln708_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="256" slack="0"/>
<pin id="1076" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln708_2/18 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Result_7_1_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="256" slack="0"/>
<pin id="1082" dir="0" index="2" bw="5" slack="0"/>
<pin id="1083" dir="0" index="3" bw="5" slack="0"/>
<pin id="1084" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_1/18 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="p_Result_7_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="0" index="1" bw="256" slack="0"/>
<pin id="1093" dir="0" index="2" bw="6" slack="0"/>
<pin id="1094" dir="0" index="3" bw="6" slack="0"/>
<pin id="1095" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_2/18 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="p_Result_7_3_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="256" slack="0"/>
<pin id="1104" dir="0" index="2" bw="6" slack="0"/>
<pin id="1105" dir="0" index="3" bw="6" slack="0"/>
<pin id="1106" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_3/18 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln329_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="9"/>
<pin id="1114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/19 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="mul_ln329_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="32" slack="0"/>
<pin id="1118" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln329/19 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="zext_ln329_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="30" slack="11"/>
<pin id="1123" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_1/19 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="zext_ln329_2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="30" slack="2"/>
<pin id="1126" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_2/19 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="mul_ln329_1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="30" slack="0"/>
<pin id="1129" dir="0" index="1" bw="30" slack="0"/>
<pin id="1130" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln329_1/19 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln329_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="60" slack="0"/>
<pin id="1135" dir="0" index="1" bw="60" slack="1"/>
<pin id="1136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln329/20 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="add_ln329_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="60" slack="0"/>
<pin id="1140" dir="0" index="1" bw="1" slack="0"/>
<pin id="1141" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/20 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="icmp_ln332_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="30" slack="0"/>
<pin id="1146" dir="0" index="1" bw="30" slack="3"/>
<pin id="1147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/20 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="add_ln329_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="30" slack="0"/>
<pin id="1152" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_1/20 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="trunc_ln329_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="30" slack="0"/>
<pin id="1157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329/20 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln329_1_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="30" slack="0"/>
<pin id="1161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329_1/20 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="select_ln329_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="1" slack="0"/>
<pin id="1165" dir="0" index="1" bw="9" slack="0"/>
<pin id="1166" dir="0" index="2" bw="9" slack="0"/>
<pin id="1167" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln329_1/20 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="zext_ln329_3_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="0"/>
<pin id="1173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_3/20 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="select_ln329_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="30" slack="0"/>
<pin id="1182" dir="0" index="2" bw="30" slack="0"/>
<pin id="1183" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln329_2/20 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="zext_ln422_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="32" slack="8"/>
<pin id="1189" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln422/20 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="mul_ln422_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="30" slack="5"/>
<pin id="1192" dir="0" index="1" bw="32" slack="0"/>
<pin id="1193" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln422/20 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln329_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="0" index="1" bw="30" slack="0"/>
<pin id="1198" dir="0" index="2" bw="30" slack="1"/>
<pin id="1199" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln329/21 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="mul_ln329_2_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="9" slack="11"/>
<pin id="1204" dir="0" index="1" bw="9" slack="1"/>
<pin id="1205" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln329_2/21 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="mul_ln329_3_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="9" slack="11"/>
<pin id="1208" dir="0" index="1" bw="9" slack="0"/>
<pin id="1209" dir="1" index="2" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln329_3/21 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="sext_ln329_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="0"/>
<pin id="1213" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/21 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sext_ln329_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="0"/>
<pin id="1217" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_1/21 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="sext_ln329_2_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="0"/>
<pin id="1221" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_2/21 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="sext_ln329_3_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="8" slack="0"/>
<pin id="1225" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_3/21 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="trunc_ln332_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="30" slack="0"/>
<pin id="1229" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln332/21 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="icmp_ln340_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="64" slack="0"/>
<pin id="1233" dir="0" index="1" bw="64" slack="3"/>
<pin id="1234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/22 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="add_ln340_1_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="64" slack="0"/>
<pin id="1238" dir="0" index="1" bw="1" slack="0"/>
<pin id="1239" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340_1/22 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="icmp_ln343_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="0" index="1" bw="32" slack="12"/>
<pin id="1245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/22 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="select_ln340_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="1" slack="0"/>
<pin id="1249" dir="0" index="1" bw="32" slack="0"/>
<pin id="1250" dir="0" index="2" bw="32" slack="0"/>
<pin id="1251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/22 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="add_ln340_2_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="32" slack="0"/>
<pin id="1258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln340_2/22 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="select_ln340_1_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="32" slack="0"/>
<pin id="1264" dir="0" index="2" bw="32" slack="0"/>
<pin id="1265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/22 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="trunc_ln340_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="32" slack="0"/>
<pin id="1271" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln340/22 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="empty_78_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_78/22 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln343_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="32" slack="0"/>
<pin id="1280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln343/22 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="idxprom122_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="9" slack="0"/>
<pin id="1285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom122/25 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="empty_79_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="256" slack="14"/>
<pin id="1292" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_79/26 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="empty_80_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="256" slack="11"/>
<pin id="1296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_80/26 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="empty_81_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="256" slack="13"/>
<pin id="1300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_81/26 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="empty_82_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="256" slack="12"/>
<pin id="1304" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_82/26 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="icmp_ln410_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="0" index="1" bw="32" slack="13"/>
<pin id="1309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln410/28 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="add_ln410_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="32" slack="0"/>
<pin id="1313" dir="0" index="1" bw="1" slack="0"/>
<pin id="1314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln410/28 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="wh_4_cast170_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="0"/>
<pin id="1319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wh_4_cast170/28 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="empty_83_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="32" slack="0"/>
<pin id="1327" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_83/28 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="add156_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="9" slack="0"/>
<pin id="1331" dir="0" index="1" bw="9" slack="4"/>
<pin id="1332" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add156/28 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="idxprom157_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="9" slack="0"/>
<pin id="1336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom157/28 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="add_ln414_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="0"/>
<pin id="1344" dir="0" index="1" bw="32" slack="0"/>
<pin id="1345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414/29 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="add_ln414_1_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="32" slack="0"/>
<pin id="1351" dir="0" index="1" bw="32" slack="0"/>
<pin id="1352" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_1/29 "/>
</bind>
</comp>

<comp id="1356" class="1004" name="add_ln414_2_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="32" slack="0"/>
<pin id="1358" dir="0" index="1" bw="32" slack="0"/>
<pin id="1359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_2/29 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="add_ln414_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="32" slack="0"/>
<pin id="1365" dir="0" index="1" bw="32" slack="0"/>
<pin id="1366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln414_3/29 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="co_2_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="30" slack="5"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_2/30 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="icmp_ln422_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="62" slack="0"/>
<pin id="1377" dir="0" index="1" bw="62" slack="1"/>
<pin id="1378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln422/31 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="add_ln422_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="62" slack="0"/>
<pin id="1382" dir="0" index="1" bw="1" slack="0"/>
<pin id="1383" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln422/31 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="icmp_ln424_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="30" slack="0"/>
<pin id="1388" dir="0" index="1" bw="30" slack="13"/>
<pin id="1389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln424/31 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="select_ln422_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="1" slack="0"/>
<pin id="1393" dir="0" index="1" bw="30" slack="0"/>
<pin id="1394" dir="0" index="2" bw="30" slack="0"/>
<pin id="1395" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln422/31 "/>
</bind>
</comp>

<comp id="1399" class="1004" name="empty_84_fu_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="30" slack="0"/>
<pin id="1401" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_84/31 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="add_ln424_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1405" dir="0" index="1" bw="30" slack="0"/>
<pin id="1406" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln424/31 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add_ln422_1_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="1" slack="0"/>
<pin id="1411" dir="0" index="1" bw="32" slack="0"/>
<pin id="1412" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln422_1/33 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="select_ln422_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="2"/>
<pin id="1417" dir="0" index="1" bw="32" slack="0"/>
<pin id="1418" dir="0" index="2" bw="32" slack="0"/>
<pin id="1419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln422_1/33 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="trunc_ln422_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="32" slack="0"/>
<pin id="1424" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln422/33 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="idxprom180_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="9" slack="0"/>
<pin id="1428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom180/34 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="p_Result_8_3_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="128" slack="0"/>
<pin id="1435" dir="0" index="1" bw="32" slack="0"/>
<pin id="1436" dir="0" index="2" bw="32" slack="0"/>
<pin id="1437" dir="0" index="3" bw="32" slack="0"/>
<pin id="1438" dir="0" index="4" bw="32" slack="0"/>
<pin id="1439" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8_3/35 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="p_Result_8_3_cast_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="128" slack="0"/>
<pin id="1447" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8_3_cast/35 "/>
</bind>
</comp>

<comp id="1450" class="1007" name="grp_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="9" slack="0"/>
<pin id="1452" dir="0" index="1" bw="9" slack="1"/>
<pin id="1453" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1454" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul56/10 kcrs/12 "/>
</bind>
</comp>

<comp id="1457" class="1007" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="0"/>
<pin id="1459" dir="0" index="1" bw="10" slack="1"/>
<pin id="1460" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="1461" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul91/15 add92/17 "/>
</bind>
</comp>

<comp id="1464" class="1007" name="grp_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="9" slack="0"/>
<pin id="1466" dir="0" index="1" bw="9" slack="1"/>
<pin id="1467" dir="0" index="2" bw="9" slack="2147483647"/>
<pin id="1468" dir="0" index="3" bw="9" slack="2147483647"/>
<pin id="1469" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln340/22 mul_ln340/22 add121/24 "/>
</bind>
</comp>

<comp id="1472" class="1007" name="grp_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="9" slack="0"/>
<pin id="1474" dir="0" index="1" bw="9" slack="1"/>
<pin id="1475" dir="0" index="2" bw="9" slack="0"/>
<pin id="1476" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul178/31 add179/33 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="trunc_ln3_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="30" slack="5"/>
<pin id="1482" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="bias_in_V_read_1_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="256" slack="8"/>
<pin id="1491" dir="1" index="1" bw="256" slack="8"/>
</pin_list>
<bind>
<opset="bias_in_V_read_1 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="C_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="5"/>
<pin id="1497" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="C "/>
</bind>
</comp>

<comp id="1500" class="1005" name="bias_in_V_read_2_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="256" slack="13"/>
<pin id="1502" dir="1" index="1" bw="256" slack="13"/>
</pin_list>
<bind>
<opset="bias_in_V_read_2 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="WH_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="2"/>
<pin id="1507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="WH "/>
</bind>
</comp>

<comp id="1513" class="1005" name="trunc_ln271_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="9" slack="11"/>
<pin id="1515" dir="1" index="1" bw="9" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln271 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="bias_in_V_read_3_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="256" slack="12"/>
<pin id="1522" dir="1" index="1" bw="256" slack="12"/>
</pin_list>
<bind>
<opset="bias_in_V_read_3 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="WH_in_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="6"/>
<pin id="1527" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="WH_in "/>
</bind>
</comp>

<comp id="1531" class="1005" name="mul_ln286_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="8"/>
<pin id="1533" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln286 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="trunc_ln286_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="9" slack="9"/>
<pin id="1539" dir="1" index="1" bw="9" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln286 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="bias_in_V_read_4_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="256" slack="11"/>
<pin id="1544" dir="1" index="1" bw="256" slack="11"/>
</pin_list>
<bind>
<opset="bias_in_V_read_4 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="RS_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="32" slack="2"/>
<pin id="1549" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="RS "/>
</bind>
</comp>

<comp id="1554" class="1005" name="icmp_ln288_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="1" slack="1"/>
<pin id="1556" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln288 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="add_ln288_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="30" slack="0"/>
<pin id="1560" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln288 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="32" slack="1"/>
<pin id="1565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln296_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="9" slack="1"/>
<pin id="1570" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln296 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="cast1_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="62" slack="5"/>
<pin id="1575" dir="1" index="1" bw="62" slack="5"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="bound_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="62" slack="1"/>
<pin id="1580" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1583" class="1005" name="icmp_ln296_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="1"/>
<pin id="1585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln296 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="add_ln296_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="62" slack="0"/>
<pin id="1589" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln296 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="select_ln296_1_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="0"/>
<pin id="1594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln296_1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="trunc_ln296_1_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="9" slack="2"/>
<pin id="1599" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln296_1 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="empty_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="9" slack="1"/>
<pin id="1604" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1607" class="1005" name="add_ln298_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="30" slack="0"/>
<pin id="1609" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln298 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="empty_76_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="10" slack="1"/>
<pin id="1614" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_76 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="div76_cast_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="30" slack="1"/>
<pin id="1619" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="div76_cast "/>
</bind>
</comp>

<comp id="1624" class="1005" name="bound4_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="62" slack="1"/>
<pin id="1626" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="icmp_ln310_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="1"/>
<pin id="1631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln310 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="add_ln310_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="62" slack="0"/>
<pin id="1635" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln310 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="select_ln310_1_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="0"/>
<pin id="1640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln310_1 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="trunc_ln310_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="10" slack="2"/>
<pin id="1645" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln310 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="empty_77_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="10" slack="1"/>
<pin id="1650" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_77 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="add_ln312_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="30" slack="0"/>
<pin id="1655" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln312 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="mul_ln329_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="64" slack="3"/>
<pin id="1660" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln329 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="mul_ln329_1_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="60" slack="1"/>
<pin id="1665" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln329_1 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="icmp_ln329_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="1"/>
<pin id="1670" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln329 "/>
</bind>
</comp>

<comp id="1672" class="1005" name="add_ln329_reg_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="60" slack="0"/>
<pin id="1674" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="add_ln329 "/>
</bind>
</comp>

<comp id="1677" class="1005" name="icmp_ln332_reg_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="1"/>
<pin id="1679" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln332 "/>
</bind>
</comp>

<comp id="1682" class="1005" name="select_ln329_1_reg_1682">
<pin_list>
<pin id="1683" dir="0" index="0" bw="9" slack="1"/>
<pin id="1684" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln329_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="bias_l1_0_addr_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="9" slack="1"/>
<pin id="1690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_0_addr_1 "/>
</bind>
</comp>

<comp id="1693" class="1005" name="bias_l1_1_addr_1_reg_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="9" slack="1"/>
<pin id="1695" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_1_addr_1 "/>
</bind>
</comp>

<comp id="1698" class="1005" name="bias_l1_2_addr_1_reg_1698">
<pin_list>
<pin id="1699" dir="0" index="0" bw="9" slack="1"/>
<pin id="1700" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_2_addr_1 "/>
</bind>
</comp>

<comp id="1703" class="1005" name="bias_l1_3_addr_1_reg_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="9" slack="1"/>
<pin id="1705" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bias_l1_3_addr_1 "/>
</bind>
</comp>

<comp id="1708" class="1005" name="select_ln329_2_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="30" slack="0"/>
<pin id="1710" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="select_ln329_2 "/>
</bind>
</comp>

<comp id="1713" class="1005" name="mul_ln422_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="62" slack="1"/>
<pin id="1715" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln422 "/>
</bind>
</comp>

<comp id="1718" class="1005" name="select_ln329_reg_1718">
<pin_list>
<pin id="1719" dir="0" index="0" bw="30" slack="5"/>
<pin id="1720" dir="1" index="1" bw="30" slack="5"/>
</pin_list>
<bind>
<opset="select_ln329 "/>
</bind>
</comp>

<comp id="1723" class="1005" name="mul_ln329_2_reg_1723">
<pin_list>
<pin id="1724" dir="0" index="0" bw="9" slack="1"/>
<pin id="1725" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln329_2 "/>
</bind>
</comp>

<comp id="1728" class="1005" name="mul_ln329_3_reg_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="9" slack="4"/>
<pin id="1730" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln329_3 "/>
</bind>
</comp>

<comp id="1733" class="1005" name="sext_ln329_reg_1733">
<pin_list>
<pin id="1734" dir="0" index="0" bw="32" slack="4"/>
<pin id="1735" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln329 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="sext_ln329_1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="32" slack="4"/>
<pin id="1740" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln329_1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="sext_ln329_2_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="4"/>
<pin id="1745" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln329_2 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="sext_ln329_3_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="32" slack="4"/>
<pin id="1750" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln329_3 "/>
</bind>
</comp>

<comp id="1753" class="1005" name="trunc_ln332_reg_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="10" slack="2"/>
<pin id="1755" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln332 "/>
</bind>
</comp>

<comp id="1758" class="1005" name="icmp_ln340_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="1" slack="1"/>
<pin id="1760" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln340 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="add_ln340_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="64" slack="0"/>
<pin id="1764" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln340_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="select_ln340_1_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="0"/>
<pin id="1769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln340_1 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="empty_78_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="9" slack="2"/>
<pin id="1774" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty_78 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="add_ln343_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="32" slack="0"/>
<pin id="1779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln343 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="empty_79_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="9" slack="1"/>
<pin id="1784" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_79 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="empty_80_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="9" slack="1"/>
<pin id="1789" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="empty_81_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="32" slack="1"/>
<pin id="1794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_81 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="empty_82_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="10" slack="1"/>
<pin id="1799" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_82 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="add_ln410_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="0"/>
<pin id="1807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln410 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="output_l1_pass_0_addr_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="10" slack="1"/>
<pin id="1812" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_pass_0_addr "/>
</bind>
</comp>

<comp id="1815" class="1005" name="output_l1_0_addr_1_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="9" slack="1"/>
<pin id="1817" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr_1 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="output_l1_pass_1_addr_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="10" slack="1"/>
<pin id="1822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_pass_1_addr "/>
</bind>
</comp>

<comp id="1825" class="1005" name="output_l1_1_addr_1_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="9" slack="1"/>
<pin id="1827" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr_1 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="output_l1_pass_2_addr_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="10" slack="1"/>
<pin id="1832" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_pass_2_addr "/>
</bind>
</comp>

<comp id="1835" class="1005" name="output_l1_2_addr_1_reg_1835">
<pin_list>
<pin id="1836" dir="0" index="0" bw="9" slack="1"/>
<pin id="1837" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr_1 "/>
</bind>
</comp>

<comp id="1840" class="1005" name="output_l1_pass_3_addr_reg_1840">
<pin_list>
<pin id="1841" dir="0" index="0" bw="10" slack="1"/>
<pin id="1842" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_pass_3_addr "/>
</bind>
</comp>

<comp id="1845" class="1005" name="output_l1_3_addr_1_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="9" slack="1"/>
<pin id="1847" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr_1 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="co_2_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="30" slack="1"/>
<pin id="1852" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="co_2 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="icmp_ln422_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="1"/>
<pin id="1857" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln422 "/>
</bind>
</comp>

<comp id="1859" class="1005" name="add_ln422_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="62" slack="0"/>
<pin id="1861" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="add_ln422 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="icmp_ln424_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="2"/>
<pin id="1866" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln424 "/>
</bind>
</comp>

<comp id="1869" class="1005" name="empty_84_reg_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="9" slack="1"/>
<pin id="1871" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="empty_84 "/>
</bind>
</comp>

<comp id="1874" class="1005" name="add_ln424_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="30" slack="0"/>
<pin id="1876" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="add_ln424 "/>
</bind>
</comp>

<comp id="1879" class="1005" name="select_ln422_1_reg_1879">
<pin_list>
<pin id="1880" dir="0" index="0" bw="32" slack="0"/>
<pin id="1881" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln422_1 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="trunc_ln422_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="9" slack="1"/>
<pin id="1886" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln422 "/>
</bind>
</comp>

<comp id="1889" class="1005" name="output_l1_0_addr_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="9" slack="1"/>
<pin id="1891" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_0_addr "/>
</bind>
</comp>

<comp id="1894" class="1005" name="output_l1_1_addr_reg_1894">
<pin_list>
<pin id="1895" dir="0" index="0" bw="9" slack="1"/>
<pin id="1896" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_1_addr "/>
</bind>
</comp>

<comp id="1899" class="1005" name="output_l1_2_addr_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="9" slack="1"/>
<pin id="1901" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_2_addr "/>
</bind>
</comp>

<comp id="1904" class="1005" name="output_l1_3_addr_reg_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="9" slack="1"/>
<pin id="1906" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="output_l1_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="295" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="307" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="60" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="330"><net_src comp="319" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="360"><net_src comp="60" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="372"><net_src comp="60" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="373"><net_src comp="367" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="380"><net_src comp="374" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="386"><net_src comp="60" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="381" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="400"><net_src comp="60" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="60" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="60" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="60" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="60" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="60" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="486"><net_src comp="60" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="498"><net_src comp="60" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="499"><net_src comp="493" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="505"><net_src comp="60" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="512" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="519" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="532"><net_src comp="526" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="533" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="546"><net_src comp="540" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="550"><net_src comp="40" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="547" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="558"><net_src comp="551" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="562"><net_src comp="74" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="34" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="40" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="624"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="628"><net_src comp="90" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="40" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="646"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="40" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="657"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="651" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="662"><net_src comp="60" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="669"><net_src comp="659" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="34" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="684"><net_src comp="34" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="695"><net_src comp="34" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="702"><net_src comp="692" pin="1"/><net_sink comp="696" pin=2"/></net>

<net id="706"><net_src comp="74" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="713"><net_src comp="703" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="717"><net_src comp="40" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="714" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="728"><net_src comp="34" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="762"><net_src comp="104" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="763"><net_src comp="8" pin="0"/><net_sink comp="736" pin=20"/></net>

<net id="764"><net_src comp="10" pin="0"/><net_sink comp="736" pin=21"/></net>

<net id="765"><net_src comp="12" pin="0"/><net_sink comp="736" pin=22"/></net>

<net id="766"><net_src comp="14" pin="0"/><net_sink comp="736" pin=23"/></net>

<net id="773"><net_src comp="20" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="198" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="22" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="24" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="198" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="198" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="198" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="198" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="800"><net_src comp="793" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="198" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="551" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="551" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="50" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="547" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="827"><net_src comp="198" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="835"><net_src comp="62" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="198" pin="2"/><net_sink comp="829" pin=1"/></net>

<net id="837"><net_src comp="64" pin="0"/><net_sink comp="829" pin=2"/></net>

<net id="838"><net_src comp="66" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="839"><net_src comp="829" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="846"><net_src comp="62" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="198" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="848"><net_src comp="68" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="849"><net_src comp="70" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="850"><net_src comp="840" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="857"><net_src comp="62" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="858"><net_src comp="198" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="859"><net_src comp="72" pin="0"/><net_sink comp="851" pin=2"/></net>

<net id="860"><net_src comp="24" pin="0"/><net_sink comp="851" pin=3"/></net>

<net id="861"><net_src comp="851" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="873"><net_src comp="866" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="877"><net_src comp="866" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="874" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="563" pin="4"/><net_sink comp="887" pin=0"/></net>

<net id="896"><net_src comp="563" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="76" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="585" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="40" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="910"><net_src comp="585" pin="4"/><net_sink comp="903" pin=2"/></net>

<net id="915"><net_src comp="46" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="574" pin="4"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="898" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="911" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="574" pin="4"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="932"><net_src comp="903" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="50" pin="0"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="903" pin="3"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="939" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="945"><net_src comp="939" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="949"><net_src comp="204" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="957"><net_src comp="62" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="958"><net_src comp="204" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="64" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="960"><net_src comp="66" pin="0"/><net_sink comp="951" pin=3"/></net>

<net id="961"><net_src comp="951" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="968"><net_src comp="62" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="204" pin="2"/><net_sink comp="962" pin=1"/></net>

<net id="970"><net_src comp="68" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="971"><net_src comp="70" pin="0"/><net_sink comp="962" pin=3"/></net>

<net id="972"><net_src comp="962" pin="4"/><net_sink comp="301" pin=1"/></net>

<net id="979"><net_src comp="62" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="204" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="981"><net_src comp="72" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="982"><net_src comp="24" pin="0"/><net_sink comp="973" pin=3"/></net>

<net id="983"><net_src comp="973" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="991"><net_src comp="984" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="998"><net_src comp="20" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="22" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1000"><net_src comp="24" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1004"><net_src comp="984" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="992" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1013"><net_src comp="1005" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="1001" pin="1"/><net_sink comp="1009" pin=1"/></net>

<net id="1019"><net_src comp="596" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="596" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="76" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1030"><net_src comp="618" pin="4"/><net_sink comp="1026" pin=0"/></net>

<net id="1036"><net_src comp="1026" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="40" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1038"><net_src comp="618" pin="4"/><net_sink comp="1031" pin=2"/></net>

<net id="1043"><net_src comp="46" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="607" pin="4"/><net_sink comp="1039" pin=1"/></net>

<net id="1050"><net_src comp="1026" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1051"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1052"><net_src comp="607" pin="4"/><net_sink comp="1045" pin=2"/></net>

<net id="1056"><net_src comp="1045" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="1031" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1065"><net_src comp="50" pin="0"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1031" pin="3"/><net_sink comp="1061" pin=1"/></net>

<net id="1070"><net_src comp="1067" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1073"><net_src comp="1067" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1077"><net_src comp="210" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1085"><net_src comp="62" pin="0"/><net_sink comp="1079" pin=0"/></net>

<net id="1086"><net_src comp="210" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1087"><net_src comp="64" pin="0"/><net_sink comp="1079" pin=2"/></net>

<net id="1088"><net_src comp="66" pin="0"/><net_sink comp="1079" pin=3"/></net>

<net id="1089"><net_src comp="1079" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="1096"><net_src comp="62" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1097"><net_src comp="210" pin="2"/><net_sink comp="1090" pin=1"/></net>

<net id="1098"><net_src comp="68" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1099"><net_src comp="70" pin="0"/><net_sink comp="1090" pin=3"/></net>

<net id="1100"><net_src comp="1090" pin="4"/><net_sink comp="349" pin=1"/></net>

<net id="1107"><net_src comp="62" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="210" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1109"><net_src comp="72" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1110"><net_src comp="24" pin="0"/><net_sink comp="1101" pin=3"/></net>

<net id="1111"><net_src comp="1101" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="1119"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="1112" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="629" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1142"><net_src comp="629" pin="4"/><net_sink comp="1138" pin=0"/></net>

<net id="1143"><net_src comp="92" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1148"><net_src comp="651" pin="4"/><net_sink comp="1144" pin=0"/></net>

<net id="1153"><net_src comp="50" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="640" pin="4"/><net_sink comp="1149" pin=1"/></net>

<net id="1158"><net_src comp="1149" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="640" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1168"><net_src comp="1144" pin="2"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="1155" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1170"><net_src comp="1159" pin="1"/><net_sink comp="1163" pin=2"/></net>

<net id="1174"><net_src comp="1163" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1177"><net_src comp="1171" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1178"><net_src comp="1171" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1184"><net_src comp="1144" pin="2"/><net_sink comp="1179" pin=0"/></net>

<net id="1185"><net_src comp="1149" pin="2"/><net_sink comp="1179" pin=1"/></net>

<net id="1186"><net_src comp="640" pin="4"/><net_sink comp="1179" pin=2"/></net>

<net id="1194"><net_src comp="1187" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="40" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1201"><net_src comp="647" pin="1"/><net_sink comp="1195" pin=2"/></net>

<net id="1210"><net_src comp="1202" pin="2"/><net_sink comp="1206" pin=1"/></net>

<net id="1214"><net_src comp="229" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1218"><net_src comp="241" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="253" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="265" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1230"><net_src comp="1195" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1235"><net_src comp="663" pin="4"/><net_sink comp="1231" pin=0"/></net>

<net id="1240"><net_src comp="663" pin="4"/><net_sink comp="1236" pin=0"/></net>

<net id="1241"><net_src comp="16" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1246"><net_src comp="685" pin="4"/><net_sink comp="1242" pin=0"/></net>

<net id="1252"><net_src comp="1242" pin="2"/><net_sink comp="1247" pin=0"/></net>

<net id="1253"><net_src comp="34" pin="0"/><net_sink comp="1247" pin=1"/></net>

<net id="1254"><net_src comp="685" pin="4"/><net_sink comp="1247" pin=2"/></net>

<net id="1259"><net_src comp="46" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1260"><net_src comp="674" pin="4"/><net_sink comp="1255" pin=1"/></net>

<net id="1266"><net_src comp="1242" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1255" pin="2"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="674" pin="4"/><net_sink comp="1261" pin=2"/></net>

<net id="1272"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="1247" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1281"><net_src comp="46" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1247" pin="3"/><net_sink comp="1277" pin=1"/></net>

<net id="1286"><net_src comp="1283" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1288"><net_src comp="1283" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1289"><net_src comp="1283" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1293"><net_src comp="1290" pin="1"/><net_sink comp="736" pin=6"/></net>

<net id="1297"><net_src comp="1294" pin="1"/><net_sink comp="736" pin=7"/></net>

<net id="1301"><net_src comp="1298" pin="1"/><net_sink comp="736" pin=14"/></net>

<net id="1305"><net_src comp="1302" pin="1"/><net_sink comp="736" pin=15"/></net>

<net id="1310"><net_src comp="696" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1315"><net_src comp="696" pin="4"/><net_sink comp="1311" pin=0"/></net>

<net id="1316"><net_src comp="46" pin="0"/><net_sink comp="1311" pin=1"/></net>

<net id="1320"><net_src comp="696" pin="4"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1324"><net_src comp="1317" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1328"><net_src comp="696" pin="4"/><net_sink comp="1325" pin=0"/></net>

<net id="1333"><net_src comp="1325" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1337"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1339"><net_src comp="1334" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1340"><net_src comp="1334" pin="1"/><net_sink comp="493" pin=2"/></net>

<net id="1341"><net_src comp="1334" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1346"><net_src comp="401" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1347"><net_src comp="449" pin="3"/><net_sink comp="1342" pin=1"/></net>

<net id="1348"><net_src comp="1342" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="1353"><net_src comp="413" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1354"><net_src comp="468" pin="3"/><net_sink comp="1349" pin=1"/></net>

<net id="1355"><net_src comp="1349" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="1360"><net_src comp="425" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1361"><net_src comp="487" pin="3"/><net_sink comp="1356" pin=1"/></net>

<net id="1362"><net_src comp="1356" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="1367"><net_src comp="437" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="506" pin="3"/><net_sink comp="1363" pin=1"/></net>

<net id="1369"><net_src comp="1363" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="1374"><net_src comp="50" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="707" pin="4"/><net_sink comp="1375" pin=0"/></net>

<net id="1384"><net_src comp="707" pin="4"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="76" pin="0"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="718" pin="4"/><net_sink comp="1386" pin=0"/></net>

<net id="1396"><net_src comp="1386" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1397"><net_src comp="40" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1398"><net_src comp="718" pin="4"/><net_sink comp="1391" pin=2"/></net>

<net id="1402"><net_src comp="1391" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1407"><net_src comp="50" pin="0"/><net_sink comp="1403" pin=0"/></net>

<net id="1408"><net_src comp="1391" pin="3"/><net_sink comp="1403" pin=1"/></net>

<net id="1413"><net_src comp="46" pin="0"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="729" pin="4"/><net_sink comp="1409" pin=1"/></net>

<net id="1420"><net_src comp="1409" pin="2"/><net_sink comp="1415" pin=1"/></net>

<net id="1421"><net_src comp="729" pin="4"/><net_sink comp="1415" pin=2"/></net>

<net id="1425"><net_src comp="1415" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1429"><net_src comp="1426" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1432"><net_src comp="1426" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1440"><net_src comp="114" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1441"><net_src comp="437" pin="3"/><net_sink comp="1433" pin=1"/></net>

<net id="1442"><net_src comp="425" pin="3"/><net_sink comp="1433" pin=2"/></net>

<net id="1443"><net_src comp="413" pin="3"/><net_sink comp="1433" pin=3"/></net>

<net id="1444"><net_src comp="401" pin="3"/><net_sink comp="1433" pin=4"/></net>

<net id="1448"><net_src comp="1433" pin="5"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="1455"><net_src comp="929" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="1450" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="1462"><net_src comp="1057" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="1457" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1470"><net_src comp="1269" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1471"><net_src comp="1464" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1477"><net_src comp="1399" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1478"><net_src comp="1422" pin="1"/><net_sink comp="1472" pin=2"/></net>

<net id="1479"><net_src comp="1472" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1483"><net_src comp="767" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1485"><net_src comp="1480" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1486"><net_src comp="1480" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1487"><net_src comp="1480" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1488"><net_src comp="1480" pin="1"/><net_sink comp="1386" pin=1"/></net>

<net id="1492"><net_src comp="198" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1498"><net_src comp="777" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1503"><net_src comp="198" pin="2"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1508"><net_src comp="781" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1512"><net_src comp="1505" pin="1"/><net_sink comp="1242" pin=1"/></net>

<net id="1516"><net_src comp="785" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1519"><net_src comp="1513" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1523"><net_src comp="198" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1528"><net_src comp="789" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1534"><net_src comp="793" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1540"><net_src comp="797" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1545"><net_src comp="198" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1550"><net_src comp="801" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="1553"><net_src comp="1547" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1557"><net_src comp="805" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="810" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1566"><net_src comp="862" pin="2"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1571"><net_src comp="870" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1576"><net_src comp="878" pin="1"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1581"><net_src comp="881" pin="2"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1586"><net_src comp="887" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1590"><net_src comp="892" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="1595"><net_src comp="917" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="1600"><net_src comp="925" pin="1"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1605"><net_src comp="929" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1610"><net_src comp="933" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="1615"><net_src comp="988" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1620"><net_src comp="992" pin="4"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1623"><net_src comp="1617" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1627"><net_src comp="1009" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1632"><net_src comp="1015" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1636"><net_src comp="1020" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="1641"><net_src comp="1045" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="1646"><net_src comp="1053" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1651"><net_src comp="1057" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1656"><net_src comp="1061" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1661"><net_src comp="1115" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1231" pin=1"/></net>

<net id="1666"><net_src comp="1127" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1671"><net_src comp="1133" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1675"><net_src comp="1138" pin="2"/><net_sink comp="1672" pin=0"/></net>

<net id="1676"><net_src comp="1672" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1680"><net_src comp="1144" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1681"><net_src comp="1677" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1685"><net_src comp="1163" pin="3"/><net_sink comp="1682" pin=0"/></net>

<net id="1686"><net_src comp="1682" pin="1"/><net_sink comp="1202" pin=1"/></net>

<net id="1687"><net_src comp="1682" pin="1"/><net_sink comp="736" pin=8"/></net>

<net id="1691"><net_src comp="367" pin="3"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1696"><net_src comp="374" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1697"><net_src comp="1693" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1701"><net_src comp="381" pin="3"/><net_sink comp="1698" pin=0"/></net>

<net id="1702"><net_src comp="1698" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1706"><net_src comp="388" pin="3"/><net_sink comp="1703" pin=0"/></net>

<net id="1707"><net_src comp="1703" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1711"><net_src comp="1179" pin="3"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="640" pin=2"/></net>

<net id="1716"><net_src comp="1190" pin="2"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1721"><net_src comp="1195" pin="3"/><net_sink comp="1718" pin=0"/></net>

<net id="1722"><net_src comp="1718" pin="1"/><net_sink comp="1370" pin=0"/></net>

<net id="1726"><net_src comp="1202" pin="2"/><net_sink comp="1723" pin=0"/></net>

<net id="1727"><net_src comp="1723" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1731"><net_src comp="1206" pin="2"/><net_sink comp="1728" pin=0"/></net>

<net id="1732"><net_src comp="1728" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1736"><net_src comp="1211" pin="1"/><net_sink comp="1733" pin=0"/></net>

<net id="1737"><net_src comp="1733" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="1741"><net_src comp="1215" pin="1"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="1746"><net_src comp="1219" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1751"><net_src comp="1223" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1756"><net_src comp="1227" pin="1"/><net_sink comp="1753" pin=0"/></net>

<net id="1757"><net_src comp="1753" pin="1"/><net_sink comp="736" pin=9"/></net>

<net id="1761"><net_src comp="1231" pin="2"/><net_sink comp="1758" pin=0"/></net>

<net id="1765"><net_src comp="1236" pin="2"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="1770"><net_src comp="1261" pin="3"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="674" pin=2"/></net>

<net id="1775"><net_src comp="1273" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="1780"><net_src comp="1277" pin="2"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1785"><net_src comp="1290" pin="1"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="736" pin=6"/></net>

<net id="1790"><net_src comp="1294" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="736" pin=7"/></net>

<net id="1795"><net_src comp="1298" pin="1"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="736" pin=14"/></net>

<net id="1800"><net_src comp="1302" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="736" pin=15"/></net>

<net id="1808"><net_src comp="1311" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1813"><net_src comp="443" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1818"><net_src comp="455" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1823"><net_src comp="462" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1828"><net_src comp="474" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1833"><net_src comp="481" pin="3"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1838"><net_src comp="493" pin="3"/><net_sink comp="1835" pin=0"/></net>

<net id="1839"><net_src comp="1835" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1843"><net_src comp="500" pin="3"/><net_sink comp="1840" pin=0"/></net>

<net id="1844"><net_src comp="1840" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1848"><net_src comp="512" pin="3"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1853"><net_src comp="1370" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="1858"><net_src comp="1375" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1862"><net_src comp="1380" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="707" pin=2"/></net>

<net id="1867"><net_src comp="1386" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1868"><net_src comp="1864" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1872"><net_src comp="1399" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="1873"><net_src comp="1869" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1877"><net_src comp="1403" pin="2"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="718" pin=2"/></net>

<net id="1882"><net_src comp="1415" pin="3"/><net_sink comp="1879" pin=0"/></net>

<net id="1883"><net_src comp="1879" pin="1"/><net_sink comp="729" pin=2"/></net>

<net id="1887"><net_src comp="1422" pin="1"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="1472" pin=1"/></net>

<net id="1892"><net_src comp="519" pin="3"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1897"><net_src comp="526" pin="3"/><net_sink comp="1894" pin=0"/></net>

<net id="1898"><net_src comp="1894" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1902"><net_src comp="533" pin="3"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1907"><net_src comp="540" pin="3"/><net_sink comp="1904" pin=0"/></net>

<net id="1908"><net_src comp="1904" pin="1"/><net_sink comp="437" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {35 }
	Port: output_l1_local_3 | {26 27 }
	Port: output_l1_local_2 | {26 27 }
	Port: output_l1_local_1 | {26 27 }
	Port: output_l1_local_0 | {26 27 }
 - Input state : 
	Port: Conv_sysarr_dbbuf : bias_in_V | {1 2 3 4 5 7 }
	Port: Conv_sysarr_dbbuf : weight_in_V | {13 }
	Port: Conv_sysarr_dbbuf : data_in_V | {18 }
	Port: Conv_sysarr_dbbuf : output_l1_local_3 | {26 27 }
	Port: Conv_sysarr_dbbuf : output_l1_local_2 | {26 27 }
	Port: Conv_sysarr_dbbuf : output_l1_local_1 | {26 27 }
	Port: Conv_sysarr_dbbuf : output_l1_local_0 | {26 27 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln286 : 1
	State 6
		icmp_ln288 : 1
		add_ln288 : 1
		br_ln288 : 2
	State 7
		bias_l1_0_addr : 1
		store_ln293 : 1
		bias_l1_1_addr : 1
		store_ln293 : 1
		bias_l1_2_addr : 1
		store_ln293 : 1
		bias_l1_3_addr : 1
		store_ln293 : 1
	State 8
	State 9
		trunc_ln296 : 1
		cast : 1
		bound : 2
	State 10
		icmp_ln296 : 1
		add_ln296 : 1
		br_ln296 : 2
		icmp_ln298 : 1
		select_ln296 : 2
		add_ln296_1 : 1
		select_ln296_1 : 2
		trunc_ln296_1 : 3
		empty : 3
		mul56 : 4
		add_ln298 : 3
	State 11
	State 12
		kcrs : 1
	State 13
		idxprom67 : 1
		weight_l2_0_addr : 2
		store_ln305 : 3
		weight_l2_1_addr : 2
		store_ln305 : 3
		weight_l2_2_addr : 2
		store_ln305 : 3
		weight_l2_3_addr : 2
		store_ln305 : 3
	State 14
		empty_76 : 1
		cast2 : 1
		cast3 : 1
		bound4 : 2
	State 15
		icmp_ln310 : 1
		add_ln310 : 1
		br_ln310 : 2
		icmp_ln312 : 1
		select_ln310 : 2
		add_ln310_1 : 1
		select_ln310_1 : 2
		trunc_ln310 : 3
		empty_77 : 3
		mul91 : 4
		add_ln312 : 3
	State 16
	State 17
		add92 : 1
	State 18
		idxprom93 : 1
		data_l2_0_addr : 2
		store_ln320 : 3
		data_l2_1_addr : 2
		store_ln320 : 3
		data_l2_2_addr : 2
		store_ln320 : 3
		data_l2_3_addr : 2
		store_ln320 : 3
	State 19
		mul_ln329 : 1
		mul_ln329_1 : 1
	State 20
		icmp_ln329 : 1
		add_ln329 : 1
		br_ln329 : 2
		icmp_ln332 : 1
		add_ln329_1 : 1
		trunc_ln329 : 2
		trunc_ln329_1 : 1
		select_ln329_1 : 3
		zext_ln329_3 : 4
		bias_l1_0_addr_1 : 5
		bias_l1_0_load : 6
		bias_l1_1_addr_1 : 5
		bias_l1_1_load : 6
		bias_l1_2_addr_1 : 5
		bias_l1_2_load : 6
		bias_l1_3_addr_1 : 5
		bias_l1_3_load : 6
		select_ln329_2 : 2
		mul_ln422 : 1
	State 21
		mul_ln329_3 : 1
		sext_ln329 : 1
		sext_ln329_1 : 1
		sext_ln329_2 : 1
		sext_ln329_3 : 1
		trunc_ln332 : 1
	State 22
		icmp_ln340 : 1
		add_ln340_1 : 1
		br_ln340 : 2
		icmp_ln343 : 1
		select_ln340 : 2
		add_ln340_2 : 1
		select_ln340_1 : 2
		trunc_ln340 : 3
		add_ln340 : 4
		mul_ln340 : 5
		empty_78 : 3
		add_ln343 : 3
	State 23
	State 24
		add121 : 1
	State 25
		idxprom122 : 1
		output_l1_0_addr_2 : 2
		store_ln351 : 3
		output_l1_1_addr_2 : 2
		store_ln351 : 3
		output_l1_2_addr_2 : 2
		store_ln351 : 3
		output_l1_3_addr_2 : 2
		store_ln351 : 3
	State 26
		call_ln708 : 1
	State 27
	State 28
		icmp_ln410 : 1
		add_ln410 : 1
		br_ln410 : 2
		wh_4_cast170 : 1
		empty_83 : 1
		add156 : 2
		idxprom157 : 3
		output_l1_pass_0_addr : 2
		output_l1_pass_0_load : 3
		output_l1_0_addr_1 : 4
		output_l1_0_load_1 : 5
		output_l1_pass_1_addr : 2
		output_l1_pass_1_load : 3
		output_l1_1_addr_1 : 4
		output_l1_1_load_1 : 5
		output_l1_pass_2_addr : 2
		output_l1_pass_2_load : 3
		output_l1_2_addr_1 : 4
		output_l1_2_load_1 : 5
		output_l1_pass_3_addr : 2
		output_l1_pass_3_load : 3
		output_l1_3_addr_1 : 4
		output_l1_3_load_1 : 5
	State 29
		add_ln414 : 1
		store_ln414 : 2
		add_ln414_1 : 1
		store_ln414 : 2
		add_ln414_2 : 1
		store_ln414 : 2
		add_ln414_3 : 1
		store_ln414 : 2
	State 30
	State 31
		icmp_ln422 : 1
		add_ln422 : 1
		br_ln422 : 2
		icmp_ln424 : 1
		select_ln422 : 2
		empty_84 : 3
		mul178 : 4
		add_ln424 : 3
	State 32
	State 33
		add_ln422_1 : 1
		select_ln422_1 : 2
		trunc_ln422 : 3
		add179 : 4
	State 34
		idxprom180 : 1
		output_l1_0_addr : 2
		output_l1_0_load : 3
		output_l1_1_addr : 2
		output_l1_1_load : 3
		output_l1_2_addr : 2
		output_l1_2_load : 3
		output_l1_3_addr : 2
		output_l1_3_load : 3
	State 35
		p_Result_8_3 : 1
		p_Result_8_3_cast : 2
		write_ln543 : 3
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_parent_loop_proc14_fu_736 |    8    |    26   | 33.8963 |   4205  |   2769  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            add_ln288_fu_810            |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln296_fu_892            |    0    |    0    |    0    |    0    |    69   |
|          |           add_ln296_1_fu_911           |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln298_fu_933            |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln310_fu_1020           |    0    |    0    |    0    |    0    |    69   |
|          |           add_ln310_1_fu_1039          |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln312_fu_1061           |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln329_fu_1138           |    0    |    0    |    0    |    0    |    67   |
|          |           add_ln329_1_fu_1149          |    0    |    0    |    0    |    0    |    37   |
|          |           add_ln340_1_fu_1236          |    0    |    0    |    0    |    0    |    71   |
|    add   |           add_ln340_2_fu_1255          |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln343_fu_1277           |    0    |    0    |    0    |    0    |    39   |
|          |            add_ln410_fu_1311           |    0    |    0    |    0    |    0    |    39   |
|          |             add156_fu_1329             |    0    |    0    |    0    |    0    |    16   |
|          |            add_ln414_fu_1342           |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln414_1_fu_1349          |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln414_2_fu_1356          |    0    |    0    |    0    |    0    |    39   |
|          |           add_ln414_3_fu_1363          |    0    |    0    |    0    |    0    |    39   |
|          |              co_2_fu_1370              |    0    |    0    |    0    |    0    |    37   |
|          |            add_ln422_fu_1380           |    0    |    0    |    0    |    0    |    69   |
|          |            add_ln424_fu_1403           |    0    |    0    |    0    |    0    |    37   |
|          |           add_ln422_1_fu_1409          |    0    |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            mul_ln286_fu_793            |    0    |    3    |    0    |    0    |    20   |
|          |               tmp_fu_862               |    0    |    3    |    0    |    0    |    20   |
|          |              mul45_fu_866              |    0    |    3    |    0    |    0    |    20   |
|          |              bound_fu_881              |    0    |    4    |    0    |    0    |    20   |
|          |              mul74_fu_984              |    0    |    3    |    0    |    0    |    20   |
|    mul   |             bound4_fu_1009             |    0    |    4    |    0    |    0    |    20   |
|          |            mul_ln329_fu_1115           |    0    |    4    |    0    |    0    |    20   |
|          |           mul_ln329_1_fu_1127          |    0    |    4    |    0    |    0    |    30   |
|          |            mul_ln422_fu_1190           |    0    |    4    |    0    |    0    |    20   |
|          |           mul_ln329_2_fu_1202          |    0    |    0    |    0    |    0    |    49   |
|          |           mul_ln329_3_fu_1206          |    0    |    0    |    0    |    0    |    49   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           select_ln296_fu_903          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln296_1_fu_917         |    0    |    0    |    0    |    0    |    32   |
|          |          select_ln310_fu_1031          |    0    |    0    |    0    |    0    |    30   |
|          |         select_ln310_1_fu_1045         |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln329_1_fu_1163         |    0    |    0    |    0    |    0    |    9    |
|  select  |         select_ln329_2_fu_1179         |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln329_fu_1195          |    0    |    0    |    0    |    0    |    30   |
|          |          select_ln340_fu_1247          |    0    |    0    |    0    |    0    |    32   |
|          |         select_ln340_1_fu_1261         |    0    |    0    |    0    |    0    |    32   |
|          |          select_ln422_fu_1391          |    0    |    0    |    0    |    0    |    30   |
|          |         select_ln422_1_fu_1415         |    0    |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            icmp_ln288_fu_805           |    0    |    0    |    0    |    0    |    20   |
|          |            icmp_ln296_fu_887           |    0    |    0    |    0    |    0    |    29   |
|          |            icmp_ln298_fu_898           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln310_fu_1015           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln312_fu_1026           |    0    |    0    |    0    |    0    |    20   |
|   icmp   |           icmp_ln329_fu_1133           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln332_fu_1144           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln340_fu_1231           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln343_fu_1242           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln410_fu_1306           |    0    |    0    |    0    |    0    |    20   |
|          |           icmp_ln422_fu_1375           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_ln424_fu_1386           |    0    |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |               grp_fu_1450              |    0    |    1    |    0    |    0    |    0    |
|  muladd  |               grp_fu_1457              |    0    |    1    |    0    |    0    |    0    |
|          |               grp_fu_1472              |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
| addmuladd|               grp_fu_1464              |    0    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             grp_read_fu_198            |    0    |    0    |    0    |    0    |    0    |
|   read   |      weight_in_V_read_read_fu_204      |    0    |    0    |    0    |    0    |    0    |
|          |       data_in_V_read_read_fu_210       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   write  |        write_ln543_write_fu_216        |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |            trunc_ln3_fu_767            |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_1_fu_829          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_2_fu_840          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_5_3_fu_851          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_6_1_fu_951          |    0    |    0    |    0    |    0    |    0    |
|partselect|           p_Result_6_2_fu_962          |    0    |    0    |    0    |    0    |    0    |
|          |           p_Result_6_3_fu_973          |    0    |    0    |    0    |    0    |    0    |
|          |            div76_cast_fu_992           |    0    |    0    |    0    |    0    |    0    |
|          |          p_Result_7_1_fu_1079          |    0    |    0    |    0    |    0    |    0    |
|          |          p_Result_7_2_fu_1090          |    0    |    0    |    0    |    0    |    0    |
|          |          p_Result_7_3_fu_1101          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |                C_fu_777                |    0    |    0    |    0    |    0    |    0    |
|          |                WH_fu_781               |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln271_fu_785           |    0    |    0    |    0    |    0    |    0    |
|          |              WH_in_fu_789              |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln286_fu_797           |    0    |    0    |    0    |    0    |    0    |
|          |                RS_fu_801               |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_fu_824           |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln296_fu_870           |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln296_1_fu_925          |    0    |    0    |    0    |    0    |    0    |
|          |              empty_fu_929              |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_1_fu_946          |    0    |    0    |    0    |    0    |    0    |
|          |             empty_76_fu_988            |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln310_fu_1053          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |            empty_77_fu_1057            |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_2_fu_1074         |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln329_fu_1155          |    0    |    0    |    0    |    0    |    0    |
|          |          trunc_ln329_1_fu_1159         |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln332_fu_1227          |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln340_fu_1269          |    0    |    0    |    0    |    0    |    0    |
|          |            empty_78_fu_1273            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_79_fu_1290            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_80_fu_1294            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_81_fu_1298            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_82_fu_1302            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_83_fu_1325            |    0    |    0    |    0    |    0    |    0    |
|          |            empty_84_fu_1399            |    0    |    0    |    0    |    0    |    0    |
|          |           trunc_ln422_fu_1422          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |             ko_cast_fu_816             |    0    |    0    |    0    |    0    |    0    |
|          |               cast_fu_874              |    0    |    0    |    0    |    0    |    0    |
|          |              cast1_fu_878              |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom67_fu_939            |    0    |    0    |    0    |    0    |    0    |
|          |              cast2_fu_1001             |    0    |    0    |    0    |    0    |    0    |
|          |              cast3_fu_1005             |    0    |    0    |    0    |    0    |    0    |
|          |            idxprom93_fu_1067           |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln329_fu_1112           |    0    |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln329_1_fu_1121          |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln329_2_fu_1124          |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln329_3_fu_1171          |    0    |    0    |    0    |    0    |    0    |
|          |           zext_ln422_fu_1187           |    0    |    0    |    0    |    0    |    0    |
|          |           idxprom122_fu_1283           |    0    |    0    |    0    |    0    |    0    |
|          |          wh_4_cast170_fu_1317          |    0    |    0    |    0    |    0    |    0    |
|          |           idxprom157_fu_1334           |    0    |    0    |    0    |    0    |    0    |
|          |           idxprom180_fu_1426           |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_8_3_cast_fu_1445       |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|          |           sext_ln329_fu_1211           |    0    |    0    |    0    |    0    |    0    |
|   sext   |          sext_ln329_1_fu_1215          |    0    |    0    |    0    |    0    |    0    |
|          |          sext_ln329_2_fu_1219          |    0    |    0    |    0    |    0    |    0    |
|          |          sext_ln329_3_fu_1223          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|          p_Result_8_3_fu_1433          |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                        |    8    |    62   | 33.8963 |   4205  |   4634  |
|----------|----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    bias_l1_0    |    1   |    0   |    0   |
|    bias_l1_1    |    1   |    0   |    0   |
|    bias_l1_2    |    1   |    0   |    0   |
|    bias_l1_3    |    1   |    0   |    0   |
|    data_l2_0    |    1   |    0   |    0   |
|    data_l2_1    |    1   |    0   |    0   |
|    data_l2_2    |    1   |    0   |    0   |
|    data_l2_3    |    1   |    0   |    0   |
|   output_l1_0   |    1   |    0   |    0   |
|   output_l1_1   |    1   |    0   |    0   |
|   output_l1_2   |    1   |    0   |    0   |
|   output_l1_3   |    1   |    0   |    0   |
|output_l1_local_0|    2   |    0   |    0   |
|output_l1_local_1|    2   |    0   |    0   |
|output_l1_local_2|    2   |    0   |    0   |
|output_l1_local_3|    2   |    0   |    0   |
| output_l1_pass_0|    2   |    0   |    0   |
| output_l1_pass_1|    2   |    0   |    0   |
| output_l1_pass_2|    2   |    0   |    0   |
| output_l1_pass_3|    2   |    0   |    0   |
|   weight_l2_0   |    1   |    0   |    0   |
|   weight_l2_1   |    1   |    0   |    0   |
|   weight_l2_2   |    1   |    0   |    0   |
|   weight_l2_3   |    1   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |   32   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          C_reg_1495          |   32   |
|          RS_reg_1547         |   32   |
|        WH_in_reg_1525        |   32   |
|          WH_reg_1505         |   32   |
|      add_ln288_reg_1558      |   30   |
|      add_ln296_reg_1587      |   62   |
|      add_ln298_reg_1607      |   30   |
|      add_ln310_reg_1633      |   62   |
|      add_ln312_reg_1653      |   30   |
|      add_ln329_reg_1672      |   60   |
|     add_ln340_1_reg_1762     |   64   |
|      add_ln343_reg_1777      |   32   |
|      add_ln410_reg_1805      |   32   |
|      add_ln422_reg_1859      |   62   |
|      add_ln424_reg_1874      |   30   |
|   bias_in_V_read_1_reg_1489  |   256  |
|   bias_in_V_read_2_reg_1500  |   256  |
|   bias_in_V_read_3_reg_1520  |   256  |
|   bias_in_V_read_4_reg_1542  |   256  |
|   bias_l1_0_addr_1_reg_1688  |    9   |
|   bias_l1_1_addr_1_reg_1693  |    9   |
|   bias_l1_2_addr_1_reg_1698  |    9   |
|   bias_l1_3_addr_1_reg_1703  |    9   |
|        bound4_reg_1624       |   62   |
|        bound_reg_1578        |   62   |
|        cast1_reg_1573        |   62   |
|         co_1_reg_647         |   30   |
|         co_2_reg_1850        |   30   |
|          co_reg_614          |   30   |
|          crs_reg_570         |   32   |
|      div76_cast_reg_1617     |   30   |
|       empty_76_reg_1612      |   10   |
|       empty_77_reg_1648      |   10   |
|       empty_78_reg_1772      |    9   |
|       empty_79_reg_1782      |    9   |
|       empty_80_reg_1787      |    9   |
|       empty_81_reg_1792      |   32   |
|       empty_82_reg_1797      |   10   |
|       empty_84_reg_1869      |    9   |
|        empty_reg_1602        |    9   |
|          hi_reg_670          |   32   |
|      icmp_ln288_reg_1554     |    1   |
|      icmp_ln296_reg_1583     |    1   |
|      icmp_ln310_reg_1629     |    1   |
|      icmp_ln329_reg_1668     |    1   |
|      icmp_ln332_reg_1677     |    1   |
|      icmp_ln340_reg_1758     |    1   |
|      icmp_ln422_reg_1855     |    1   |
|      icmp_ln424_reg_1864     |    1   |
|   indvar_flatten13_reg_659   |   64   |
|   indvar_flatten24_reg_625   |   60   |
|   indvar_flatten32_reg_703   |   62   |
|    indvar_flatten6_reg_592   |   62   |
|    indvar_flatten_reg_559    |   62   |
|         ko_1_reg_581         |   30   |
|         ko_2_reg_636         |   30   |
|         ko_3_reg_714         |   30   |
|          ko_reg_547          |   30   |
|      mul_ln286_reg_1531      |   32   |
|     mul_ln329_1_reg_1663     |   60   |
|     mul_ln329_2_reg_1723     |    9   |
|     mul_ln329_3_reg_1728     |    9   |
|      mul_ln329_reg_1658      |   64   |
|      mul_ln422_reg_1713      |   62   |
|  output_l1_0_addr_1_reg_1815 |    9   |
|   output_l1_0_addr_reg_1889  |    9   |
|  output_l1_1_addr_1_reg_1825 |    9   |
|   output_l1_1_addr_reg_1894  |    9   |
|  output_l1_2_addr_1_reg_1835 |    9   |
|   output_l1_2_addr_reg_1899  |    9   |
|  output_l1_3_addr_1_reg_1845 |    9   |
|   output_l1_3_addr_reg_1904  |    9   |
|output_l1_pass_0_addr_reg_1810|   10   |
|output_l1_pass_1_addr_reg_1820|   10   |
|output_l1_pass_2_addr_reg_1830|   10   |
|output_l1_pass_3_addr_reg_1840|   10   |
|    select_ln296_1_reg_1592   |   32   |
|    select_ln310_1_reg_1638   |   32   |
|    select_ln329_1_reg_1682   |    9   |
|    select_ln329_2_reg_1708   |   30   |
|     select_ln329_reg_1718    |   30   |
|    select_ln340_1_reg_1767   |   32   |
|    select_ln422_1_reg_1879   |   32   |
|     sext_ln329_1_reg_1738    |   32   |
|     sext_ln329_2_reg_1743    |   32   |
|     sext_ln329_3_reg_1748    |   32   |
|      sext_ln329_reg_1733     |   32   |
|         tmp_reg_1563         |   32   |
|     trunc_ln271_reg_1513     |    9   |
|     trunc_ln286_reg_1537     |    9   |
|    trunc_ln296_1_reg_1597    |    9   |
|     trunc_ln296_reg_1568     |    9   |
|     trunc_ln310_reg_1643     |   10   |
|     trunc_ln332_reg_1753     |   10   |
|      trunc_ln3_reg_1480      |   30   |
|     trunc_ln422_reg_1884     |    9   |
|         wh_1_reg_725         |   32   |
|         wh_2_reg_692         |   32   |
|          wh_reg_603          |   32   |
|          wi_reg_681          |   32   |
+------------------------------+--------+
|             Total            |  3525  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_229           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_241           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_253           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_265           |  p0  |   3  |   9  |   27   ||    15   |
|            grp_access_fu_401           |  p0  |   5  |   9  |   45   ||    27   |
|            grp_access_fu_401           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_413           |  p0  |   5  |   9  |   45   ||    27   |
|            grp_access_fu_413           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_425           |  p0  |   5  |   9  |   45   ||    27   |
|            grp_access_fu_425           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_437           |  p0  |   5  |   9  |   45   ||    27   |
|            grp_access_fu_437           |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_449           |  p0  |   2  |  10  |   20   ||    9    |
|            grp_access_fu_468           |  p0  |   2  |  10  |   20   ||    9    |
|            grp_access_fu_487           |  p0  |   2  |  10  |   20   ||    9    |
|            grp_access_fu_506           |  p0  |   2  |  10  |   20   ||    9    |
|               ko_reg_547               |  p0  |   2  |  30  |   60   ||    9    |
|              co_1_reg_647              |  p0  |   2  |  30  |   60   ||    9    |
| grp_dataflow_parent_loop_proc14_fu_736 |  p6  |   2  |   9  |   18   ||    9    |
| grp_dataflow_parent_loop_proc14_fu_736 |  p7  |   2  |   9  |   18   ||    9    |
| grp_dataflow_parent_loop_proc14_fu_736 |  p14 |   2  |  32  |   64   ||    9    |
| grp_dataflow_parent_loop_proc14_fu_736 |  p15 |   2  |  10  |   20   ||    9    |
|               grp_fu_1450              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1450              |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1457              |  p0  |   2  |  10  |   20   ||    9    |
|               grp_fu_1457              |  p1  |   2  |  10  |   20   ||    9    |
|               grp_fu_1464              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1464              |  p1  |   2  |   9  |   18   ||    9    |
|               grp_fu_1472              |  p0  |   2  |   9  |   18   ||    9    |
|               grp_fu_1472              |  p1  |   2  |   9  |   18   ||    9    |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |  1012  ||  18.318 ||   366   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   62   |   33   |  4205  |  4634  |
|   Memory  |   32   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   366  |
|  Register |    -   |    -   |    -   |  3525  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   40   |   62   |   52   |  7730  |  5000  |
+-----------+--------+--------+--------+--------+--------+
