Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 849d283421f1487cbb4597da2373e9b5 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Computer_behav xil_defaultlib.Computer -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port addressm of mode out cannot be associated with actual port addressm of mode in [C:/Users/user/os/os.srcs/sources_1/new/Computer.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit computer in library work failed.
