// Seed: 2244029201
module module_0 (
    input wand id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire id_8
);
  assign id_7 = id_0;
endmodule
module module_1 (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  tri0  id_4,
    output uwire id_5,
    output tri0  id_6,
    input  uwire id_7
);
  wire id_9, id_10;
  rtran (1, 1'b0, 1);
  wire id_11;
  assign id_6 = 1;
  module_0(
      id_2, id_2, id_1, id_7, id_7, id_1, id_7, id_5, id_2
  );
endmodule
