{
  "title": "GitHub Vhdl Languages Daily Trending",
  "description": "Daily Trending of Vhdl Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 22 Sep 2025 07:16:48 GMT",
  "items": [
    {
      "title": "open-logic/open-logic",
      "url": "https://github.com/open-logic/open-logic",
      "description": "Open Logic FPGA Standard Library",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "763",
      "forks": "86",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/12606595?s=40&v=4",
          "name": "obruendl",
          "url": "https://github.com/obruendl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67621520?s=40&v=4",
          "name": "rbrglez",
          "url": "https://github.com/rbrglez"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/177758541?s=40&v=4",
          "name": "tiago-gomes-enclustra",
          "url": "https://github.com/tiago-gomes-enclustra"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3243291?s=40&v=4",
          "name": "LukiLeu",
          "url": "https://github.com/LukiLeu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1317640?s=40&v=4",
          "name": "gckoeppel",
          "url": "https://github.com/gckoeppel"
        }
      ]
    },
    {
      "title": "Digital-EDA/Digital-IDE",
      "url": "https://github.com/Digital-EDA/Digital-IDE",
      "description": "All in one vscode plugin for HDL development",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "903",
      "forks": "65",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/59416203?s=40&v=4",
          "name": "LSTM-Kirigaya",
          "url": "https://github.com/LSTM-Kirigaya"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38045864?s=40&v=4",
          "name": "Nitcloud",
          "url": "https://github.com/Nitcloud"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/58103154?s=40&v=4",
          "name": "zznjupt",
          "url": "https://github.com/zznjupt"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/44538953?s=40&v=4",
          "name": "AIRmisuzu",
          "url": "https://github.com/AIRmisuzu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/57036763?s=40&v=4",
          "name": "light-ly",
          "url": "https://github.com/light-ly"
        }
      ]
    },
    {
      "title": "stnolting/neorv32",
      "url": "https://github.com/stnolting/neorv32",
      "description": "üñ•Ô∏è A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.",
      "language": "VHDL",
      "languageColor": "#adb2cb",
      "stars": "1,862",
      "forks": "279",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/22944758?s=40&v=4",
          "name": "stnolting",
          "url": "https://github.com/stnolting"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38422348?s=40&v=4",
          "name": "umarcor",
          "url": "https://github.com/umarcor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/29815957?s=40&v=4",
          "name": "akaeba",
          "url": "https://github.com/akaeba"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9783727?s=40&v=4",
          "name": "LukasP46",
          "url": "https://github.com/LukasP46"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6671137?s=40&v=4",
          "name": "zipotron",
          "url": "https://github.com/zipotron"
        }
      ]
    }
  ]
}