{
  "Top": "im_load",
  "RtlTop": "im_load",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ]},
  "Args": {
    "video": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "pointer"
        ],
        "dataType": "VIDEO_STREAM",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "kinds": ["struct"],
            "dataType": "aesl_anonymous1",
            "structImpl": "flat-field",
            "dataPack": true,
            "fields": {"p": {
                "order": "0",
                "dataType": "ap_uint",
                "dataWidth": "8",
                "interfaceRef": "video",
                "bitMap": "7:0",
                "portRef": "TDATA",
                "structImpl": "interface",
                "dataPack": true
              }}
          },
          "user": {
            "order": "1",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "video",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          },
          "last": {
            "order": "2",
            "dataType": "ap_uint",
            "dataWidth": "1",
            "interfaceRef": "video",
            "bitMap": "0:0",
            "portRef": "TDATA",
            "structImpl": "interface",
            "dataPack": true
          }
        }
      }
    },
    "mem": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "8",
        "arraySizes": ["307200"],
        "multiInterfaceRef": [
          "mem_V_address0",
          "mem_V_q0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "922561",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "im_load",
    "Version": "1.0",
    "DisplayName": "Im_load",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/im_load_cor.cpp"],
    "Vhdl": [
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/im_load.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/im_load.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/projets\/esirem\/soc\/tp4v2\/hls\/im_load\/solution1\/.autopilot\/db\/im_load.design.xml",
    "DebugDir": "C:\/projets\/esirem\/soc\/tp4v2\/hls\/im_load\/solution1\/.debug",
    "ProtoInst": ["C:\/projets\/esirem\/soc\/tp4v2\/hls\/im_load\/solution1\/.debug\/im_load.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "video",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "mem_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "19",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "19"
        }},
      "bundle_name": "mem_V",
      "bundle_role": "address0"
    },
    "mem_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "mem_V",
      "bundle_role": "q0"
    },
    "video": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "video",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "8",
        "TLAST": "1",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "video_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "video_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "video_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "video_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "video_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "mem_V_address0": {
      "dir": "out",
      "width": "19"
    },
    "mem_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_V_q0": {
      "dir": "in",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "im_load"},
    "Info": {"im_load": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"im_load": {
        "Latency": {
          "LatencyBest": "922561",
          "LatencyAvg": "922561",
          "LatencyWorst": "922561",
          "PipelineII": "922562",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.467"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "480",
            "Latency": "922560",
            "PipelineII": "",
            "PipelineDepth": "1922",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "640",
                "Latency": "1920",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          }],
        "Area": {
          "FF": "63",
          "LUT": "199",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "im_load",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-02 08:37:26 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
