# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

impl_lib: DIFF_CLK_RCVR
impl_cell: DIFF_CLK_RCVR
root_dir: gen_outputs/ip_blocks/DIFF_CLK_RCVR
lay_class: bag.layout.util.IPMarginTemplate

lef_config:
  detail_layers: [3, 4, 5]

params:
  cls_name: xbase.layout.mos.top.GenericWrapper
  params:
    cls_name: bag3_analog.layout.amplifier.diffamp.DiffAmpSelfBiased
    params:
      seg_dict:
        tail_p: 24
        gm_p: 12
        gm_n: 6
        tail_n: 8
      draw_taps: BOTH
      pinfo:
        lch: 36
        top_layer: 4
        row_specs:
          - mos_type: nch
            width: 4
            threshold: standard
            bot_wires:
              data: [sup, sig_in]
              shared: [sup]
            top_wires: [sig_in]
            flip: True
          - mos_type: nch
            width: 4
            threshold: standard
            bot_wires:
              - [['sig<0:1>', 'DS_MATCH']]
            top_wires:
              data:
                - [['sig<0:1>', 'G']]
                - [['sig_in<0:1>', 'G_MATCH']]
            flip: True
          - mos_type: pch
            width: 4
            threshold: standard
            bot_wires:
              data:
                - [['sig<0:1>', 'G']]
                - [['sig_in<0:1>', 'G_MATCH']]
            top_wires:
              - [['sig<0:1>', 'DS_MATCH']]
          - mos_type: pch
            width: 110
            threshold: standard
            bot_wires: [sig_in]
            top_wires:
              data: [sig_in, sup]
              shared: [sup]
        tr_widths:
          sup: {2: 2}
        tr_spaces: {}

model_params: {view_name: ''}
