To implement a one bit mux (2:1) using Structural Design in Verilog.
