

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Mar 16 15:24:01 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                   Modules                  |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |          |            |            |     |
    |                   & Loops                  |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ atax*                                     |  Timing|  -0.26|     1087|  5.435e+03|         -|     1088|     -|  dataflow|     -|  10 (~0%)|  8718 (~0%)|  16453 (1%)|    -|
    | + compute_tmp                              |  Timing|  -0.26|     1070|  5.350e+03|         -|     1070|     -|        no|     -|   5 (~0%)|  3449 (~0%)|  7852 (~0%)|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_9_1     |       -|   2.56|       18|     90.000|         -|       18|     -|        no|     -|         -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_9_1                         |      II|   3.65|       16|     80.000|         2|        2|     8|       yes|     -|         -|           -|           -|    -|
    |  + compute_tmp_Pipeline_VITIS_LOOP_14_2    |  Timing|  -0.26|     1035|  5.175e+03|         -|     1035|     -|        no|     -|   5 (~0%)|  1430 (~0%)|  7379 (~0%)|    -|
    |   o VITIS_LOOP_14_2                        |      II|   3.65|     1033|  5.165e+03|       266|      256|     4|       yes|     -|         -|           -|           -|    -|
    | + compute_y_out                            |  Timing|  -0.26|     1087|  5.435e+03|         -|     1087|     -|        no|     -|   5 (~0%)|  5203 (~0%)|  8505 (~0%)|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_40_1  |       -|   2.56|       18|     90.000|         -|       18|     -|        no|     -|         -|    14 (~0%)|    97 (~0%)|    -|
    |   o VITIS_LOOP_40_1                        |      II|   3.65|       16|     80.000|         2|        2|     8|       yes|     -|         -|           -|           -|    -|
    |  + compute_y_out_Pipeline_VITIS_LOOP_45_2  |  Timing|  -0.26|     1034|  5.170e+03|         -|     1034|     -|        no|     -|   5 (~0%)|  3166 (~0%)|  7693 (~0%)|    -|
    |   o VITIS_LOOP_45_2                        |      II|   3.65|     1032|  5.160e+03|       265|      256|     4|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------+----------+
| Interface      | Bitwidth |
+----------------+----------+
| A_address0     | 10       |
| A_address1     | 10       |
| A_d0           | 32       |
| A_d1           | 32       |
| A_q0           | 32       |
| A_q1           | 32       |
| x_address0     | 5        |
| x_address1     | 5        |
| x_d0           | 32       |
| x_d1           | 32       |
| x_q0           | 32       |
| x_q1           | 32       |
| y_out_address0 | 5        |
| y_out_address1 | 5        |
| y_out_d0       | 32       |
| y_out_d1       | 32       |
| y_out_q0       | 32       |
| y_out_q1       | 32       |
+----------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| A        | in        | float*   |
| x        | in        | float*   |
| y_out    | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+----------------+---------+----------+
| Argument | HW Interface   | HW Type | HW Usage |
+----------+----------------+---------+----------+
| A        | A_address0     | port    | offset   |
| A        | A_ce0          | port    |          |
| A        | A_d0           | port    |          |
| A        | A_q0           | port    |          |
| A        | A_we0          | port    |          |
| A        | A_address1     | port    | offset   |
| A        | A_ce1          | port    |          |
| A        | A_d1           | port    |          |
| A        | A_q1           | port    |          |
| A        | A_we1          | port    |          |
| x        | x_address0     | port    | offset   |
| x        | x_ce0          | port    |          |
| x        | x_d0           | port    |          |
| x        | x_q0           | port    |          |
| x        | x_we0          | port    |          |
| x        | x_address1     | port    | offset   |
| x        | x_ce1          | port    |          |
| x        | x_d1           | port    |          |
| x        | x_q1           | port    |          |
| x        | x_we1          | port    |          |
| y_out    | y_out_address0 | port    | offset   |
| y_out    | y_out_ce0      | port    |          |
| y_out    | y_out_d0       | port    |          |
| y_out    | y_out_q0       | port    |          |
| y_out    | y_out_we0      | port    |          |
| y_out    | y_out_address1 | port    | offset   |
| y_out    | y_out_ce1      | port    |          |
| y_out    | y_out_d1       | port    |          |
| y_out    | y_out_q1       | port    |          |
| y_out    | y_out_we1      | port    |          |
+----------+----------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                       | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+--------------------------------------------+-----+--------+--------------+------+---------+---------+
| + atax                                     | 10  |        |              |      |         |         |
|  + compute_tmp                             | 5   |        |              |      |         |         |
|   + compute_tmp_Pipeline_VITIS_LOOP_9_1    | 0   |        |              |      |         |         |
|     add_ln9_fu_121_p2                      | -   |        | add_ln9      | add  | fabric  | 0       |
|   + compute_tmp_Pipeline_VITIS_LOOP_14_2   | 5   |        |              |      |         |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add          | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_s        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_s      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_17       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_17     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_18       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_18     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_19       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_19     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_20       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_20     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_21       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_21     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_22       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_22     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_23       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_23     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1185_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1186_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_24       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_24     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2193_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2194_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_25       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_25     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3201_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3202_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_4_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_4_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_5_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_5_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_6_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_6_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_7_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_7_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_14     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_14   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_15     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_15   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_16     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_16   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_17     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_17   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_18     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_18   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_19     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_19   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_1_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_1_7_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_14     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_14   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_15     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_15   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_16     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_16   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_17     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_17   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_18     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_18   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_19     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_19   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_2_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_2_7_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_14     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_14   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_15     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_15   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_16     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_16   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_17     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_17   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_18     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_18   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_19     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_19   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U3       | 3   |        | mul_3_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U2      | 2   |        | add65_3_7_7  | fadd | fulldsp | 4       |
|     add_ln14_fu_2636_p2                    | -   |        | add_ln14     | add  | fabric  | 0       |
|  + compute_y_out                           | 5   |        |              |      |         |         |
|   + compute_y_out_Pipeline_VITIS_LOOP_40_1 | 0   |        |              |      |         |         |
|     add_ln40_fu_125_p2                     | -   |        | add_ln40     | add  | fabric  | 0       |
|   + compute_y_out_Pipeline_VITIS_LOOP_45_2 | 5   |        |              |      |         |         |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul          | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add          | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_s        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_s      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_8        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_8      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_9        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_9      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_10       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_10     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_11       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_11     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_12       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_12     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_13       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_13     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_14       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_14     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1183_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1185_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_15       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_15     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2190_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2192_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_16       | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_16     | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_1   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_1 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_2   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_2 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_3   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_3 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_4   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_4 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_5   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_5 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_6   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_6 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3197_7   | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3199_7 | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_4_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_4_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_5_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_5_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_6_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_6_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_7_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_7_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_8      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_8    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_9      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_9    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_10     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_10   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_11     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_11   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_12     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_12   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_13     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_13   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_1_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_1_7_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_8      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_8    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_9      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_9    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_10     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_10   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_11     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_11   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_12     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_12   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_13     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_13   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_2_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_2_7_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3        | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3      | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_s      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_s    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_8      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_8    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_9      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_9    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_10     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_10   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_11     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_11   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_12     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_12   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_13     | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_13   | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_1_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_1_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_2_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_2_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_3_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_3_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_4_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_4_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_5_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_5_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_6_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_6_7  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7      | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7    | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_1    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_1  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_2    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_2  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_3    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_3  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_4    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_4  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_5    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_5  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_6    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_6  | fadd | fulldsp | 4       |
|     fmul_32ns_32ns_32_4_max_dsp_1_U45      | 3   |        | mul_3_7_7    | fmul | maxdsp  | 3       |
|     fadd_32ns_32ns_32_5_full_dsp_1_U44     | 2   |        | add65_3_7_7  | fadd | fulldsp | 4       |
|     add_ln45_fu_3335_p2                    | -   |        | add_ln45     | add  | fabric  | 0       |
+--------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+---------+------+------+--------+----------+---------+------+---------+
| Name    | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------+------+------+--------+----------+---------+------+---------+
| + atax  | 0    | 0    |        |          |         |      |         |
|   tmp_U | -    | -    |        | tmp      | ram_t2p | auto | 1       |
+---------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+-----------------------------------------------+
| Type     | Options  | Location                                      |
+----------+----------+-----------------------------------------------+
| inline   | off      | ../atax/generate/atax.cpp:4 in compute_tmp    |
| unroll   | factor=4 | ../atax/generate/atax.cpp:10 in compute_tmp   |
| pipeline | II=1     | ../atax/generate/atax.cpp:16 in compute_tmp   |
| unroll   | factor=4 | ../atax/generate/atax.cpp:17 in compute_tmp   |
| inline   | off      | ../atax/generate/atax.cpp:38 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:41 in compute_y_out |
| pipeline | II=1     | ../atax/generate/atax.cpp:47 in compute_y_out |
| unroll   | factor=4 | ../atax/generate/atax.cpp:48 in compute_y_out |
| dataflow |          | ../atax/generate/atax.cpp:72 in atax          |
+----------+----------+-----------------------------------------------+


