# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do uart_apb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:11 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v 
# -- Compiling module apb_rx_dp
# 
# Top level modules:
# 	apb_rx_dp
# End time: 16:43:11 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:11 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v 
# -- Compiling module apb_rx_cp
# 
# Top level modules:
# 	apb_rx_cp
# End time: 16:43:11 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_rx {D:/Verilog/uart_apb/apb_rx/apb_rx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_rx" D:/Verilog/uart_apb/apb_rx/apb_rx.v 
# -- Compiling module apb_rx
# 
# Top level modules:
# 	apb_rx
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_tx {D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_tx" D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v 
# -- Compiling module apb_tx_dp
# 
# Top level modules:
# 	apb_tx_dp
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_tx {D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_tx" D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v 
# -- Compiling module apb_tx_cp
# 
# Top level modules:
# 	apb_tx_cp
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/apb_tx {D:/Verilog/uart_apb/apb_tx/apb_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/apb_tx" D:/Verilog/uart_apb/apb_tx/apb_tx.v 
# -- Compiling module apb_tx
# 
# Top level modules:
# 	apb_tx
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/aESSENTIALS {D:/Verilog/aESSENTIALS/REGISTER.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/aESSENTIALS" D:/Verilog/aESSENTIALS/REGISTER.v 
# -- Compiling module REG
# -- Compiling module LatchN
# -- Compiling module LatchN_gate
# -- Compiling module SyncRegN
# -- Compiling module PipeRegS
# -- Compiling module PipeReg
# 
# Top level modules:
# 	REG
# 	LatchN
# 	LatchN_gate
# 	SyncRegN
# 	PipeRegS
# 	PipeReg
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/aESSENTIALS {D:/Verilog/aESSENTIALS/baud_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/aESSENTIALS" D:/Verilog/aESSENTIALS/baud_counter.v 
# -- Compiling module baud_counter
# 
# Top level modules:
# 	baud_counter
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/uart_apb {D:/Verilog/uart_apb/uart_apb/uart_apb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/uart_apb" D:/Verilog/uart_apb/uart_apb/uart_apb.v 
# -- Compiling module uart_apb
# 
# Top level modules:
# 	uart_apb
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/uart_apb {D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/uart_apb" D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v 
# -- Compiling module uart_apb_cp
# 
# Top level modules:
# 	uart_apb_cp
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/uart_apb {D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/uart_apb" D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v 
# -- Compiling module uart_apb_dp
# 
# Top level modules:
# 	uart_apb_dp
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/uart_apb/uart_apb {D:/Verilog/uart_apb/uart_apb/uart_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:12 on Jan 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/uart_apb/uart_apb" D:/Verilog/uart_apb/uart_apb/uart_tb.v 
# -- Compiling module uart_tb
# 
# Top level modules:
# 	uart_tb
# End time: 16:43:12 on Jan 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  uart_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" uart_tb 
# Start time: 16:43:12 on Jan 21,2020
# Loading work.uart_tb
# Loading work.uart_apb
# Loading work.uart_apb_cp
# Loading work.uart_apb_dp
# Loading work.apb_rx
# Loading work.apb_rx_cp
# Loading work.apb_rx_dp
# Loading work.baud_counter
# Loading work.PipeReg
# Loading work.apb_tx
# Loading work.apb_tx_cp
# Loading work.apb_tx_dp
# ** Warning: (vsim-3015) D:/Verilog/uart_apb/uart_apb/uart_apb.v(84): [PCDPC] - Port size (10) does not match connection size (32) for port 'rx_data'. The port definition is at: D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb/uart0/dp File: D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v
# ** Warning: (vsim-3015) D:/Verilog/uart_apb/uart_apb/uart_apb.v(84): [PCDPC] - Port size (10) does not match connection size (32) for port 'rx_data'. The port definition is at: D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /uart_tb/uart1/dp File: D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Verilog/uart_apb/uart_apb/uart_tb.v(363)
#    Time: 2200 ps  Iteration: 0  Instance: /uart_tb
# 1
# Break in Module uart_tb at D:/Verilog/uart_apb/uart_apb/uart_tb.v line 363
# End time: 16:46:52 on Jan 21,2020, Elapsed time: 0:03:40
# Errors: 0, Warnings: 2
