{"&cites=3272172000239961923&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"The prospects for multivalued logic: A technology and applications view","url":"https://ieeexplore.ieee.org/abstract/document/1675860/","authors":["KC Smith"],"year":1981,"numCitations":390,"pdf":"http://www.eecg.toronto.edu/~pagiamt/kcsmith/01675860.pdf","citationUrl":"http://scholar.google.com/scholar?cites=7367719115906781902&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:zpJ6BIBlP2YJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7367719115906781902&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org","p":1,"exp":1596876806722},{"title":"The current mode fuzzy logic integrated circuits fabricated by the standard CMOS process","url":"https://www.computer.org/csdl/trans/tc/1986/02/01676734.pdf","authors":["T Yamakawa","T Yamakawa T Miki"],"year":1986,"numCitations":242,"citationUrl":"http://scholar.google.com/scholar?cites=1363900999820070687&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:H08Tq7uM7RIJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1363900999820070687&hl=en&as_sdt=2005&sciodt=0,5","publication":"computer.org"},{"title":"Current-mode CMOS multiple-valued logic circuits","url":"https://ieeexplore.ieee.org/abstract/document/272112/","authors":["KW Current"],"year":1994,"numCitations":220,"citationUrl":"http://scholar.google.com/scholar?cites=9257011112214363859&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:035hkY-Cd4AJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9257011112214363859&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A 32* 32-bit multiplier using multiple-valued MOS current-mode circuits","url":"https://ieeexplore.ieee.org/abstract/document/268/","authors":["S Kawahito","S Kawahito M Kameyama","S Kawahito M Kameyama T Higuchi…"],"year":1988,"numCitations":149,"pdf":"https://www.researchgate.net/profile/Shoji_Kawahito/publication/2975317_A_32_X_32-bit_Multiplier_Using_Multiple-valued_Mos_Current-Mode_Circuits/links/0046351dad4f5e35af000000/A-32-X-32-bit-Multiplier-Using-Multiple-valued-Mos-Current-Mode-Circuits.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3835650308427127099&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:O5lqJKL3OjUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3835650308427127099&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A multiplier chip with multiple-valued bidirectional current-mode logic circuits","url":"https://ieeexplore.ieee.org/abstract/document/50/","authors":["M Kameyama","M Kameyama S Kawahito","M Kameyama S Kawahito T Higuchi"],"year":1988,"numCitations":112,"pdf":"https://www.researchgate.net/profile/Shoji_Kawahito/publication/220475681_A_Multiplier_Chip_with_Multiple-Valued_Bidirectional_Current-Mode_Logic_Circuits/links/54aa891c0cf2ce2df6689707/A-Multiplier-Chip-with-Multiple-Valued-Bidirectional-Current-Mode-Logic-Circuits.pdf","citationUrl":"http://scholar.google.com/scholar?cites=12500891040174095276&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:rLtwISsWfK0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12500891040174095276&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Representation of multivalued functions using the direct cover method","url":"https://ieeexplore.ieee.org/abstract/document/1675867/","authors":["G Pomper","G Pomper JR Armstrong"],"year":1981,"numCitations":75,"pdf":"https://www.computer.org/csdl/trans/tc/1981/09/01675867.pdf","citationUrl":"http://scholar.google.com/scholar?cites=15429775328843706990&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:brLQP-mSIdYJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=15429775328843706990&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design and implementation of quaternary NMOS integrated circuits for pipelined image processing","url":"https://ieeexplore.ieee.org/abstract/document/1052666/","authors":["M Kameyama","M Kameyama T Hanyu…"],"year":1987,"numCitations":71,"citationUrl":"http://scholar.google.com/scholar?cites=7506781625101101867&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:K6uUih1yLWgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=7506781625101101867&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Logic design of multivalued I2L logic circuits","url":"https://ieeexplore.ieee.org/abstract/document/1675410/","authors":["EJ McCluskey"],"year":1979,"numCitations":65,"citationUrl":"http://scholar.google.com/scholar?cites=4202823090394885930&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Ku_LTFVtUzoJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4202823090394885930&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Multiple-valued logic charge-coupled devices","url":"https://ieeexplore.ieee.org/abstract/document/1675862/","authors":["HG Kerkhoff","HG Kerkhoff ML Tervoert"],"year":1981,"numCitations":64,"citationUrl":"http://scholar.google.com/scholar?cites=6971692935349367983&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:r3SZfsltwGAJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=6971692935349367983&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Current-mode CMOS high-radix circuits","url":"https://ci.nii.ac.jp/naid/10026003356/","authors":["SP Onnewee"],"year":1986,"numCitations":61,"citationUrl":"http://scholar.google.com/scholar?cites=843549779321471570&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:UsLQEg7ktAsJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","publication":"ci.nii.ac.jp"}]}