<stg><name>Conv8</name>


<trans_list>

<trans id="315" from="1" to="2">
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="2" to="3">
<condition id="32">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="3" to="4">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="4" to="10">
<condition id="52">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="4" to="5">
<condition id="58">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="6">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="6" to="7">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="7" to="8">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="8" to="9">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="9" to="3">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="10" to="2">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
:0  %BlockBuffer_val_0_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
:1  %BlockBuffer_val_0_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
:2  %BlockBuffer_val_0_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
:3  %BlockBuffer_val_0_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:4  %BlockBuffer_val_1_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
:5  %BlockBuffer_val_1_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:6  %BlockBuffer_val_1_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_4"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
:7  %BlockBuffer_val_1_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
:8  %BlockBuffer_val_2_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
:9  %BlockBuffer_val_2_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:10  %BlockBuffer_val_2_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
:11  %BlockBuffer_val_2_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:12  %BlockBuffer_val_3_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
:13  %BlockBuffer_val_3_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:14  %BlockBuffer_val_3_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
:15  %BlockBuffer_val_3_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
:16  %BlockBuffer_val_4_V = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
:17  %BlockBuffer_val_4_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:18  %BlockBuffer_val_4_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
:19  %BlockBuffer_val_4_V_3 = alloca i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %kernel_val_4_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_4_r"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %kernel_val_4_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_3_r"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %kernel_val_4_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_2_r"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %kernel_val_4_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_1_r"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %kernel_val_4_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_4_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_4_V_0_r"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %kernel_val_3_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_4_r"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %kernel_val_3_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_3_r"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %kernel_val_3_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_2_r"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %kernel_val_3_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_1_r"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %kernel_val_3_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_3_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_3_V_0_r"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %kernel_val_2_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_4_r"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %kernel_val_2_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_3_r"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %kernel_val_2_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_2_r"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %kernel_val_2_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_1_r"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %kernel_val_2_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_2_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_2_V_0_r"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %kernel_val_1_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_4_r"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %kernel_val_1_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_3_r"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %kernel_val_1_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_2_r"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %kernel_val_1_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_1_r"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %kernel_val_1_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_1_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_1_V_0_r"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %kernel_val_0_V_4_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_4_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_4_r"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %kernel_val_0_V_3_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_3_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_3_r"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %kernel_val_0_V_2_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_2_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_2_r"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %kernel_val_0_V_1_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_1_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_1_r"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %kernel_val_0_V_0_r = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_val_0_V_0_read)

]]></Node>
<StgValue><ssdm name="kernel_val_0_V_0_r"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
:45  %LineBuffer_val_1_V = alloca [28 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
:46  %LineBuffer_val_2_V = alloca [28 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_2_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
:47  %LineBuffer_val_3_V = alloca [28 x i32], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_3_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="64">
<![CDATA[
:48  %LineBuffer_val_4_V = alloca [28 x i24], align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="48" op_0_bw="32">
<![CDATA[
:49  %OP2_V_0_cast = sext i32 %kernel_val_4_V_4_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_0_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="48" op_0_bw="32">
<![CDATA[
:50  %OP2_V_0_1 = sext i32 %kernel_val_4_V_3_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_0_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="48" op_0_bw="32">
<![CDATA[
:51  %OP2_V_0_2 = sext i32 %kernel_val_4_V_2_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_0_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="48" op_0_bw="32">
<![CDATA[
:52  %OP2_V_0_3 = sext i32 %kernel_val_4_V_1_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_0_3"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="32">
<![CDATA[
:53  %OP2_V_0_4 = sext i32 %kernel_val_4_V_0_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_0_4"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="48" op_0_bw="32">
<![CDATA[
:54  %OP2_V_1 = sext i32 %kernel_val_3_V_4_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="48" op_0_bw="32">
<![CDATA[
:55  %OP2_V_1_1 = sext i32 %kernel_val_3_V_3_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="48" op_0_bw="32">
<![CDATA[
:56  %OP2_V_1_2 = sext i32 %kernel_val_3_V_2_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="48" op_0_bw="32">
<![CDATA[
:57  %OP2_V_1_3 = sext i32 %kernel_val_3_V_1_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="48" op_0_bw="32">
<![CDATA[
:58  %OP2_V_1_4 = sext i32 %kernel_val_3_V_0_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="48" op_0_bw="32">
<![CDATA[
:59  %OP2_V_2 = sext i32 %kernel_val_2_V_4_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="48" op_0_bw="32">
<![CDATA[
:60  %OP2_V_2_1 = sext i32 %kernel_val_2_V_3_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="48" op_0_bw="32">
<![CDATA[
:61  %OP2_V_2_2 = sext i32 %kernel_val_2_V_2_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="48" op_0_bw="32">
<![CDATA[
:62  %OP2_V_2_3 = sext i32 %kernel_val_2_V_1_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="48" op_0_bw="32">
<![CDATA[
:63  %OP2_V_2_4 = sext i32 %kernel_val_2_V_0_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="48" op_0_bw="32">
<![CDATA[
:64  %OP2_V_3 = sext i32 %kernel_val_1_V_4_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="48" op_0_bw="32">
<![CDATA[
:65  %OP2_V_3_1 = sext i32 %kernel_val_1_V_3_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="48" op_0_bw="32">
<![CDATA[
:66  %OP2_V_3_2 = sext i32 %kernel_val_1_V_2_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="48" op_0_bw="32">
<![CDATA[
:67  %OP2_V_3_3 = sext i32 %kernel_val_1_V_1_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="32">
<![CDATA[
:68  %OP2_V_3_4 = sext i32 %kernel_val_1_V_0_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_4"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="48" op_0_bw="32">
<![CDATA[
:69  %OP2_V_4 = sext i32 %kernel_val_0_V_4_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="48" op_0_bw="32">
<![CDATA[
:70  %OP2_V_4_1 = sext i32 %kernel_val_0_V_3_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="48" op_0_bw="32">
<![CDATA[
:71  %OP2_V_4_2 = sext i32 %kernel_val_0_V_2_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="48" op_0_bw="32">
<![CDATA[
:72  %OP2_V_4_3 = sext i32 %kernel_val_0_V_1_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="48" op_0_bw="32">
<![CDATA[
:73  %OP2_V_4_4 = sext i32 %kernel_val_0_V_0_r to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:74  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_13, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:1  %i_cast = zext i5 %i to i6

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:2  %exitcond = icmp eq i5 %i, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %i_13 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond, label %1, label %.preheader57.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader57.preheader:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="10">
<![CDATA[
.preheader57.preheader:1  %p_shl2_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader57.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="7">
<![CDATA[
.preheader57.preheader:3  %p_shl3_cast = zext i7 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57.preheader:4  %tmp_161 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader57.preheader:5  %tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %i, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader57.preheader:6  %icmp = icmp ne i3 %tmp_207, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader57.preheader:7  %tmp_142 = add i6 %i_cast, -4

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader57.preheader:8  %tmp_162 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_142, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader57.preheader:9  %tmp_163 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_142, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="9">
<![CDATA[
.preheader57.preheader:10  %p_shl1_cast = sext i9 %tmp_163 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader57.preheader:11  %tmp_164 = sub i11 %tmp_162, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:12  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader57:0  %j = phi i5 [ 0, %.preheader57.preheader ], [ %j_11, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:16  %exitcond1 = icmp eq i5 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:18  %j_11 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
.preheader56.preheader:2  %tmp_144 = zext i5 %j to i64

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="5">
<![CDATA[
.preheader56.preheader:3  %tmp_144_cast = zext i5 %j to i11

]]></Node>
<StgValue><ssdm name="tmp_144_cast"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader56.preheader:4  %tmp_165 = add i11 %tmp_161, %tmp_144_cast

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="11">
<![CDATA[
.preheader56.preheader:5  %tmp_181_cast = sext i11 %tmp_165 to i64

]]></Node>
<StgValue><ssdm name="tmp_181_cast"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:6  %src_0_val_V_addr = getelementptr [784 x i24]* %src_0_val_V, i64 0, i64 %tmp_181_cast

]]></Node>
<StgValue><ssdm name="src_0_val_V_addr"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:7  %LineBuffer_val_1_V_s = getelementptr [28 x i32]* %LineBuffer_val_1_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="LineBuffer_val_1_V_s"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:8  %BlockBuffer_val_0_V_9 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_9"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:9  %LineBuffer_val_2_V_s = getelementptr [28 x i32]* %LineBuffer_val_2_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="LineBuffer_val_2_V_s"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:10  %BlockBuffer_val_1_V_9 = load i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_9"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:11  %LineBuffer_val_3_V_s = getelementptr [28 x i32]* %LineBuffer_val_3_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="LineBuffer_val_3_V_s"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:12  %BlockBuffer_val_2_V_7 = load i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_7"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader56.preheader:13  %LineBuffer_val_4_V_s = getelementptr [28 x i24]* %LineBuffer_val_4_V, i64 0, i64 %tmp_144

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V_s"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="5">
<![CDATA[
.preheader56.preheader:14  %LineBuffer_val_4_V_1 = load i24* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="10">
<![CDATA[
.preheader56.preheader:16  %src_0_val_V_load = load i24* %src_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_0_val_V_load"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader56.preheader:22  %tmp_208 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %j, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader56.preheader:23  %icmp2 = icmp ne i3 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56.preheader:24  %or_cond = and i1 %icmp, %icmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56.preheader:25  br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.0:128  %tmp_146 = add i5 %j, -4

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:1  %BlockBuffer_val_0_V_6 = load i32* %BlockBuffer_val_0_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:2  %BlockBuffer_val_0_V_7 = load i32* %BlockBuffer_val_0_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:3  %BlockBuffer_val_0_V_8 = load i32* %BlockBuffer_val_0_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_8"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:4  %BlockBuffer_val_1_V_6 = load i32* %BlockBuffer_val_1_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_6"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:5  %BlockBuffer_val_1_V_7 = load i32* %BlockBuffer_val_1_V_4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_7"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:6  %BlockBuffer_val_1_V_8 = load i32* %BlockBuffer_val_1_V_5

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_8"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:7  %BlockBuffer_val_2_V_4 = load i32* %BlockBuffer_val_2_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:8  %BlockBuffer_val_2_V_5 = load i32* %BlockBuffer_val_2_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:9  %BlockBuffer_val_2_V_6 = load i32* %BlockBuffer_val_2_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:10  %BlockBuffer_val_3_V_4 = load i32* %BlockBuffer_val_3_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:11  %BlockBuffer_val_3_V_5 = load i32* %BlockBuffer_val_3_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_5"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:12  %BlockBuffer_val_3_V_6 = load i32* %BlockBuffer_val_3_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:13  %BlockBuffer_val_4_V_4 = load i32* %BlockBuffer_val_4_V_1

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_4"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:14  %BlockBuffer_val_4_V_5 = load i32* %BlockBuffer_val_4_V_2

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
.preheader57:15  %BlockBuffer_val_4_V_6 = load i32* %BlockBuffer_val_4_V_3

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader57:17  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:19  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader56.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader56.preheader:0  %tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str66)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader56.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:8  %BlockBuffer_val_0_V_9 = load i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:10  %BlockBuffer_val_1_V_9 = load i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_9"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
.preheader56.preheader:12  %BlockBuffer_val_2_V_7 = load i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="5">
<![CDATA[
.preheader56.preheader:14  %LineBuffer_val_4_V_1 = load i24* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name="LineBuffer_val_4_V_1"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="24">
<![CDATA[
.preheader56.preheader:15  %BlockBuffer_val_3_V_7 = zext i24 %LineBuffer_val_4_V_1 to i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_7"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="10">
<![CDATA[
.preheader56.preheader:16  %src_0_val_V_load = load i24* %src_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_0_val_V_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="24">
<![CDATA[
.preheader56.preheader:17  %BlockBuffer_val_4_V_7 = zext i24 %src_0_val_V_load to i32

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_7"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader56.preheader:18  store i32 %BlockBuffer_val_1_V_9, i32* %LineBuffer_val_1_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader56.preheader:19  store i32 %BlockBuffer_val_2_V_7, i32* %LineBuffer_val_2_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader56.preheader:20  store i32 %BlockBuffer_val_3_V_7, i32* %LineBuffer_val_3_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="24" op_1_bw="5">
<![CDATA[
.preheader56.preheader:21  store i24 %src_0_val_V_load, i24* %LineBuffer_val_4_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:0  %BlockBuffer_val_0_V_10 = load i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_0_V_10"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:1  %BlockBuffer_val_1_V_10 = load i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_1_V_10"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:5  %OP1_V_0_cast = sext i32 %BlockBuffer_val_0_V_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_0_cast"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:6  %p_Val2_s = mul i48 %OP2_V_0_cast, %OP1_V_0_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:7  %OP1_V_0_1 = sext i32 %BlockBuffer_val_0_V_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_0_1"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:8  %p_Val2_73_0_1 = mul i48 %OP2_V_0_1, %OP1_V_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_0_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:9  %tmp_166 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_s, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:10  %tmp_412_0_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_166, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_0_1"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:11  %p_Val2_74_0_1 = add i48 %tmp_412_0_1, %p_Val2_73_0_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_0_1"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:12  %OP1_V_0_2 = sext i32 %BlockBuffer_val_0_V_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_0_2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:13  %p_Val2_73_0_2 = mul i48 %OP2_V_0_2, %OP1_V_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_0_2"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:14  %tmp_167 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_0_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:15  %tmp_412_0_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_167, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_0_2"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:16  %p_Val2_74_0_2 = add i48 %tmp_412_0_2, %p_Val2_73_0_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_0_2"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:17  %OP1_V_0_3 = sext i32 %BlockBuffer_val_0_V_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_0_3"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:18  %p_Val2_73_0_3 = mul i48 %OP2_V_0_3, %OP1_V_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_0_3"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:19  %tmp_168 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_0_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:22  %OP1_V_0_4 = sext i32 %BlockBuffer_val_0_V_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_0_4"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:23  %p_Val2_73_0_4 = mul i48 %OP2_V_0_4, %OP1_V_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_0_4"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:27  %OP1_V_1 = sext i32 %BlockBuffer_val_1_V_10 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:28  %p_Val2_73_1 = mul i48 %OP2_V_1, %OP1_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_1"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1  store i32 %BlockBuffer_val_4_V_7, i32* %BlockBuffer_val_4_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2  store i32 %BlockBuffer_val_4_V_6, i32* %BlockBuffer_val_4_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:3  store i32 %BlockBuffer_val_4_V_5, i32* %BlockBuffer_val_4_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  store i32 %BlockBuffer_val_3_V_7, i32* %BlockBuffer_val_3_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:6  store i32 %BlockBuffer_val_3_V_6, i32* %BlockBuffer_val_3_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  store i32 %BlockBuffer_val_3_V_5, i32* %BlockBuffer_val_3_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  store i32 %BlockBuffer_val_2_V_7, i32* %BlockBuffer_val_2_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:10  store i32 %BlockBuffer_val_2_V_6, i32* %BlockBuffer_val_2_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:11  store i32 %BlockBuffer_val_2_V_5, i32* %BlockBuffer_val_2_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:13  store i32 %BlockBuffer_val_1_V_9, i32* %BlockBuffer_val_1_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:14  store i32 %BlockBuffer_val_1_V_8, i32* %BlockBuffer_val_1_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:15  store i32 %BlockBuffer_val_1_V_7, i32* %BlockBuffer_val_1_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:16  store i32 %BlockBuffer_val_1_V_6, i32* %BlockBuffer_val_1_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17  store i32 %BlockBuffer_val_0_V_9, i32* %BlockBuffer_val_0_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:18  store i32 %BlockBuffer_val_0_V_8, i32* %BlockBuffer_val_0_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:19  store i32 %BlockBuffer_val_0_V_7, i32* %BlockBuffer_val_0_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:20  store i32 %BlockBuffer_val_0_V_6, i32* %BlockBuffer_val_0_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:2  %BlockBuffer_val_2_V_8 = load i32* %BlockBuffer_val_2_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_2_V_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:20  %tmp_412_0_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_168, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_0_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:21  %p_Val2_74_0_3 = add i48 %tmp_412_0_3, %p_Val2_73_0_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_0_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:24  %tmp_169 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_0_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:25  %tmp_412_0_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_169, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_0_4"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:26  %p_Val2_74_0_4 = add i48 %tmp_412_0_4, %p_Val2_73_0_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_0_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:29  %tmp_170 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_0_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:30  %tmp_412_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_170, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:31  %p_Val2_74_1 = add i48 %tmp_412_1, %p_Val2_73_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_1"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:32  %OP1_V_1_1 = sext i32 %BlockBuffer_val_1_V_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:33  %p_Val2_73_1_1 = mul i48 %OP2_V_1_1, %OP1_V_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_1_1"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:34  %tmp_171 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:35  %tmp_412_1_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_171, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_1_1"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:36  %p_Val2_74_1_1 = add i48 %tmp_412_1_1, %p_Val2_73_1_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_1_1"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:37  %OP1_V_1_2 = sext i32 %BlockBuffer_val_1_V_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:38  %p_Val2_73_1_2 = mul i48 %OP2_V_1_2, %OP1_V_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_1_2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:39  %tmp_172 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_1_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:40  %tmp_412_1_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_172, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_1_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:41  %p_Val2_74_1_2 = add i48 %tmp_412_1_2, %p_Val2_73_1_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_1_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:42  %OP1_V_1_3 = sext i32 %BlockBuffer_val_1_V_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_3"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:43  %p_Val2_73_1_3 = mul i48 %OP2_V_1_3, %OP1_V_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_1_3"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:44  %tmp_173 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_1_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:47  %OP1_V_1_4 = sext i32 %BlockBuffer_val_1_V_9 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_1_4"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:48  %p_Val2_73_1_4 = mul i48 %OP2_V_1_4, %OP1_V_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_1_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:52  %OP1_V_2 = sext i32 %BlockBuffer_val_2_V_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:53  %p_Val2_73_2 = mul i48 %OP2_V_2, %OP1_V_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:12  store i32 %BlockBuffer_val_2_V_4, i32* %BlockBuffer_val_2_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="223" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:3  %BlockBuffer_val_3_V_8 = load i32* %BlockBuffer_val_3_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_3_V_8"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:45  %tmp_412_1_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_173, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_1_3"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:46  %p_Val2_74_1_3 = add i48 %tmp_412_1_3, %p_Val2_73_1_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_1_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:49  %tmp_174 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_1_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:50  %tmp_412_1_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_174, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_1_4"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:51  %p_Val2_74_1_4 = add i48 %tmp_412_1_4, %p_Val2_73_1_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_1_4"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:54  %tmp_175 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_1_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:55  %tmp_412_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_175, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_2"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:56  %p_Val2_74_2 = add i48 %tmp_412_2, %p_Val2_73_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_2"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:57  %OP1_V_2_1 = sext i32 %BlockBuffer_val_2_V_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_1"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:58  %p_Val2_73_2_1 = mul i48 %OP2_V_2_1, %OP1_V_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_2_1"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:59  %tmp_176 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:60  %tmp_412_2_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_176, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_2_1"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:61  %p_Val2_74_2_1 = add i48 %tmp_412_2_1, %p_Val2_73_2_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_2_1"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:62  %OP1_V_2_2 = sext i32 %BlockBuffer_val_2_V_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_2"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:63  %p_Val2_73_2_2 = mul i48 %OP2_V_2_2, %OP1_V_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_2_2"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:64  %tmp_177 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_2_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:65  %tmp_412_2_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_177, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_2_2"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:66  %p_Val2_74_2_2 = add i48 %tmp_412_2_2, %p_Val2_73_2_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_2_2"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:67  %OP1_V_2_3 = sext i32 %BlockBuffer_val_2_V_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_3"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:68  %p_Val2_73_2_3 = mul i48 %OP2_V_2_3, %OP1_V_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_2_3"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:69  %tmp_178 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_2_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:72  %OP1_V_2_4 = sext i32 %BlockBuffer_val_2_V_7 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_2_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:73  %p_Val2_73_2_4 = mul i48 %OP2_V_2_4, %OP1_V_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_2_4"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:77  %OP1_V_3 = sext i32 %BlockBuffer_val_3_V_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:78  %p_Val2_73_3 = mul i48 %OP2_V_3, %OP1_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_3"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  store i32 %BlockBuffer_val_3_V_4, i32* %BlockBuffer_val_3_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="250" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:4  %BlockBuffer_val_4_V_8 = load i32* %BlockBuffer_val_4_V

]]></Node>
<StgValue><ssdm name="BlockBuffer_val_4_V_8"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:70  %tmp_412_2_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_178, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_2_3"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:71  %p_Val2_74_2_3 = add i48 %tmp_412_2_3, %p_Val2_73_2_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_2_3"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:74  %tmp_179 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_2_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:75  %tmp_412_2_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_179, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_2_4"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:76  %p_Val2_74_2_4 = add i48 %tmp_412_2_4, %p_Val2_73_2_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_2_4"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:79  %tmp_180 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_2_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:80  %tmp_412_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_180, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_3"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:81  %p_Val2_74_3 = add i48 %tmp_412_3, %p_Val2_73_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_3"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:82  %OP1_V_3_1 = sext i32 %BlockBuffer_val_3_V_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_1"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:83  %p_Val2_73_3_1 = mul i48 %OP2_V_3_1, %OP1_V_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_3_1"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:84  %tmp_181 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:85  %tmp_412_3_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_181, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_3_1"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:86  %p_Val2_74_3_1 = add i48 %tmp_412_3_1, %p_Val2_73_3_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_3_1"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:87  %OP1_V_3_2 = sext i32 %BlockBuffer_val_3_V_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_2"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:88  %p_Val2_73_3_2 = mul i48 %OP2_V_3_2, %OP1_V_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_3_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:89  %tmp_182 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_3_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:90  %tmp_412_3_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_182, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_3_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:91  %p_Val2_74_3_2 = add i48 %tmp_412_3_2, %p_Val2_73_3_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_3_2"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:92  %OP1_V_3_3 = sext i32 %BlockBuffer_val_3_V_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_3"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:93  %p_Val2_73_3_3 = mul i48 %OP2_V_3_3, %OP1_V_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_3_3"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:94  %tmp_183 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_3_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="48" op_0_bw="24">
<![CDATA[
.preheader.preheader.0:97  %OP1_V_3_4 = zext i24 %LineBuffer_val_4_V_1 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_3_4"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:98  %p_Val2_73_3_4 = mul i48 %OP2_V_3_4, %OP1_V_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_3_4"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:102  %OP1_V_4 = sext i32 %BlockBuffer_val_4_V_8 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:103  %p_Val2_73_4 = mul i48 %OP2_V_4, %OP1_V_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_4"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str66, i32 %tmp_143)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:4  store i32 %BlockBuffer_val_4_V_4, i32* %BlockBuffer_val_4_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:21  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:95  %tmp_412_3_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_183, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_3_3"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:96  %p_Val2_74_3_3 = add i48 %tmp_412_3_3, %p_Val2_73_3_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_3_3"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:99  %tmp_184 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_3_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:100  %tmp_412_3_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_184, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_3_4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:101  %p_Val2_74_3_4 = add i48 %tmp_412_3_4, %p_Val2_73_3_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_3_4"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:104  %tmp_185 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_3_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:105  %tmp_412_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_185, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_4"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:106  %p_Val2_74_4 = add i48 %tmp_412_4, %p_Val2_73_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_4"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:107  %OP1_V_4_1 = sext i32 %BlockBuffer_val_4_V_4 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_1"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:108  %p_Val2_73_4_1 = mul i48 %OP2_V_4_1, %OP1_V_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_73_4_1"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:109  %tmp_186 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:110  %tmp_412_4_1 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_186, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_4_1"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:111  %p_Val2_74_4_1 = add i48 %tmp_412_4_1, %p_Val2_73_4_1

]]></Node>
<StgValue><ssdm name="p_Val2_74_4_1"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:112  %OP1_V_4_2 = sext i32 %BlockBuffer_val_4_V_5 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_2"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:113  %p_Val2_73_4_2 = mul i48 %OP2_V_4_2, %OP1_V_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_73_4_2"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:114  %tmp_187 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_4_1, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:115  %tmp_412_4_2 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_187, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_4_2"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:116  %p_Val2_74_4_2 = add i48 %tmp_412_4_2, %p_Val2_73_4_2

]]></Node>
<StgValue><ssdm name="p_Val2_74_4_2"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="48" op_0_bw="32">
<![CDATA[
.preheader.preheader.0:117  %OP1_V_4_3 = sext i32 %BlockBuffer_val_4_V_6 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_3"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:118  %p_Val2_73_4_3 = mul i48 %OP2_V_4_3, %OP1_V_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_73_4_3"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:119  %tmp_188 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_4_2, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:120  %tmp_412_4_3 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_188, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_4_3"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:121  %p_Val2_74_4_3 = add i48 %tmp_412_4_3, %p_Val2_73_4_3

]]></Node>
<StgValue><ssdm name="p_Val2_74_4_3"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="48" op_0_bw="24">
<![CDATA[
.preheader.preheader.0:122  %OP1_V_4_4 = zext i24 %src_0_val_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_4_4"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:123  %p_Val2_73_4_4 = mul i48 %OP2_V_4_4, %OP1_V_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_73_4_4"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:124  %tmp_189 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_4_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
.preheader.preheader.0:125  %tmp_412_4_4 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %tmp_189, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_412_4_4"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader.preheader.0:126  %p_Val2_74_4_4 = add i48 %tmp_412_4_4, %p_Val2_73_4_4

]]></Node>
<StgValue><ssdm name="p_Val2_74_4_4"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader.0:127  %sum_V_4_4 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_74_4_4, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="sum_V_4_4"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="11" op_0_bw="5">
<![CDATA[
.preheader.preheader.0:129  %tmp_147_cast = zext i5 %tmp_146 to i11

]]></Node>
<StgValue><ssdm name="tmp_147_cast"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.0:130  %tmp_190 = add i11 %tmp_164, %tmp_147_cast

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="11">
<![CDATA[
.preheader.preheader.0:131  %tmp_206_cast = sext i11 %tmp_190 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.0:132  %dst_val_V_addr = getelementptr [576 x i32]* %dst_val_V, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="dst_val_V_addr"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.preheader.preheader.0:133  store i32 %sum_V_4_4, i32* %dst_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:134  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
