read_verilog ../top.v
proc
json -o result.out
design -reset
read_json result.out
