
ChaSouRo_A.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009cd0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  08009e60  08009e60  0000ae60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3ac  0800a3ac  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a3ac  0800a3ac  0000b3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3b4  0800a3b4  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3b4  0800a3b4  0000b3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3b8  0800a3b8  0000b3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a3bc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005864  200001d8  0800a594  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005a3c  0800a594  0000ca3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a1ad  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dbf  00000000  00000000  000263b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001878  00000000  00000000  0002a178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ff  00000000  00000000  0002b9f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029fa3  00000000  00000000  0002ccef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e161  00000000  00000000  00056c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001002c9  00000000  00000000  00074df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001750bc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007644  00000000  00000000  00175100  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0017c744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009e48 	.word	0x08009e48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009e48 	.word	0x08009e48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <adxl_write_reg>:


/* --------------------------------------------------------------------------
 * Fonctions internes de lecture/Ã©criture registre
 * -------------------------------------------------------------------------- */
static HAL_StatusTypeDef adxl_write_reg(uint8_t reg, uint8_t value) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af04      	add	r7, sp, #16
 8000eda:	4603      	mov	r3, r0
 8000edc:	460a      	mov	r2, r1
 8000ede:	71fb      	strb	r3, [r7, #7]
 8000ee0:	4613      	mov	r3, r2
 8000ee2:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(ctx->hi2c, ctx->address, reg,
 8000ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8000f14 <adxl_write_reg+0x40>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	6818      	ldr	r0, [r3, #0]
 8000eea:	4b0a      	ldr	r3, [pc, #40]	@ (8000f14 <adxl_write_reg+0x40>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	791b      	ldrb	r3, [r3, #4]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	b29a      	uxth	r2, r3
 8000ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8000efa:	9302      	str	r3, [sp, #8]
 8000efc:	2301      	movs	r3, #1
 8000efe:	9301      	str	r3, [sp, #4]
 8000f00:	1dbb      	adds	r3, r7, #6
 8000f02:	9300      	str	r3, [sp, #0]
 8000f04:	2301      	movs	r3, #1
 8000f06:	f001 f9a5 	bl	8002254 <HAL_I2C_Mem_Write>
 8000f0a:	4603      	mov	r3, r0
                             I2C_MEMADD_SIZE_8BIT, &value, 1, HAL_MAX_DELAY);
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	200001f8 	.word	0x200001f8

08000f18 <adxl_read_reg>:

static HAL_StatusTypeDef adxl_read_reg(uint8_t reg, uint8_t *value) {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af04      	add	r7, sp, #16
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]
    return HAL_I2C_Mem_Read(ctx->hi2c, ctx->address, reg,
 8000f24:	4b0b      	ldr	r3, [pc, #44]	@ (8000f54 <adxl_read_reg+0x3c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	6818      	ldr	r0, [r3, #0]
 8000f2a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <adxl_read_reg+0x3c>)
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	791b      	ldrb	r3, [r3, #4]
 8000f30:	4619      	mov	r1, r3
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	b29a      	uxth	r2, r3
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3a:	9302      	str	r3, [sp, #8]
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	f001 fa99 	bl	800247c <HAL_I2C_Mem_Read>
 8000f4a:	4603      	mov	r3, r0
                            I2C_MEMADD_SIZE_8BIT, value, 1, HAL_MAX_DELAY);
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	200001f8 	.word	0x200001f8

08000f58 <ADXL345_Init>:

/* --------------------------------------------------------------------------
 * Initialisation du capteur
 * -------------------------------------------------------------------------- */
HAL_StatusTypeDef ADXL345_Init(ADXL345_HandleTypeDef *hadxl, I2C_HandleTypeDef *hi2c)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]

	ctx = hadxl;
 8000f62:	4a23      	ldr	r2, [pc, #140]	@ (8000ff0 <ADXL345_Init+0x98>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6013      	str	r3, [r2, #0]
    ctx->hi2c = hi2c;
 8000f68:	4b21      	ldr	r3, [pc, #132]	@ (8000ff0 <ADXL345_Init+0x98>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	601a      	str	r2, [r3, #0]
    ctx->address = ADXL345_I2C_ADDR << 1;     // HAL = adresse 8 bits
 8000f70:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff0 <ADXL345_Init+0x98>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	22a6      	movs	r2, #166	@ 0xa6
 8000f76:	711a      	strb	r2, [r3, #4]
    ctx->scale_mg_lsb = 3.9f;                 // sensibilitÃ© typique
 8000f78:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff0 <ADXL345_Init+0x98>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8000ff4 <ADXL345_Init+0x9c>)
 8000f7e:	609a      	str	r2, [r3, #8]

    uint8_t devid = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73bb      	strb	r3, [r7, #14]

    /* Lire lâID de lâADXL345 */
    if (adxl_read_reg(ADXL345_REG_DEVID, &devid) != HAL_OK)
 8000f84:	f107 030e 	add.w	r3, r7, #14
 8000f88:	4619      	mov	r1, r3
 8000f8a:	2000      	movs	r0, #0
 8000f8c:	f7ff ffc4 	bl	8000f18 <adxl_read_reg>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <ADXL345_Init+0x42>
        return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e026      	b.n	8000fe8 <ADXL345_Init+0x90>

    if (devid != ADXL345_DEVID_EXPECTED)
 8000f9a:	7bbb      	ldrb	r3, [r7, #14]
 8000f9c:	2be5      	cmp	r3, #229	@ 0xe5
 8000f9e:	d001      	beq.n	8000fa4 <ADXL345_Init+0x4c>
        return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
 8000fa2:	e021      	b.n	8000fe8 <ADXL345_Init+0x90>

    /* 100 Hz */
    if (adxl_write_reg(ADXL345_REG_BW_RATE, 0x0A) != HAL_OK)
 8000fa4:	210a      	movs	r1, #10
 8000fa6:	202c      	movs	r0, #44	@ 0x2c
 8000fa8:	f7ff ff94 	bl	8000ed4 <adxl_write_reg>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <ADXL345_Init+0x5e>
        return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e018      	b.n	8000fe8 <ADXL345_Init+0x90>

    /* Full resolution, Â±2g */
    uint8_t format = ADXL345_FULL_RES | ADXL345_RANGE_2G;
 8000fb6:	2308      	movs	r3, #8
 8000fb8:	73fb      	strb	r3, [r7, #15]
    if (adxl_write_reg(ADXL345_REG_DATA_FORMAT, format) != HAL_OK)
 8000fba:	7bfb      	ldrb	r3, [r7, #15]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	2031      	movs	r0, #49	@ 0x31
 8000fc0:	f7ff ff88 	bl	8000ed4 <adxl_write_reg>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <ADXL345_Init+0x76>
        return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e00c      	b.n	8000fe8 <ADXL345_Init+0x90>

    /* Mode mesure */
    if (adxl_write_reg(ADXL345_REG_POWER_CTL, ADXL345_MEASURE_MODE) != HAL_OK)
 8000fce:	2108      	movs	r1, #8
 8000fd0:	202d      	movs	r0, #45	@ 0x2d
 8000fd2:	f7ff ff7f 	bl	8000ed4 <adxl_write_reg>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <ADXL345_Init+0x88>
        return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e003      	b.n	8000fe8 <ADXL345_Init+0x90>

    HAL_Delay(10);
 8000fe0:	200a      	movs	r0, #10
 8000fe2:	f000 fdb5 	bl	8001b50 <HAL_Delay>

    return HAL_OK;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3710      	adds	r7, #16
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	200001f8 	.word	0x200001f8
 8000ff4:	4079999a 	.word	0x4079999a

08000ff8 <ADXL345_ReadXYZ>:
/* --------------------------------------------------------------------------
 * Lecture XYZ
 * -------------------------------------------------------------------------- */
HAL_StatusTypeDef ADXL345_ReadXYZ(ADXL345_HandleTypeDef *hadxl,
                                  int16_t *x, int16_t *y, int16_t *z)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	@ 0x28
 8000ffc:	af04      	add	r7, sp, #16
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	603b      	str	r3, [r7, #0]
    uint8_t buf[6];

    if (HAL_I2C_Mem_Read(hadxl->hi2c, hadxl->address, ADXL345_REG_DATAX0,
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	6818      	ldr	r0, [r3, #0]
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	791b      	ldrb	r3, [r3, #4]
 800100e:	4619      	mov	r1, r3
 8001010:	f04f 33ff 	mov.w	r3, #4294967295
 8001014:	9302      	str	r3, [sp, #8]
 8001016:	2306      	movs	r3, #6
 8001018:	9301      	str	r3, [sp, #4]
 800101a:	f107 0310 	add.w	r3, r7, #16
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2301      	movs	r3, #1
 8001022:	2232      	movs	r2, #50	@ 0x32
 8001024:	f001 fa2a 	bl	800247c <HAL_I2C_Mem_Read>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <ADXL345_ReadXYZ+0x3a>
                         I2C_MEMADD_SIZE_8BIT, buf, 6, HAL_MAX_DELAY) != HAL_OK)
    {
        return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e01e      	b.n	8001070 <ADXL345_ReadXYZ+0x78>
    }

    *x = (int16_t)((buf[1] << 8) | buf[0]);
 8001032:	7c7b      	ldrb	r3, [r7, #17]
 8001034:	b21b      	sxth	r3, r3
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	7c3b      	ldrb	r3, [r7, #16]
 800103c:	b21b      	sxth	r3, r3
 800103e:	4313      	orrs	r3, r2
 8001040:	b21a      	sxth	r2, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((buf[3] << 8) | buf[2]);
 8001046:	7cfb      	ldrb	r3, [r7, #19]
 8001048:	b21b      	sxth	r3, r3
 800104a:	021b      	lsls	r3, r3, #8
 800104c:	b21a      	sxth	r2, r3
 800104e:	7cbb      	ldrb	r3, [r7, #18]
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b21a      	sxth	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)((buf[5] << 8) | buf[4]);
 800105a:	7d7b      	ldrb	r3, [r7, #21]
 800105c:	b21b      	sxth	r3, r3
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	7d3b      	ldrb	r3, [r7, #20]
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21a      	sxth	r2, r3
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	801a      	strh	r2, [r3, #0]

    return HAL_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <ADXL_TaskRead>:

/* --------------------------------------------------------------------------
 * TÃ¢che FreeRTOS : lecture ADXL345
 * -------------------------------------------------------------------------- */
static void ADXL_TaskRead(void *argument)
{
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
    ADXL345_Data_t sample;

    for (;;) {
        if (ADXL345_ReadXYZ(ctx, &sample.x, &sample.y, &sample.z) == HAL_OK) {
 8001080:	4b0d      	ldr	r3, [pc, #52]	@ (80010b8 <ADXL_TaskRead+0x40>)
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	f107 0308 	add.w	r3, r7, #8
 8001088:	1d1c      	adds	r4, r3, #4
 800108a:	f107 0308 	add.w	r3, r7, #8
 800108e:	1c9a      	adds	r2, r3, #2
 8001090:	f107 0108 	add.w	r1, r7, #8
 8001094:	4623      	mov	r3, r4
 8001096:	f7ff ffaf 	bl	8000ff8 <ADXL345_ReadXYZ>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d107      	bne.n	80010b0 <ADXL_TaskRead+0x38>
            xQueueSend(xADXL_Queue, &sample, 0);
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <ADXL_TaskRead+0x44>)
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	f107 0108 	add.w	r1, r7, #8
 80010a8:	2300      	movs	r3, #0
 80010aa:	2200      	movs	r2, #0
 80010ac:	f004 fc04 	bl	80058b8 <xQueueGenericSend>
        }
        vTaskDelay(pdMS_TO_TICKS(100));   // 10 Hz
 80010b0:	2064      	movs	r0, #100	@ 0x64
 80010b2:	f005 f88d 	bl	80061d0 <vTaskDelay>
        if (ADXL345_ReadXYZ(ctx, &sample.x, &sample.y, &sample.z) == HAL_OK) {
 80010b6:	e7e3      	b.n	8001080 <ADXL_TaskRead+0x8>
 80010b8:	200001f8 	.word	0x200001f8
 80010bc:	200001f4 	.word	0x200001f4

080010c0 <ADXL_TaskPrint>:

/* --------------------------------------------------------------------------
 * TÃ¢che FreeRTOS : affichage UART
 * -------------------------------------------------------------------------- */
static void ADXL_TaskPrint(void *argument)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    ADXL345_Data_t data;

    for (;;) {
        if (xQueueReceive(xADXL_Queue, &data, portMAX_DELAY) == pdPASS) {
 80010c8:	4b0b      	ldr	r3, [pc, #44]	@ (80010f8 <ADXL_TaskPrint+0x38>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f107 0108 	add.w	r1, r7, #8
 80010d0:	f04f 32ff 	mov.w	r2, #4294967295
 80010d4:	4618      	mov	r0, r3
 80010d6:	f004 fcf1 	bl	8005abc <xQueueReceive>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d1f3      	bne.n	80010c8 <ADXL_TaskPrint+0x8>
            printf("ADXL345 => X=%6d  Y=%6d  Z=%6d\r\n", data.x, data.y, data.z);
 80010e0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80010e4:	4619      	mov	r1, r3
 80010e6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010ea:	461a      	mov	r2, r3
 80010ec:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80010f0:	4802      	ldr	r0, [pc, #8]	@ (80010fc <ADXL_TaskPrint+0x3c>)
 80010f2:	f006 fecf 	bl	8007e94 <iprintf>
        if (xQueueReceive(xADXL_Queue, &data, portMAX_DELAY) == pdPASS) {
 80010f6:	e7e7      	b.n	80010c8 <ADXL_TaskPrint+0x8>
 80010f8:	200001f4 	.word	0x200001f4
 80010fc:	08009e60 	.word	0x08009e60

08001100 <ADXL345_StartTasks>:
/* --------------------------------------------------------------------------
 * Lancement automatique des tÃ¢ches FreeRTOS
 * (appelÃ© depuis main.c)
 * -------------------------------------------------------------------------- */
void ADXL345_StartTasks(ADXL345_HandleTypeDef *hadxl)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af02      	add	r7, sp, #8
 8001106:	6078      	str	r0, [r7, #4]
    ctx = hadxl;
 8001108:	4a14      	ldr	r2, [pc, #80]	@ (800115c <ADXL345_StartTasks+0x5c>)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6013      	str	r3, [r2, #0]

    if (xADXL_Queue == NULL) {
 800110e:	4b14      	ldr	r3, [pc, #80]	@ (8001160 <ADXL345_StartTasks+0x60>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d107      	bne.n	8001126 <ADXL345_StartTasks+0x26>
        xADXL_Queue = xQueueCreate(10, sizeof(ADXL345_Data_t));
 8001116:	2200      	movs	r2, #0
 8001118:	2106      	movs	r1, #6
 800111a:	200a      	movs	r0, #10
 800111c:	f004 fb72 	bl	8005804 <xQueueGenericCreate>
 8001120:	4603      	mov	r3, r0
 8001122:	4a0f      	ldr	r2, [pc, #60]	@ (8001160 <ADXL345_StartTasks+0x60>)
 8001124:	6013      	str	r3, [r2, #0]
    }

    xTaskCreate(ADXL_TaskRead,  "ADXL_Read",  256, NULL, 2, NULL);
 8001126:	2300      	movs	r3, #0
 8001128:	9301      	str	r3, [sp, #4]
 800112a:	2302      	movs	r3, #2
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2300      	movs	r3, #0
 8001130:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001134:	490b      	ldr	r1, [pc, #44]	@ (8001164 <ADXL345_StartTasks+0x64>)
 8001136:	480c      	ldr	r0, [pc, #48]	@ (8001168 <ADXL345_StartTasks+0x68>)
 8001138:	f004 ff12 	bl	8005f60 <xTaskCreate>
    xTaskCreate(ADXL_TaskPrint, "ADXL_Print", 256, NULL, 1, NULL);
 800113c:	2300      	movs	r3, #0
 800113e:	9301      	str	r3, [sp, #4]
 8001140:	2301      	movs	r3, #1
 8001142:	9300      	str	r3, [sp, #0]
 8001144:	2300      	movs	r3, #0
 8001146:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800114a:	4908      	ldr	r1, [pc, #32]	@ (800116c <ADXL345_StartTasks+0x6c>)
 800114c:	4808      	ldr	r0, [pc, #32]	@ (8001170 <ADXL345_StartTasks+0x70>)
 800114e:	f004 ff07 	bl	8005f60 <xTaskCreate>
}
 8001152:	bf00      	nop
 8001154:	3708      	adds	r7, #8
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	200001f8 	.word	0x200001f8
 8001160:	200001f4 	.word	0x200001f4
 8001164:	08009e84 	.word	0x08009e84
 8001168:	08001079 	.word	0x08001079
 800116c:	08009e90 	.word	0x08009e90
 8001170:	080010c1 	.word	0x080010c1

08001174 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001174:	b480      	push	{r7}
 8001176:	b085      	sub	sp, #20
 8001178:	af00      	add	r7, sp, #0
 800117a:	60f8      	str	r0, [r7, #12]
 800117c:	60b9      	str	r1, [r7, #8]
 800117e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4a07      	ldr	r2, [pc, #28]	@ (80011a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001184:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	4a06      	ldr	r2, [pc, #24]	@ (80011a4 <vApplicationGetIdleTaskMemory+0x30>)
 800118a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2280      	movs	r2, #128	@ 0x80
 8001190:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001192:	bf00      	nop
 8001194:	3714      	adds	r7, #20
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000204 	.word	0x20000204
 80011a4:	20000258 	.word	0x20000258

080011a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80011a8:	b5b0      	push	{r4, r5, r7, lr}
 80011aa:	b08e      	sub	sp, #56	@ 0x38
 80011ac:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, StartTask1, osPriorityNormal, 0, 128);
 80011ae:	4b14      	ldr	r3, [pc, #80]	@ (8001200 <MX_FREERTOS_Init+0x58>)
 80011b0:	f107 041c 	add.w	r4, r7, #28
 80011b4:	461d      	mov	r5, r3
 80011b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f004 f99d 	bl	8005508 <osThreadCreate>
 80011ce:	4603      	mov	r3, r0
 80011d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001204 <MX_FREERTOS_Init+0x5c>)
 80011d2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, StartTask2, osPriorityIdle, 0, 128);
 80011d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001208 <MX_FREERTOS_Init+0x60>)
 80011d6:	463c      	mov	r4, r7
 80011d8:	461d      	mov	r5, r3
 80011da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 80011e6:	463b      	mov	r3, r7
 80011e8:	2100      	movs	r1, #0
 80011ea:	4618      	mov	r0, r3
 80011ec:	f004 f98c 	bl	8005508 <osThreadCreate>
 80011f0:	4603      	mov	r3, r0
 80011f2:	4a06      	ldr	r2, [pc, #24]	@ (800120c <MX_FREERTOS_Init+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80011f6:	bf00      	nop
 80011f8:	3738      	adds	r7, #56	@ 0x38
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bdb0      	pop	{r4, r5, r7, pc}
 80011fe:	bf00      	nop
 8001200:	08009ea4 	.word	0x08009ea4
 8001204:	200001fc 	.word	0x200001fc
 8001208:	08009ec8 	.word	0x08009ec8
 800120c:	20000200 	.word	0x20000200

08001210 <StartTask1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask1 */
void StartTask1(void const * argument)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask1 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001218:	2001      	movs	r0, #1
 800121a:	f004 f9c1 	bl	80055a0 <osDelay>
 800121e:	e7fb      	b.n	8001218 <StartTask1+0x8>

08001220 <StartTask2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask2 */
void StartTask2(void const * argument)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask2 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001228:	2001      	movs	r0, #1
 800122a:	f004 f9b9 	bl	80055a0 <osDelay>
 800122e:	e7fb      	b.n	8001228 <StartTask2+0x8>

08001230 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	@ 0x28
 8001234:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001236:	f107 0314 	add.w	r3, r7, #20
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001246:	4b32      	ldr	r3, [pc, #200]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800124a:	4a31      	ldr	r2, [pc, #196]	@ (8001310 <MX_GPIO_Init+0xe0>)
 800124c:	f043 0304 	orr.w	r3, r3, #4
 8001250:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001252:	4b2f      	ldr	r3, [pc, #188]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	613b      	str	r3, [r7, #16]
 800125c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800125e:	4b2c      	ldr	r3, [pc, #176]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001262:	4a2b      	ldr	r2, [pc, #172]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001264:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001268:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800126a:	4b29      	ldr	r3, [pc, #164]	@ (8001310 <MX_GPIO_Init+0xe0>)
 800126c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800126e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001276:	4b26      	ldr	r3, [pc, #152]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800127a:	4a25      	ldr	r2, [pc, #148]	@ (8001310 <MX_GPIO_Init+0xe0>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001282:	4b23      	ldr	r3, [pc, #140]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001284:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800128e:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001292:	4a1f      	ldr	r2, [pc, #124]	@ (8001310 <MX_GPIO_Init+0xe0>)
 8001294:	f043 0302 	orr.w	r3, r3, #2
 8001298:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129a:	4b1d      	ldr	r3, [pc, #116]	@ (8001310 <MX_GPIO_Init+0xe0>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	607b      	str	r3, [r7, #4]
 80012a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80012a6:	2200      	movs	r2, #0
 80012a8:	2120      	movs	r1, #32
 80012aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012ae:	f000 ff03 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80012b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012b8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80012c2:	f107 0314 	add.w	r3, r7, #20
 80012c6:	4619      	mov	r1, r3
 80012c8:	4812      	ldr	r0, [pc, #72]	@ (8001314 <MX_GPIO_Init+0xe4>)
 80012ca:	f000 fd4b 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012ce:	2303      	movs	r3, #3
 80012d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012d2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012dc:	f107 0314 	add.w	r3, r7, #20
 80012e0:	4619      	mov	r1, r3
 80012e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e6:	f000 fd3d 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012ea:	2320      	movs	r3, #32
 80012ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f2:	2300      	movs	r3, #0
 80012f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f6:	2300      	movs	r3, #0
 80012f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012fa:	f107 0314 	add.w	r3, r7, #20
 80012fe:	4619      	mov	r1, r3
 8001300:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001304:	f000 fd2e 	bl	8001d64 <HAL_GPIO_Init>

}
 8001308:	bf00      	nop
 800130a:	3728      	adds	r7, #40	@ 0x28
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40021000 	.word	0x40021000
 8001314:	48000800 	.word	0x48000800

08001318 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800131c:	4b1b      	ldr	r3, [pc, #108]	@ (800138c <MX_I2C1_Init+0x74>)
 800131e:	4a1c      	ldr	r2, [pc, #112]	@ (8001390 <MX_I2C1_Init+0x78>)
 8001320:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F12981;
 8001322:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <MX_I2C1_Init+0x74>)
 8001324:	4a1b      	ldr	r2, [pc, #108]	@ (8001394 <MX_I2C1_Init+0x7c>)
 8001326:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001328:	4b18      	ldr	r3, [pc, #96]	@ (800138c <MX_I2C1_Init+0x74>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800132e:	4b17      	ldr	r3, [pc, #92]	@ (800138c <MX_I2C1_Init+0x74>)
 8001330:	2201      	movs	r2, #1
 8001332:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001334:	4b15      	ldr	r3, [pc, #84]	@ (800138c <MX_I2C1_Init+0x74>)
 8001336:	2200      	movs	r2, #0
 8001338:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800133a:	4b14      	ldr	r3, [pc, #80]	@ (800138c <MX_I2C1_Init+0x74>)
 800133c:	2200      	movs	r2, #0
 800133e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001340:	4b12      	ldr	r3, [pc, #72]	@ (800138c <MX_I2C1_Init+0x74>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001346:	4b11      	ldr	r3, [pc, #68]	@ (800138c <MX_I2C1_Init+0x74>)
 8001348:	2200      	movs	r2, #0
 800134a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800134c:	4b0f      	ldr	r3, [pc, #60]	@ (800138c <MX_I2C1_Init+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001352:	480e      	ldr	r0, [pc, #56]	@ (800138c <MX_I2C1_Init+0x74>)
 8001354:	f000 fee2 	bl	800211c <HAL_I2C_Init>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800135e:	f000 f91d 	bl	800159c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001362:	2100      	movs	r1, #0
 8001364:	4809      	ldr	r0, [pc, #36]	@ (800138c <MX_I2C1_Init+0x74>)
 8001366:	f001 fc65 	bl	8002c34 <HAL_I2CEx_ConfigAnalogFilter>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001370:	f000 f914 	bl	800159c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	4805      	ldr	r0, [pc, #20]	@ (800138c <MX_I2C1_Init+0x74>)
 8001378:	f001 fca7 	bl	8002cca <HAL_I2CEx_ConfigDigitalFilter>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001382:	f000 f90b 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001386:	bf00      	nop
 8001388:	bd80      	pop	{r7, pc}
 800138a:	bf00      	nop
 800138c:	20000458 	.word	0x20000458
 8001390:	40005400 	.word	0x40005400
 8001394:	00f12981 	.word	0x00f12981

08001398 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b0ac      	sub	sp, #176	@ 0xb0
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	609a      	str	r2, [r3, #8]
 80013ac:	60da      	str	r2, [r3, #12]
 80013ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	2288      	movs	r2, #136	@ 0x88
 80013b6:	2100      	movs	r1, #0
 80013b8:	4618      	mov	r0, r3
 80013ba:	f006 feb3 	bl	8008124 <memset>
  if(i2cHandle->Instance==I2C1)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a21      	ldr	r2, [pc, #132]	@ (8001448 <HAL_I2C_MspInit+0xb0>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d13a      	bne.n	800143e <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80013c8:	2340      	movs	r3, #64	@ 0x40
 80013ca:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d0:	f107 0314 	add.w	r3, r7, #20
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fb29 	bl	8003a2c <HAL_RCCEx_PeriphCLKConfig>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80013e0:	f000 f8dc 	bl	800159c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e4:	4b19      	ldr	r3, [pc, #100]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 80013e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e8:	4a18      	ldr	r2, [pc, #96]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 80013ea:	f043 0302 	orr.w	r3, r3, #2
 80013ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013f0:	4b16      	ldr	r3, [pc, #88]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 80013f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013f4:	f003 0302 	and.w	r3, r3, #2
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80013fc:	23c0      	movs	r3, #192	@ 0xc0
 80013fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001402:	2312      	movs	r3, #18
 8001404:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001408:	2301      	movs	r3, #1
 800140a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800140e:	2303      	movs	r3, #3
 8001410:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001414:	2304      	movs	r3, #4
 8001416:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800141e:	4619      	mov	r1, r3
 8001420:	480b      	ldr	r0, [pc, #44]	@ (8001450 <HAL_I2C_MspInit+0xb8>)
 8001422:	f000 fc9f 	bl	8001d64 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 8001428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 800142c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001430:	6593      	str	r3, [r2, #88]	@ 0x58
 8001432:	4b06      	ldr	r3, [pc, #24]	@ (800144c <HAL_I2C_MspInit+0xb4>)
 8001434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800143e:	bf00      	nop
 8001440:	37b0      	adds	r7, #176	@ 0xb0
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	40005400 	.word	0x40005400
 800144c:	40021000 	.word	0x40021000
 8001450:	48000400 	.word	0x48000400

08001454 <__io_putchar>:
void MX_FREERTOS_Init(void);

/* USER CODE BEGIN PFP */

/* Redirection printf â UART2 */
int __io_putchar(int ch) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 800145c:	1d39      	adds	r1, r7, #4
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
 8001462:	2201      	movs	r2, #1
 8001464:	4803      	ldr	r0, [pc, #12]	@ (8001474 <__io_putchar+0x20>)
 8001466:	f003 fad3 	bl	8004a10 <HAL_UART_Transmit>
    return ch;
 800146a:	687b      	ldr	r3, [r7, #4]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3708      	adds	r7, #8
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000508 	.word	0x20000508

08001478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800147c:	f000 faec 	bl	8001a58 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001480:	f000 f83a 	bl	80014f8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001484:	f7ff fed4 	bl	8001230 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001488:	f000 fa30 	bl	80018ec <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800148c:	f7ff ff44 	bl	8001318 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001490:	f000 f9c0 	bl	8001814 <MX_TIM2_Init>

  /* USER CODE BEGIN 2 */
  printf("\r\n=========================================\r\n");
 8001494:	4811      	ldr	r0, [pc, #68]	@ (80014dc <main+0x64>)
 8001496:	f006 fd65 	bl	8007f64 <puts>
  printf("   DÃ©marrage systÃ¨me FreeRTOS + ADXL345   \r\n");
 800149a:	4811      	ldr	r0, [pc, #68]	@ (80014e0 <main+0x68>)
 800149c:	f006 fd62 	bl	8007f64 <puts>
  printf("=========================================\r\n\r\n");
 80014a0:	4810      	ldr	r0, [pc, #64]	@ (80014e4 <main+0x6c>)
 80014a2:	f006 fd5f 	bl	8007f64 <puts>

  /* --- Initialisation capteur ADXL345 --- */
  if (ADXL345_Init(&hadxl, &hi2c1) != HAL_OK) {
 80014a6:	4910      	ldr	r1, [pc, #64]	@ (80014e8 <main+0x70>)
 80014a8:	4810      	ldr	r0, [pc, #64]	@ (80014ec <main+0x74>)
 80014aa:	f7ff fd55 	bl	8000f58 <ADXL345_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d004      	beq.n	80014be <main+0x46>
      printf("Erreur : ADXL345 introuvable !\r\n");
 80014b4:	480e      	ldr	r0, [pc, #56]	@ (80014f0 <main+0x78>)
 80014b6:	f006 fd55 	bl	8007f64 <puts>
      Error_Handler();
 80014ba:	f000 f86f 	bl	800159c <Error_Handler>
  }

  printf("ADXL345 dÃ©tectÃ© et initialisÃ©.\r\n");
 80014be:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <main+0x7c>)
 80014c0:	f006 fd50 	bl	8007f64 <puts>

  /* --- DÃ©marrage des tÃ¢ches FreeRTOS du driver --- */
  ADXL345_StartTasks(&hadxl);
 80014c4:	4809      	ldr	r0, [pc, #36]	@ (80014ec <main+0x74>)
 80014c6:	f7ff fe1b 	bl	8001100 <ADXL345_StartTasks>


  vTaskStartScheduler();
 80014ca:	f004 feb7 	bl	800623c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Init FreeRTOS (gÃ©nÃ©rÃ© par CubeMX) */
  MX_FREERTOS_Init();
 80014ce:	f7ff fe6b 	bl	80011a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014d2:	f004 f812 	bl	80054fa <osKernelStart>

  /* USER CODE BEGIN 3 */
  while (1)
 80014d6:	bf00      	nop
 80014d8:	e7fd      	b.n	80014d6 <main+0x5e>
 80014da:	bf00      	nop
 80014dc:	08009ee4 	.word	0x08009ee4
 80014e0:	08009f14 	.word	0x08009f14
 80014e4:	08009f44 	.word	0x08009f44
 80014e8:	20000458 	.word	0x20000458
 80014ec:	200004ac 	.word	0x200004ac
 80014f0:	08009f74 	.word	0x08009f74
 80014f4:	08009f94 	.word	0x08009f94

080014f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b096      	sub	sp, #88	@ 0x58
 80014fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2244      	movs	r2, #68	@ 0x44
 8001504:	2100      	movs	r1, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f006 fe0c 	bl	8008124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800150c:	463b      	mov	r3, r7
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
 8001512:	605a      	str	r2, [r3, #4]
 8001514:	609a      	str	r2, [r3, #8]
 8001516:	60da      	str	r2, [r3, #12]
 8001518:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800151a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800151e:	f001 fc2f 	bl	8002d80 <HAL_PWREx_ControlVoltageScaling>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001528:	f000 f838 	bl	800159c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800152c:	2302      	movs	r3, #2
 800152e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001530:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001534:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001536:	2310      	movs	r3, #16
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153a:	2302      	movs	r3, #2
 800153c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800153e:	2302      	movs	r3, #2
 8001540:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001542:	2301      	movs	r3, #1
 8001544:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001546:	230a      	movs	r3, #10
 8001548:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800154a:	2307      	movs	r3, #7
 800154c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800154e:	2302      	movs	r3, #2
 8001550:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001552:	2302      	movs	r3, #2
 8001554:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001556:	f107 0314 	add.w	r3, r7, #20
 800155a:	4618      	mov	r0, r3
 800155c:	f001 fc66 	bl	8002e2c <HAL_RCC_OscConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001566:	f000 f819 	bl	800159c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 800156a:	230f      	movs	r3, #15
 800156c:	603b      	str	r3, [r7, #0]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800156e:	2303      	movs	r3, #3
 8001570:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001572:	2300      	movs	r3, #0
 8001574:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800157e:	463b      	mov	r3, r7
 8001580:	2104      	movs	r1, #4
 8001582:	4618      	mov	r0, r3
 8001584:	f002 f82e 	bl	80035e4 <HAL_RCC_ClockConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800158e:	f000 f805 	bl	800159c <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	3758      	adds	r7, #88	@ 0x58
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015a0:	b672      	cpsid	i
}
 80015a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();

  printf("\r\n ERREUR FATALE â arrÃªt du systÃ¨me\r\n");
 80015a4:	4806      	ldr	r0, [pc, #24]	@ (80015c0 <Error_Handler+0x24>)
 80015a6:	f006 fcdd 	bl	8007f64 <puts>

  while (1)
  {
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015aa:	2120      	movs	r1, #32
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f000 fd9a 	bl	80020e8 <HAL_GPIO_TogglePin>
    HAL_Delay(300);
 80015b4:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80015b8:	f000 faca 	bl	8001b50 <HAL_Delay>
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80015bc:	bf00      	nop
 80015be:	e7f4      	b.n	80015aa <Error_Handler+0xe>
 80015c0:	08009fb8 	.word	0x08009fb8

080015c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b082      	sub	sp, #8
 80015c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <HAL_MspInit+0x4c>)
 80015cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ce:	4a10      	ldr	r2, [pc, #64]	@ (8001610 <HAL_MspInit+0x4c>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80015d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001610 <HAL_MspInit+0x4c>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	607b      	str	r3, [r7, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001610 <HAL_MspInit+0x4c>)
 80015e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <HAL_MspInit+0x4c>)
 80015e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ee:	4b08      	ldr	r3, [pc, #32]	@ (8001610 <HAL_MspInit+0x4c>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f6:	603b      	str	r3, [r7, #0]
 80015f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	210f      	movs	r1, #15
 80015fe:	f06f 0001 	mvn.w	r0, #1
 8001602:	f000 fb86 	bl	8001d12 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40021000 	.word	0x40021000

08001614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001618:	bf00      	nop
 800161a:	e7fd      	b.n	8001618 <NMI_Handler+0x4>

0800161c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001620:	bf00      	nop
 8001622:	e7fd      	b.n	8001620 <HardFault_Handler+0x4>

08001624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001628:	bf00      	nop
 800162a:	e7fd      	b.n	8001628 <MemManage_Handler+0x4>

0800162c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001630:	bf00      	nop
 8001632:	e7fd      	b.n	8001630 <BusFault_Handler+0x4>

08001634 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001638:	bf00      	nop
 800163a:	e7fd      	b.n	8001638 <UsageFault_Handler+0x4>

0800163c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr

0800164a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800164a:	b580      	push	{r7, lr}
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800164e:	f000 fa5f 	bl	8001b10 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001652:	f005 f9fd 	bl	8006a50 <xTaskGetSchedulerState>
 8001656:	4603      	mov	r3, r0
 8001658:	2b01      	cmp	r3, #1
 800165a:	d001      	beq.n	8001660 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800165c:	f005 fcc4 	bl	8006fe8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  return 1;
 8001668:	2301      	movs	r3, #1
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <_kill>:

int _kill(int pid, int sig)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
 800167c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800167e:	f006 fda3 	bl	80081c8 <__errno>
 8001682:	4603      	mov	r3, r0
 8001684:	2216      	movs	r2, #22
 8001686:	601a      	str	r2, [r3, #0]
  return -1;
 8001688:	f04f 33ff 	mov.w	r3, #4294967295
}
 800168c:	4618      	mov	r0, r3
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <_exit>:

void _exit (int status)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800169c:	f04f 31ff 	mov.w	r1, #4294967295
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff ffe7 	bl	8001674 <_kill>
  while (1) {}    /* Make sure we hang here */
 80016a6:	bf00      	nop
 80016a8:	e7fd      	b.n	80016a6 <_exit+0x12>

080016aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b086      	sub	sp, #24
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	60f8      	str	r0, [r7, #12]
 80016b2:	60b9      	str	r1, [r7, #8]
 80016b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b6:	2300      	movs	r3, #0
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	e00a      	b.n	80016d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80016bc:	f3af 8000 	nop.w
 80016c0:	4601      	mov	r1, r0
 80016c2:	68bb      	ldr	r3, [r7, #8]
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	60ba      	str	r2, [r7, #8]
 80016c8:	b2ca      	uxtb	r2, r1
 80016ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	3301      	adds	r3, #1
 80016d0:	617b      	str	r3, [r7, #20]
 80016d2:	697a      	ldr	r2, [r7, #20]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	dbf0      	blt.n	80016bc <_read+0x12>
  }

  return len;
 80016da:	687b      	ldr	r3, [r7, #4]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	e009      	b.n	800170a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	1c5a      	adds	r2, r3, #1
 80016fa:	60ba      	str	r2, [r7, #8]
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f7ff fea8 	bl	8001454 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	3301      	adds	r3, #1
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	429a      	cmp	r2, r3
 8001710:	dbf1      	blt.n	80016f6 <_write+0x12>
  }
  return len;
 8001712:	687b      	ldr	r3, [r7, #4]
}
 8001714:	4618      	mov	r0, r3
 8001716:	3718      	adds	r7, #24
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <_close>:

int _close(int file)
{
 800171c:	b480      	push	{r7}
 800171e:	b083      	sub	sp, #12
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001728:	4618      	mov	r0, r3
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001734:	b480      	push	{r7}
 8001736:	b083      	sub	sp, #12
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001744:	605a      	str	r2, [r3, #4]
  return 0;
 8001746:	2300      	movs	r3, #0
}
 8001748:	4618      	mov	r0, r3
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001752:	4770      	bx	lr

08001754 <_isatty>:

int _isatty(int file)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800175c:	2301      	movs	r3, #1
}
 800175e:	4618      	mov	r0, r3
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800176a:	b480      	push	{r7}
 800176c:	b085      	sub	sp, #20
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	60b9      	str	r1, [r7, #8]
 8001774:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001776:	2300      	movs	r3, #0
}
 8001778:	4618      	mov	r0, r3
 800177a:	3714      	adds	r7, #20
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800178c:	4a14      	ldr	r2, [pc, #80]	@ (80017e0 <_sbrk+0x5c>)
 800178e:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <_sbrk+0x60>)
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001798:	4b13      	ldr	r3, [pc, #76]	@ (80017e8 <_sbrk+0x64>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d102      	bne.n	80017a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017a0:	4b11      	ldr	r3, [pc, #68]	@ (80017e8 <_sbrk+0x64>)
 80017a2:	4a12      	ldr	r2, [pc, #72]	@ (80017ec <_sbrk+0x68>)
 80017a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017a6:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <_sbrk+0x64>)
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d207      	bcs.n	80017c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017b4:	f006 fd08 	bl	80081c8 <__errno>
 80017b8:	4603      	mov	r3, r0
 80017ba:	220c      	movs	r2, #12
 80017bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017be:	f04f 33ff 	mov.w	r3, #4294967295
 80017c2:	e009      	b.n	80017d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017c4:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <_sbrk+0x64>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017ca:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <_sbrk+0x64>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4413      	add	r3, r2
 80017d2:	4a05      	ldr	r2, [pc, #20]	@ (80017e8 <_sbrk+0x64>)
 80017d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80017d6:	68fb      	ldr	r3, [r7, #12]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	20018000 	.word	0x20018000
 80017e4:	00000400 	.word	0x00000400
 80017e8:	200004b8 	.word	0x200004b8
 80017ec:	20005a40 	.word	0x20005a40

080017f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80017f4:	4b06      	ldr	r3, [pc, #24]	@ (8001810 <SystemInit+0x20>)
 80017f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017fa:	4a05      	ldr	r2, [pc, #20]	@ (8001810 <SystemInit+0x20>)
 80017fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001800:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800181a:	f107 0310 	add.w	r3, r7, #16
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001828:	1d3b      	adds	r3, r7, #4
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001832:	4b1e      	ldr	r3, [pc, #120]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001834:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001838:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800183a:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <MX_TIM2_Init+0x98>)
 800183c:	2200      	movs	r2, #0
 800183e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001840:	4b1a      	ldr	r3, [pc, #104]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001846:	4b19      	ldr	r3, [pc, #100]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001848:	f04f 32ff 	mov.w	r2, #4294967295
 800184c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800184e:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001850:	2200      	movs	r2, #0
 8001852:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001854:	4b15      	ldr	r3, [pc, #84]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001856:	2200      	movs	r2, #0
 8001858:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800185a:	4814      	ldr	r0, [pc, #80]	@ (80018ac <MX_TIM2_Init+0x98>)
 800185c:	f002 fda2 	bl	80043a4 <HAL_TIM_Base_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001866:	f7ff fe99 	bl	800159c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800186a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	4619      	mov	r1, r3
 8001876:	480d      	ldr	r0, [pc, #52]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001878:	f002 fdeb 	bl	8004452 <HAL_TIM_ConfigClockSource>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001882:	f7ff fe8b 	bl	800159c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	4619      	mov	r1, r3
 8001892:	4806      	ldr	r0, [pc, #24]	@ (80018ac <MX_TIM2_Init+0x98>)
 8001894:	f002 ffe6 	bl	8004864 <HAL_TIMEx_MasterConfigSynchronization>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800189e:	f7ff fe7d 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80018a2:	bf00      	nop
 80018a4:	3720      	adds	r7, #32
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200004bc 	.word	0x200004bc

080018b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018c0:	d10b      	bne.n	80018da <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018c2:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <HAL_TIM_Base_MspInit+0x38>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c6:	4a08      	ldr	r2, [pc, #32]	@ (80018e8 <HAL_TIM_Base_MspInit+0x38>)
 80018c8:	f043 0301 	orr.w	r3, r3, #1
 80018cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_TIM_Base_MspInit+0x38>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80018da:	bf00      	nop
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018f0:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 80018f2:	4a15      	ldr	r2, [pc, #84]	@ (8001948 <MX_USART2_UART_Init+0x5c>)
 80018f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018f6:	4b13      	ldr	r3, [pc, #76]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 80018f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018fe:	4b11      	ldr	r3, [pc, #68]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001900:	2200      	movs	r2, #0
 8001902:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001904:	4b0f      	ldr	r3, [pc, #60]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001906:	2200      	movs	r2, #0
 8001908:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800190a:	4b0e      	ldr	r3, [pc, #56]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 800190c:	2200      	movs	r2, #0
 800190e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001912:	220c      	movs	r2, #12
 8001914:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001916:	4b0b      	ldr	r3, [pc, #44]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001918:	2200      	movs	r2, #0
 800191a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800191c:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 800191e:	2200      	movs	r2, #0
 8001920:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001922:	4b08      	ldr	r3, [pc, #32]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001924:	2200      	movs	r2, #0
 8001926:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001928:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 800192a:	2200      	movs	r2, #0
 800192c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800192e:	4805      	ldr	r0, [pc, #20]	@ (8001944 <MX_USART2_UART_Init+0x58>)
 8001930:	f003 f820 	bl	8004974 <HAL_UART_Init>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800193a:	f7ff fe2f 	bl	800159c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	20000508 	.word	0x20000508
 8001948:	40004400 	.word	0x40004400

0800194c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b0ac      	sub	sp, #176	@ 0xb0
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
 8001962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001964:	f107 0314 	add.w	r3, r7, #20
 8001968:	2288      	movs	r2, #136	@ 0x88
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f006 fbd9 	bl	8008124 <memset>
  if(uartHandle->Instance==USART2)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a21      	ldr	r2, [pc, #132]	@ (80019fc <HAL_UART_MspInit+0xb0>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d13b      	bne.n	80019f4 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800197c:	2302      	movs	r3, #2
 800197e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001980:	2300      	movs	r3, #0
 8001982:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001984:	f107 0314 	add.w	r3, r7, #20
 8001988:	4618      	mov	r0, r3
 800198a:	f002 f84f 	bl	8003a2c <HAL_RCCEx_PeriphCLKConfig>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001994:	f7ff fe02 	bl	800159c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001998:	4b19      	ldr	r3, [pc, #100]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 800199a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199c:	4a18      	ldr	r2, [pc, #96]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 800199e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a4:	4b16      	ldr	r3, [pc, #88]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 80019a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 80019b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b4:	4a12      	ldr	r2, [pc, #72]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 80019b6:	f043 0301 	orr.w	r3, r3, #1
 80019ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019bc:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <HAL_UART_MspInit+0xb4>)
 80019be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c0:	f003 0301 	and.w	r3, r3, #1
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019c8:	230c      	movs	r3, #12
 80019ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ce:	2302      	movs	r3, #2
 80019d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019da:	2303      	movs	r3, #3
 80019dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019e0:	2307      	movs	r3, #7
 80019e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019ea:	4619      	mov	r1, r3
 80019ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019f0:	f000 f9b8 	bl	8001d64 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80019f4:	bf00      	nop
 80019f6:	37b0      	adds	r7, #176	@ 0xb0
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40004400 	.word	0x40004400
 8001a00:	40021000 	.word	0x40021000

08001a04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001a3c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a08:	f7ff fef2 	bl	80017f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	@ (8001a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	@ (8001a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <LoopForever+0xe>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	@ (8001a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	@ (8001a50 <LoopForever+0x16>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a32:	f006 fbcf 	bl	80081d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a36:	f7ff fd1f 	bl	8001478 <main>

08001a3a <LoopForever>:

LoopForever:
    b LoopForever
 8001a3a:	e7fe      	b.n	8001a3a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001a3c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001a48:	0800a3bc 	.word	0x0800a3bc
  ldr r2, =_sbss
 8001a4c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001a50:	20005a3c 	.word	0x20005a3c

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a62:	4b0c      	ldr	r3, [pc, #48]	@ (8001a94 <HAL_Init+0x3c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a0b      	ldr	r2, [pc, #44]	@ (8001a94 <HAL_Init+0x3c>)
 8001a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a6c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a6e:	2003      	movs	r0, #3
 8001a70:	f000 f944 	bl	8001cfc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a74:	200f      	movs	r0, #15
 8001a76:	f000 f80f 	bl	8001a98 <HAL_InitTick>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d002      	beq.n	8001a86 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001a80:	2301      	movs	r3, #1
 8001a82:	71fb      	strb	r3, [r7, #7]
 8001a84:	e001      	b.n	8001a8a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a86:	f7ff fd9d 	bl	80015c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3708      	adds	r7, #8
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40022000 	.word	0x40022000

08001a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001aa4:	4b17      	ldr	r3, [pc, #92]	@ (8001b04 <HAL_InitTick+0x6c>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d023      	beq.n	8001af4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001aac:	4b16      	ldr	r3, [pc, #88]	@ (8001b08 <HAL_InitTick+0x70>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4b14      	ldr	r3, [pc, #80]	@ (8001b04 <HAL_InitTick+0x6c>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f000 f941 	bl	8001d4a <HAL_SYSTICK_Config>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d10f      	bne.n	8001aee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2b0f      	cmp	r3, #15
 8001ad2:	d809      	bhi.n	8001ae8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8001adc:	f000 f919 	bl	8001d12 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <HAL_InitTick+0x74>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e007      	b.n	8001af8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	e004      	b.n	8001af8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	73fb      	strb	r3, [r7, #15]
 8001af2:	e001      	b.n	8001af8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000000 	.word	0x20000000
 8001b0c:	20000004 	.word	0x20000004

08001b10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b14:	4b06      	ldr	r3, [pc, #24]	@ (8001b30 <HAL_IncTick+0x20>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b06      	ldr	r3, [pc, #24]	@ (8001b34 <HAL_IncTick+0x24>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4413      	add	r3, r2
 8001b20:	4a04      	ldr	r2, [pc, #16]	@ (8001b34 <HAL_IncTick+0x24>)
 8001b22:	6013      	str	r3, [r2, #0]
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000008 	.word	0x20000008
 8001b34:	20000590 	.word	0x20000590

08001b38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001b3c:	4b03      	ldr	r3, [pc, #12]	@ (8001b4c <HAL_GetTick+0x14>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	20000590 	.word	0x20000590

08001b50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b58:	f7ff ffee 	bl	8001b38 <HAL_GetTick>
 8001b5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b68:	d005      	beq.n	8001b76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <HAL_Delay+0x44>)
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	461a      	mov	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4413      	add	r3, r2
 8001b74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b76:	bf00      	nop
 8001b78:	f7ff ffde 	bl	8001b38 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	68bb      	ldr	r3, [r7, #8]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d8f7      	bhi.n	8001b78 <HAL_Delay+0x28>
  {
  }
}
 8001b88:	bf00      	nop
 8001b8a:	bf00      	nop
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000008 	.word	0x20000008

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	@ (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	@ (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	6039      	str	r1, [r7, #0]
 8001c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	db0a      	blt.n	8001c26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	490c      	ldr	r1, [pc, #48]	@ (8001c48 <__NVIC_SetPriority+0x4c>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	0112      	lsls	r2, r2, #4
 8001c1c:	b2d2      	uxtb	r2, r2
 8001c1e:	440b      	add	r3, r1
 8001c20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c24:	e00a      	b.n	8001c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	4908      	ldr	r1, [pc, #32]	@ (8001c4c <__NVIC_SetPriority+0x50>)
 8001c2c:	79fb      	ldrb	r3, [r7, #7]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	3b04      	subs	r3, #4
 8001c34:	0112      	lsls	r2, r2, #4
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	440b      	add	r3, r1
 8001c3a:	761a      	strb	r2, [r3, #24]
}
 8001c3c:	bf00      	nop
 8001c3e:	370c      	adds	r7, #12
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	e000e100 	.word	0xe000e100
 8001c4c:	e000ed00 	.word	0xe000ed00

08001c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b089      	sub	sp, #36	@ 0x24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f003 0307 	and.w	r3, r3, #7
 8001c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c64:	69fb      	ldr	r3, [r7, #28]
 8001c66:	f1c3 0307 	rsb	r3, r3, #7
 8001c6a:	2b04      	cmp	r3, #4
 8001c6c:	bf28      	it	cs
 8001c6e:	2304      	movcs	r3, #4
 8001c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c72:	69fb      	ldr	r3, [r7, #28]
 8001c74:	3304      	adds	r3, #4
 8001c76:	2b06      	cmp	r3, #6
 8001c78:	d902      	bls.n	8001c80 <NVIC_EncodePriority+0x30>
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	3b03      	subs	r3, #3
 8001c7e:	e000      	b.n	8001c82 <NVIC_EncodePriority+0x32>
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c84:	f04f 32ff 	mov.w	r2, #4294967295
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	43da      	mvns	r2, r3
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	401a      	ands	r2, r3
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c98:	f04f 31ff 	mov.w	r1, #4294967295
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca2:	43d9      	mvns	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca8:	4313      	orrs	r3, r2
         );
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3724      	adds	r7, #36	@ 0x24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	3b01      	subs	r3, #1
 8001cc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001cc8:	d301      	bcc.n	8001cce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e00f      	b.n	8001cee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cce:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf8 <SysTick_Config+0x40>)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cd6:	210f      	movs	r1, #15
 8001cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cdc:	f7ff ff8e 	bl	8001bfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce0:	4b05      	ldr	r3, [pc, #20]	@ (8001cf8 <SysTick_Config+0x40>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ce6:	4b04      	ldr	r3, [pc, #16]	@ (8001cf8 <SysTick_Config+0x40>)
 8001ce8:	2207      	movs	r2, #7
 8001cea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	e000e010 	.word	0xe000e010

08001cfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	f7ff ff47 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d12:	b580      	push	{r7, lr}
 8001d14:	b086      	sub	sp, #24
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	4603      	mov	r3, r0
 8001d1a:	60b9      	str	r1, [r7, #8]
 8001d1c:	607a      	str	r2, [r7, #4]
 8001d1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d24:	f7ff ff5c 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	68b9      	ldr	r1, [r7, #8]
 8001d2e:	6978      	ldr	r0, [r7, #20]
 8001d30:	f7ff ff8e 	bl	8001c50 <NVIC_EncodePriority>
 8001d34:	4602      	mov	r2, r0
 8001d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff5d 	bl	8001bfc <__NVIC_SetPriority>
}
 8001d42:	bf00      	nop
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffb0 	bl	8001cb8 <SysTick_Config>
 8001d58:	4603      	mov	r3, r0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b087      	sub	sp, #28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d72:	e17f      	b.n	8002074 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d80:	4013      	ands	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f000 8171 	beq.w	800206e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d005      	beq.n	8001da4 <HAL_GPIO_Init+0x40>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d130      	bne.n	8001e06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	2203      	movs	r2, #3
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dda:	2201      	movs	r2, #1
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	091b      	lsrs	r3, r3, #4
 8001df0:	f003 0201 	and.w	r2, r3, #1
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d118      	bne.n	8001e44 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e18:	2201      	movs	r2, #1
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	43db      	mvns	r3, r3
 8001e22:	693a      	ldr	r2, [r7, #16]
 8001e24:	4013      	ands	r3, r2
 8001e26:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	08db      	lsrs	r3, r3, #3
 8001e2e:	f003 0201 	and.w	r2, r3, #1
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 0303 	and.w	r3, r3, #3
 8001e4c:	2b03      	cmp	r3, #3
 8001e4e:	d017      	beq.n	8001e80 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	005b      	lsls	r3, r3, #1
 8001e5a:	2203      	movs	r2, #3
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	43db      	mvns	r3, r3
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	4013      	ands	r3, r2
 8001e66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	fa02 f303 	lsl.w	r3, r2, r3
 8001e74:	693a      	ldr	r2, [r7, #16]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	f003 0303 	and.w	r3, r3, #3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d123      	bne.n	8001ed4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	08da      	lsrs	r2, r3, #3
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3208      	adds	r2, #8
 8001e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	f003 0307 	and.w	r3, r3, #7
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	220f      	movs	r2, #15
 8001ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	691a      	ldr	r2, [r3, #16]
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	f003 0307 	and.w	r3, r3, #7
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	08da      	lsrs	r2, r3, #3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	3208      	adds	r2, #8
 8001ece:	6939      	ldr	r1, [r7, #16]
 8001ed0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	2203      	movs	r2, #3
 8001ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee4:	43db      	mvns	r3, r3
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4013      	ands	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f003 0203 	and.w	r2, r3, #3
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	f000 80ac 	beq.w	800206e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f16:	4b5f      	ldr	r3, [pc, #380]	@ (8002094 <HAL_GPIO_Init+0x330>)
 8001f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f1a:	4a5e      	ldr	r2, [pc, #376]	@ (8002094 <HAL_GPIO_Init+0x330>)
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f22:	4b5c      	ldr	r3, [pc, #368]	@ (8002094 <HAL_GPIO_Init+0x330>)
 8001f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	60bb      	str	r3, [r7, #8]
 8001f2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f2e:	4a5a      	ldr	r2, [pc, #360]	@ (8002098 <HAL_GPIO_Init+0x334>)
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	089b      	lsrs	r3, r3, #2
 8001f34:	3302      	adds	r3, #2
 8001f36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	f003 0303 	and.w	r3, r3, #3
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	220f      	movs	r2, #15
 8001f46:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f58:	d025      	beq.n	8001fa6 <HAL_GPIO_Init+0x242>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a4f      	ldr	r2, [pc, #316]	@ (800209c <HAL_GPIO_Init+0x338>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d01f      	beq.n	8001fa2 <HAL_GPIO_Init+0x23e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a4e      	ldr	r2, [pc, #312]	@ (80020a0 <HAL_GPIO_Init+0x33c>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d019      	beq.n	8001f9e <HAL_GPIO_Init+0x23a>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	4a4d      	ldr	r2, [pc, #308]	@ (80020a4 <HAL_GPIO_Init+0x340>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d013      	beq.n	8001f9a <HAL_GPIO_Init+0x236>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4a4c      	ldr	r2, [pc, #304]	@ (80020a8 <HAL_GPIO_Init+0x344>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d00d      	beq.n	8001f96 <HAL_GPIO_Init+0x232>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4a4b      	ldr	r2, [pc, #300]	@ (80020ac <HAL_GPIO_Init+0x348>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d007      	beq.n	8001f92 <HAL_GPIO_Init+0x22e>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a4a      	ldr	r2, [pc, #296]	@ (80020b0 <HAL_GPIO_Init+0x34c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d101      	bne.n	8001f8e <HAL_GPIO_Init+0x22a>
 8001f8a:	2306      	movs	r3, #6
 8001f8c:	e00c      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001f8e:	2307      	movs	r3, #7
 8001f90:	e00a      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001f92:	2305      	movs	r3, #5
 8001f94:	e008      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001f96:	2304      	movs	r3, #4
 8001f98:	e006      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	e004      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	e002      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e000      	b.n	8001fa8 <HAL_GPIO_Init+0x244>
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	697a      	ldr	r2, [r7, #20]
 8001faa:	f002 0203 	and.w	r2, r2, #3
 8001fae:	0092      	lsls	r2, r2, #2
 8001fb0:	4093      	lsls	r3, r2
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fb8:	4937      	ldr	r1, [pc, #220]	@ (8002098 <HAL_GPIO_Init+0x334>)
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	089b      	lsrs	r3, r3, #2
 8001fbe:	3302      	adds	r3, #2
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
 8001fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4313      	orrs	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fea:	4a32      	ldr	r2, [pc, #200]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001ff0:	4b30      	ldr	r3, [pc, #192]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	43db      	mvns	r3, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800200c:	693a      	ldr	r2, [r7, #16]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	4313      	orrs	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002014:	4a27      	ldr	r2, [pc, #156]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800201a:	4b26      	ldr	r3, [pc, #152]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d003      	beq.n	800203e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800203e:	4a1d      	ldr	r2, [pc, #116]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002044:	4b1b      	ldr	r3, [pc, #108]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	43db      	mvns	r3, r3
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	4013      	ands	r3, r2
 8002052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002054:	683b      	ldr	r3, [r7, #0]
 8002056:	685b      	ldr	r3, [r3, #4]
 8002058:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002060:	693a      	ldr	r2, [r7, #16]
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	4313      	orrs	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002068:	4a12      	ldr	r2, [pc, #72]	@ (80020b4 <HAL_GPIO_Init+0x350>)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	3301      	adds	r3, #1
 8002072:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	681a      	ldr	r2, [r3, #0]
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa22 f303 	lsr.w	r3, r2, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	f47f ae78 	bne.w	8001d74 <HAL_GPIO_Init+0x10>
  }
}
 8002084:	bf00      	nop
 8002086:	bf00      	nop
 8002088:	371c      	adds	r7, #28
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	40021000 	.word	0x40021000
 8002098:	40010000 	.word	0x40010000
 800209c:	48000400 	.word	0x48000400
 80020a0:	48000800 	.word	0x48000800
 80020a4:	48000c00 	.word	0x48000c00
 80020a8:	48001000 	.word	0x48001000
 80020ac:	48001400 	.word	0x48001400
 80020b0:	48001800 	.word	0x48001800
 80020b4:	40010400 	.word	0x40010400

080020b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	460b      	mov	r3, r1
 80020c2:	807b      	strh	r3, [r7, #2]
 80020c4:	4613      	mov	r3, r2
 80020c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020c8:	787b      	ldrb	r3, [r7, #1]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d003      	beq.n	80020d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80020ce:	887a      	ldrh	r2, [r7, #2]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80020d4:	e002      	b.n	80020dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80020d6:	887a      	ldrh	r2, [r7, #2]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr

080020e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	695b      	ldr	r3, [r3, #20]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80020fa:	887a      	ldrh	r2, [r7, #2]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4013      	ands	r3, r2
 8002100:	041a      	lsls	r2, r3, #16
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	43d9      	mvns	r1, r3
 8002106:	887b      	ldrh	r3, [r7, #2]
 8002108:	400b      	ands	r3, r1
 800210a:	431a      	orrs	r2, r3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	619a      	str	r2, [r3, #24]
}
 8002110:	bf00      	nop
 8002112:	3714      	adds	r7, #20
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e08d      	b.n	800224a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b00      	cmp	r3, #0
 8002138:	d106      	bne.n	8002148 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2200      	movs	r2, #0
 800213e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff f928 	bl	8001398 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2224      	movs	r2, #36	@ 0x24
 800214c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f022 0201 	bic.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800216c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800217c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	2b01      	cmp	r3, #1
 8002184:	d107      	bne.n	8002196 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689a      	ldr	r2, [r3, #8]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002192:	609a      	str	r2, [r3, #8]
 8002194:	e006      	b.n	80021a4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80021a2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d108      	bne.n	80021be <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ba:	605a      	str	r2, [r3, #4]
 80021bc:	e007      	b.n	80021ce <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80021cc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	6812      	ldr	r2, [r2, #0]
 80021d8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80021dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021e0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	68da      	ldr	r2, [r3, #12]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80021f0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	691a      	ldr	r2, [r3, #16]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69d9      	ldr	r1, [r3, #28]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6a1a      	ldr	r2, [r3, #32]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0201 	orr.w	r2, r2, #1
 800222a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2220      	movs	r2, #32
 8002236:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b088      	sub	sp, #32
 8002258:	af02      	add	r7, sp, #8
 800225a:	60f8      	str	r0, [r7, #12]
 800225c:	4608      	mov	r0, r1
 800225e:	4611      	mov	r1, r2
 8002260:	461a      	mov	r2, r3
 8002262:	4603      	mov	r3, r0
 8002264:	817b      	strh	r3, [r7, #10]
 8002266:	460b      	mov	r3, r1
 8002268:	813b      	strh	r3, [r7, #8]
 800226a:	4613      	mov	r3, r2
 800226c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b20      	cmp	r3, #32
 8002278:	f040 80f9 	bne.w	800246e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800227c:	6a3b      	ldr	r3, [r7, #32]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d002      	beq.n	8002288 <HAL_I2C_Mem_Write+0x34>
 8002282:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002284:	2b00      	cmp	r3, #0
 8002286:	d105      	bne.n	8002294 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800228e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e0ed      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800229a:	2b01      	cmp	r3, #1
 800229c:	d101      	bne.n	80022a2 <HAL_I2C_Mem_Write+0x4e>
 800229e:	2302      	movs	r3, #2
 80022a0:	e0e6      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	2201      	movs	r2, #1
 80022a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80022aa:	f7ff fc45 	bl	8001b38 <HAL_GetTick>
 80022ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	2319      	movs	r3, #25
 80022b6:	2201      	movs	r2, #1
 80022b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f000 fac3 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e0d1      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2221      	movs	r2, #33	@ 0x21
 80022d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2240      	movs	r2, #64	@ 0x40
 80022d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2200      	movs	r2, #0
 80022e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	6a3a      	ldr	r2, [r7, #32]
 80022e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80022ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2200      	movs	r2, #0
 80022f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022f4:	88f8      	ldrh	r0, [r7, #6]
 80022f6:	893a      	ldrh	r2, [r7, #8]
 80022f8:	8979      	ldrh	r1, [r7, #10]
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	9301      	str	r3, [sp, #4]
 80022fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	4603      	mov	r3, r0
 8002304:	68f8      	ldr	r0, [r7, #12]
 8002306:	f000 f9d3 	bl	80026b0 <I2C_RequestMemoryWrite>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002318:	2301      	movs	r3, #1
 800231a:	e0a9      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002320:	b29b      	uxth	r3, r3
 8002322:	2bff      	cmp	r3, #255	@ 0xff
 8002324:	d90e      	bls.n	8002344 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	22ff      	movs	r2, #255	@ 0xff
 800232a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002330:	b2da      	uxtb	r2, r3
 8002332:	8979      	ldrh	r1, [r7, #10]
 8002334:	2300      	movs	r3, #0
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 fc47 	bl	8002bd0 <I2C_TransferConfig>
 8002342:	e00f      	b.n	8002364 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002348:	b29a      	uxth	r2, r3
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002352:	b2da      	uxtb	r2, r3
 8002354:	8979      	ldrh	r1, [r7, #10]
 8002356:	2300      	movs	r3, #0
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800235e:	68f8      	ldr	r0, [r7, #12]
 8002360:	f000 fc36 	bl	8002bd0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002364:	697a      	ldr	r2, [r7, #20]
 8002366:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f000 fac6 	bl	80028fa <I2C_WaitOnTXISFlagUntilTimeout>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e07b      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237c:	781a      	ldrb	r2, [r3, #0]
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002392:	b29b      	uxth	r3, r3
 8002394:	3b01      	subs	r3, #1
 8002396:	b29a      	uxth	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023a0:	3b01      	subs	r3, #1
 80023a2:	b29a      	uxth	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d034      	beq.n	800241c <HAL_I2C_Mem_Write+0x1c8>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d130      	bne.n	800241c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c0:	2200      	movs	r2, #0
 80023c2:	2180      	movs	r1, #128	@ 0x80
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f000 fa3f 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d001      	beq.n	80023d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e04d      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023d8:	b29b      	uxth	r3, r3
 80023da:	2bff      	cmp	r3, #255	@ 0xff
 80023dc:	d90e      	bls.n	80023fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	22ff      	movs	r2, #255	@ 0xff
 80023e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e8:	b2da      	uxtb	r2, r3
 80023ea:	8979      	ldrh	r1, [r7, #10]
 80023ec:	2300      	movs	r3, #0
 80023ee:	9300      	str	r3, [sp, #0]
 80023f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f000 fbeb 	bl	8002bd0 <I2C_TransferConfig>
 80023fa:	e00f      	b.n	800241c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240a:	b2da      	uxtb	r2, r3
 800240c:	8979      	ldrh	r1, [r7, #10]
 800240e:	2300      	movs	r3, #0
 8002410:	9300      	str	r3, [sp, #0]
 8002412:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f000 fbda 	bl	8002bd0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002420:	b29b      	uxth	r3, r3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d19e      	bne.n	8002364 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002426:	697a      	ldr	r2, [r7, #20]
 8002428:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800242a:	68f8      	ldr	r0, [r7, #12]
 800242c:	f000 faac 	bl	8002988 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d001      	beq.n	800243a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e01a      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2220      	movs	r2, #32
 8002440:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	6859      	ldr	r1, [r3, #4]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	4b0a      	ldr	r3, [pc, #40]	@ (8002478 <HAL_I2C_Mem_Write+0x224>)
 800244e:	400b      	ands	r3, r1
 8002450:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2220      	movs	r2, #32
 8002456:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2200      	movs	r2, #0
 800245e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800246a:	2300      	movs	r3, #0
 800246c:	e000      	b.n	8002470 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800246e:	2302      	movs	r3, #2
  }
}
 8002470:	4618      	mov	r0, r3
 8002472:	3718      	adds	r7, #24
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	fe00e800 	.word	0xfe00e800

0800247c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	4608      	mov	r0, r1
 8002486:	4611      	mov	r1, r2
 8002488:	461a      	mov	r2, r3
 800248a:	4603      	mov	r3, r0
 800248c:	817b      	strh	r3, [r7, #10]
 800248e:	460b      	mov	r3, r1
 8002490:	813b      	strh	r3, [r7, #8]
 8002492:	4613      	mov	r3, r2
 8002494:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b20      	cmp	r3, #32
 80024a0:	f040 80fd 	bne.w	800269e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80024a4:	6a3b      	ldr	r3, [r7, #32]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d002      	beq.n	80024b0 <HAL_I2C_Mem_Read+0x34>
 80024aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d105      	bne.n	80024bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024b6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0f1      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d101      	bne.n	80024ca <HAL_I2C_Mem_Read+0x4e>
 80024c6:	2302      	movs	r3, #2
 80024c8:	e0ea      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2201      	movs	r2, #1
 80024ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80024d2:	f7ff fb31 	bl	8001b38 <HAL_GetTick>
 80024d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	2319      	movs	r3, #25
 80024de:	2201      	movs	r2, #1
 80024e0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f000 f9af 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e0d5      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2222      	movs	r2, #34	@ 0x22
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2240      	movs	r2, #64	@ 0x40
 8002500:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2200      	movs	r2, #0
 8002508:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6a3a      	ldr	r2, [r7, #32]
 800250e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002514:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800251c:	88f8      	ldrh	r0, [r7, #6]
 800251e:	893a      	ldrh	r2, [r7, #8]
 8002520:	8979      	ldrh	r1, [r7, #10]
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	9301      	str	r3, [sp, #4]
 8002526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002528:	9300      	str	r3, [sp, #0]
 800252a:	4603      	mov	r3, r0
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 f913 	bl	8002758 <I2C_RequestMemoryRead>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2200      	movs	r2, #0
 800253c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0ad      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002548:	b29b      	uxth	r3, r3
 800254a:	2bff      	cmp	r3, #255	@ 0xff
 800254c:	d90e      	bls.n	800256c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2201      	movs	r2, #1
 8002552:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002558:	b2da      	uxtb	r2, r3
 800255a:	8979      	ldrh	r1, [r7, #10]
 800255c:	4b52      	ldr	r3, [pc, #328]	@ (80026a8 <HAL_I2C_Mem_Read+0x22c>)
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 fb33 	bl	8002bd0 <I2C_TransferConfig>
 800256a:	e00f      	b.n	800258c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002570:	b29a      	uxth	r2, r3
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800257a:	b2da      	uxtb	r2, r3
 800257c:	8979      	ldrh	r1, [r7, #10]
 800257e:	4b4a      	ldr	r3, [pc, #296]	@ (80026a8 <HAL_I2C_Mem_Read+0x22c>)
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002586:	68f8      	ldr	r0, [r7, #12]
 8002588:	f000 fb22 	bl	8002bd0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	9300      	str	r3, [sp, #0]
 8002590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002592:	2200      	movs	r2, #0
 8002594:	2104      	movs	r1, #4
 8002596:	68f8      	ldr	r0, [r7, #12]
 8002598:	f000 f956 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 800259c:	4603      	mov	r3, r0
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d001      	beq.n	80025a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07c      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b0:	b2d2      	uxtb	r2, r2
 80025b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025b8:	1c5a      	adds	r2, r3, #1
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025c2:	3b01      	subs	r3, #1
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b29a      	uxth	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80025dc:	b29b      	uxth	r3, r3
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d034      	beq.n	800264c <HAL_I2C_Mem_Read+0x1d0>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d130      	bne.n	800264c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025f0:	2200      	movs	r2, #0
 80025f2:	2180      	movs	r1, #128	@ 0x80
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	f000 f927 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e04d      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002608:	b29b      	uxth	r3, r3
 800260a:	2bff      	cmp	r3, #255	@ 0xff
 800260c:	d90e      	bls.n	800262c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002618:	b2da      	uxtb	r2, r3
 800261a:	8979      	ldrh	r1, [r7, #10]
 800261c:	2300      	movs	r3, #0
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fad3 	bl	8002bd0 <I2C_TransferConfig>
 800262a:	e00f      	b.n	800264c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002630:	b29a      	uxth	r2, r3
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800263a:	b2da      	uxtb	r2, r3
 800263c:	8979      	ldrh	r1, [r7, #10]
 800263e:	2300      	movs	r3, #0
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002646:	68f8      	ldr	r0, [r7, #12]
 8002648:	f000 fac2 	bl	8002bd0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002650:	b29b      	uxth	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d19a      	bne.n	800258c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800265a:	68f8      	ldr	r0, [r7, #12]
 800265c:	f000 f994 	bl	8002988 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e01a      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	2220      	movs	r2, #32
 8002670:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6859      	ldr	r1, [r3, #4]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <HAL_I2C_Mem_Read+0x230>)
 800267e:	400b      	ands	r3, r1
 8002680:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	2220      	movs	r2, #32
 8002686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800269a:	2300      	movs	r3, #0
 800269c:	e000      	b.n	80026a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800269e:	2302      	movs	r3, #2
  }
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	80002400 	.word	0x80002400
 80026ac:	fe00e800 	.word	0xfe00e800

080026b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	4608      	mov	r0, r1
 80026ba:	4611      	mov	r1, r2
 80026bc:	461a      	mov	r2, r3
 80026be:	4603      	mov	r3, r0
 80026c0:	817b      	strh	r3, [r7, #10]
 80026c2:	460b      	mov	r3, r1
 80026c4:	813b      	strh	r3, [r7, #8]
 80026c6:	4613      	mov	r3, r2
 80026c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80026ca:	88fb      	ldrh	r3, [r7, #6]
 80026cc:	b2da      	uxtb	r2, r3
 80026ce:	8979      	ldrh	r1, [r7, #10]
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <I2C_RequestMemoryWrite+0xa4>)
 80026d2:	9300      	str	r3, [sp, #0]
 80026d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f000 fa79 	bl	8002bd0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80026de:	69fa      	ldr	r2, [r7, #28]
 80026e0:	69b9      	ldr	r1, [r7, #24]
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 f909 	bl	80028fa <I2C_WaitOnTXISFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e02c      	b.n	800274c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80026f2:	88fb      	ldrh	r3, [r7, #6]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d105      	bne.n	8002704 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80026f8:	893b      	ldrh	r3, [r7, #8]
 80026fa:	b2da      	uxtb	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	629a      	str	r2, [r3, #40]	@ 0x28
 8002702:	e015      	b.n	8002730 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002704:	893b      	ldrh	r3, [r7, #8]
 8002706:	0a1b      	lsrs	r3, r3, #8
 8002708:	b29b      	uxth	r3, r3
 800270a:	b2da      	uxtb	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002712:	69fa      	ldr	r2, [r7, #28]
 8002714:	69b9      	ldr	r1, [r7, #24]
 8002716:	68f8      	ldr	r0, [r7, #12]
 8002718:	f000 f8ef 	bl	80028fa <I2C_WaitOnTXISFlagUntilTimeout>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e012      	b.n	800274c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002726:	893b      	ldrh	r3, [r7, #8]
 8002728:	b2da      	uxtb	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	2200      	movs	r2, #0
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 f884 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e000      	b.n	800274c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3710      	adds	r7, #16
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	80002000 	.word	0x80002000

08002758 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af02      	add	r7, sp, #8
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	4608      	mov	r0, r1
 8002762:	4611      	mov	r1, r2
 8002764:	461a      	mov	r2, r3
 8002766:	4603      	mov	r3, r0
 8002768:	817b      	strh	r3, [r7, #10]
 800276a:	460b      	mov	r3, r1
 800276c:	813b      	strh	r3, [r7, #8]
 800276e:	4613      	mov	r3, r2
 8002770:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002772:	88fb      	ldrh	r3, [r7, #6]
 8002774:	b2da      	uxtb	r2, r3
 8002776:	8979      	ldrh	r1, [r7, #10]
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <I2C_RequestMemoryRead+0xa4>)
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	2300      	movs	r3, #0
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f000 fa26 	bl	8002bd0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002784:	69fa      	ldr	r2, [r7, #28]
 8002786:	69b9      	ldr	r1, [r7, #24]
 8002788:	68f8      	ldr	r0, [r7, #12]
 800278a:	f000 f8b6 	bl	80028fa <I2C_WaitOnTXISFlagUntilTimeout>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e02c      	b.n	80027f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d105      	bne.n	80027aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800279e:	893b      	ldrh	r3, [r7, #8]
 80027a0:	b2da      	uxtb	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	629a      	str	r2, [r3, #40]	@ 0x28
 80027a8:	e015      	b.n	80027d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027aa:	893b      	ldrh	r3, [r7, #8]
 80027ac:	0a1b      	lsrs	r3, r3, #8
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027b8:	69fa      	ldr	r2, [r7, #28]
 80027ba:	69b9      	ldr	r1, [r7, #24]
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 f89c 	bl	80028fa <I2C_WaitOnTXISFlagUntilTimeout>
 80027c2:	4603      	mov	r3, r0
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e012      	b.n	80027f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027cc:	893b      	ldrh	r3, [r7, #8]
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	2200      	movs	r2, #0
 80027de:	2140      	movs	r1, #64	@ 0x40
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 f831 	bl	8002848 <I2C_WaitOnFlagUntilTimeout>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	80002000 	.word	0x80002000

08002800 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	2b02      	cmp	r3, #2
 8002814:	d103      	bne.n	800281e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2200      	movs	r2, #0
 800281c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	f003 0301 	and.w	r3, r3, #1
 8002828:	2b01      	cmp	r3, #1
 800282a:	d007      	beq.n	800283c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	699a      	ldr	r2, [r3, #24]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0201 	orr.w	r2, r2, #1
 800283a:	619a      	str	r2, [r3, #24]
  }
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	603b      	str	r3, [r7, #0]
 8002854:	4613      	mov	r3, r2
 8002856:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002858:	e03b      	b.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	6839      	ldr	r1, [r7, #0]
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f8d6 	bl	8002a10 <I2C_IsErrorOccurred>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e041      	b.n	80028f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d02d      	beq.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7ff f95f 	bl	8001b38 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	683a      	ldr	r2, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d122      	bne.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	699a      	ldr	r2, [r3, #24]
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	4013      	ands	r3, r2
 8002896:	68ba      	ldr	r2, [r7, #8]
 8002898:	429a      	cmp	r2, r3
 800289a:	bf0c      	ite	eq
 800289c:	2301      	moveq	r3, #1
 800289e:	2300      	movne	r3, #0
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	461a      	mov	r2, r3
 80028a4:	79fb      	ldrb	r3, [r7, #7]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d113      	bne.n	80028d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ae:	f043 0220 	orr.w	r2, r3, #32
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e00f      	b.n	80028f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	699a      	ldr	r2, [r3, #24]
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	4013      	ands	r3, r2
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	429a      	cmp	r2, r3
 80028e0:	bf0c      	ite	eq
 80028e2:	2301      	moveq	r3, #1
 80028e4:	2300      	movne	r3, #0
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	461a      	mov	r2, r3
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d0b4      	beq.n	800285a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80028f0:	2300      	movs	r3, #0
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3710      	adds	r7, #16
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80028fa:	b580      	push	{r7, lr}
 80028fc:	b084      	sub	sp, #16
 80028fe:	af00      	add	r7, sp, #0
 8002900:	60f8      	str	r0, [r7, #12]
 8002902:	60b9      	str	r1, [r7, #8]
 8002904:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002906:	e033      	b.n	8002970 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	68f8      	ldr	r0, [r7, #12]
 800290e:	f000 f87f 	bl	8002a10 <I2C_IsErrorOccurred>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d001      	beq.n	800291c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e031      	b.n	8002980 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002922:	d025      	beq.n	8002970 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002924:	f7ff f908 	bl	8001b38 <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	68ba      	ldr	r2, [r7, #8]
 8002930:	429a      	cmp	r2, r3
 8002932:	d302      	bcc.n	800293a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002934:	68bb      	ldr	r3, [r7, #8]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d11a      	bne.n	8002970 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	f003 0302 	and.w	r3, r3, #2
 8002944:	2b02      	cmp	r3, #2
 8002946:	d013      	beq.n	8002970 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294c:	f043 0220 	orr.w	r2, r3, #32
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2220      	movs	r2, #32
 8002958:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e007      	b.n	8002980 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b02      	cmp	r3, #2
 800297c:	d1c4      	bne.n	8002908 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800297e:	2300      	movs	r3, #0
}
 8002980:	4618      	mov	r0, r3
 8002982:	3710      	adds	r7, #16
 8002984:	46bd      	mov	sp, r7
 8002986:	bd80      	pop	{r7, pc}

08002988 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b084      	sub	sp, #16
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002994:	e02f      	b.n	80029f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	68b9      	ldr	r1, [r7, #8]
 800299a:	68f8      	ldr	r0, [r7, #12]
 800299c:	f000 f838 	bl	8002a10 <I2C_IsErrorOccurred>
 80029a0:	4603      	mov	r3, r0
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d001      	beq.n	80029aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e02d      	b.n	8002a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029aa:	f7ff f8c5 	bl	8001b38 <HAL_GetTick>
 80029ae:	4602      	mov	r2, r0
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	1ad3      	subs	r3, r2, r3
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d302      	bcc.n	80029c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80029ba:	68bb      	ldr	r3, [r7, #8]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d11a      	bne.n	80029f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	699b      	ldr	r3, [r3, #24]
 80029c6:	f003 0320 	and.w	r3, r3, #32
 80029ca:	2b20      	cmp	r3, #32
 80029cc:	d013      	beq.n	80029f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d2:	f043 0220 	orr.w	r2, r3, #32
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	2220      	movs	r2, #32
 80029de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e007      	b.n	8002a06 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	699b      	ldr	r3, [r3, #24]
 80029fc:	f003 0320 	and.w	r3, r3, #32
 8002a00:	2b20      	cmp	r3, #32
 8002a02:	d1c8      	bne.n	8002996 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3710      	adds	r7, #16
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	@ 0x28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d068      	beq.n	8002b0e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2210      	movs	r2, #16
 8002a42:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002a44:	e049      	b.n	8002ada <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4c:	d045      	beq.n	8002ada <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002a4e:	f7ff f873 	bl	8001b38 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	68ba      	ldr	r2, [r7, #8]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d302      	bcc.n	8002a64 <I2C_IsErrorOccurred+0x54>
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d13a      	bne.n	8002ada <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a6e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002a76:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a86:	d121      	bne.n	8002acc <I2C_IsErrorOccurred+0xbc>
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002a8e:	d01d      	beq.n	8002acc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002a90:	7cfb      	ldrb	r3, [r7, #19]
 8002a92:	2b20      	cmp	r3, #32
 8002a94:	d01a      	beq.n	8002acc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002aa4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002aa6:	f7ff f847 	bl	8001b38 <HAL_GetTick>
 8002aaa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002aac:	e00e      	b.n	8002acc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002aae:	f7ff f843 	bl	8001b38 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	2b19      	cmp	r3, #25
 8002aba:	d907      	bls.n	8002acc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	f043 0320 	orr.w	r3, r3, #32
 8002ac2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002aca:	e006      	b.n	8002ada <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	f003 0320 	and.w	r3, r3, #32
 8002ad6:	2b20      	cmp	r3, #32
 8002ad8:	d1e9      	bne.n	8002aae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	f003 0320 	and.w	r3, r3, #32
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d003      	beq.n	8002af0 <I2C_IsErrorOccurred+0xe0>
 8002ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0aa      	beq.n	8002a46 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002af0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d103      	bne.n	8002b00 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2220      	movs	r2, #32
 8002afe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d00b      	beq.n	8002b38 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002b20:	6a3b      	ldr	r3, [r7, #32]
 8002b22:	f043 0301 	orr.w	r3, r3, #1
 8002b26:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b30:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00b      	beq.n	8002b5a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	f043 0308 	orr.w	r3, r3, #8
 8002b48:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b52:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00b      	beq.n	8002b7c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002b64:	6a3b      	ldr	r3, [r7, #32]
 8002b66:	f043 0302 	orr.w	r3, r3, #2
 8002b6a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002b76:	2301      	movs	r3, #1
 8002b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d01c      	beq.n	8002bbe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f7ff fe3b 	bl	8002800 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6859      	ldr	r1, [r3, #4]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4b0d      	ldr	r3, [pc, #52]	@ (8002bcc <I2C_IsErrorOccurred+0x1bc>)
 8002b96:	400b      	ands	r3, r1
 8002b98:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b9e:	6a3b      	ldr	r3, [r7, #32]
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002bbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3728      	adds	r7, #40	@ 0x28
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	bf00      	nop
 8002bcc:	fe00e800 	.word	0xfe00e800

08002bd0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	460b      	mov	r3, r1
 8002bdc:	817b      	strh	r3, [r7, #10]
 8002bde:	4613      	mov	r3, r2
 8002be0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002be2:	897b      	ldrh	r3, [r7, #10]
 8002be4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002be8:	7a7b      	ldrb	r3, [r7, #9]
 8002bea:	041b      	lsls	r3, r3, #16
 8002bec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002bfe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	0d5b      	lsrs	r3, r3, #21
 8002c0a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002c0e:	4b08      	ldr	r3, [pc, #32]	@ (8002c30 <I2C_TransferConfig+0x60>)
 8002c10:	430b      	orrs	r3, r1
 8002c12:	43db      	mvns	r3, r3
 8002c14:	ea02 0103 	and.w	r1, r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002c22:	bf00      	nop
 8002c24:	371c      	adds	r7, #28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	03ff63ff 	.word	0x03ff63ff

08002c34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	2b20      	cmp	r3, #32
 8002c48:	d138      	bne.n	8002cbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e032      	b.n	8002cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2224      	movs	r2, #36	@ 0x24
 8002c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	681a      	ldr	r2, [r3, #0]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f022 0201 	bic.w	r2, r2, #1
 8002c76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681a      	ldr	r2, [r3, #0]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002c86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6819      	ldr	r1, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0201 	orr.w	r2, r2, #1
 8002ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	e000      	b.n	8002cbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002cbc:	2302      	movs	r3, #2
  }
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr

08002cca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	b085      	sub	sp, #20
 8002cce:	af00      	add	r7, sp, #0
 8002cd0:	6078      	str	r0, [r7, #4]
 8002cd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d139      	bne.n	8002d54 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e033      	b.n	8002d56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2224      	movs	r2, #36	@ 0x24
 8002cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0201 	bic.w	r2, r2, #1
 8002d0c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002d1c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	021b      	lsls	r3, r3, #8
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d50:	2300      	movs	r3, #0
 8002d52:	e000      	b.n	8002d56 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002d54:	2302      	movs	r3, #2
  }
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	3714      	adds	r7, #20
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d68:	4b04      	ldr	r3, [pc, #16]	@ (8002d7c <HAL_PWREx_GetVoltageRange+0x18>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr
 8002d7a:	bf00      	nop
 8002d7c:	40007000 	.word	0x40007000

08002d80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d8e:	d130      	bne.n	8002df2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d90:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d9c:	d038      	beq.n	8002e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002da6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002da8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002dac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002dae:	4b1d      	ldr	r3, [pc, #116]	@ (8002e24 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	2232      	movs	r2, #50	@ 0x32
 8002db4:	fb02 f303 	mul.w	r3, r2, r3
 8002db8:	4a1b      	ldr	r2, [pc, #108]	@ (8002e28 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002dba:	fba2 2303 	umull	r2, r3, r2, r3
 8002dbe:	0c9b      	lsrs	r3, r3, #18
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dc4:	e002      	b.n	8002dcc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002dcc:	4b14      	ldr	r3, [pc, #80]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dd8:	d102      	bne.n	8002de0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d1f2      	bne.n	8002dc6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002de0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002de2:	695b      	ldr	r3, [r3, #20]
 8002de4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dec:	d110      	bne.n	8002e10 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e00f      	b.n	8002e12 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002df2:	4b0b      	ldr	r3, [pc, #44]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dfa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dfe:	d007      	beq.n	8002e10 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e00:	4b07      	ldr	r3, [pc, #28]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e08:	4a05      	ldr	r2, [pc, #20]	@ (8002e20 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002e0e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	40007000 	.word	0x40007000
 8002e24:	20000000 	.word	0x20000000
 8002e28:	431bde83 	.word	0x431bde83

08002e2c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d101      	bne.n	8002e3e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e3ca      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e3e:	4b97      	ldr	r3, [pc, #604]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002e40:	689b      	ldr	r3, [r3, #8]
 8002e42:	f003 030c 	and.w	r3, r3, #12
 8002e46:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e48:	4b94      	ldr	r3, [pc, #592]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	f003 0303 	and.w	r3, r3, #3
 8002e50:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 80e4 	beq.w	8003028 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d007      	beq.n	8002e76 <HAL_RCC_OscConfig+0x4a>
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	2b0c      	cmp	r3, #12
 8002e6a:	f040 808b 	bne.w	8002f84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	f040 8087 	bne.w	8002f84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e76:	4b89      	ldr	r3, [pc, #548]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d005      	beq.n	8002e8e <HAL_RCC_OscConfig+0x62>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e3a2      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1a      	ldr	r2, [r3, #32]
 8002e92:	4b82      	ldr	r3, [pc, #520]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0308 	and.w	r3, r3, #8
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d004      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x7c>
 8002e9e:	4b7f      	ldr	r3, [pc, #508]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ea6:	e005      	b.n	8002eb4 <HAL_RCC_OscConfig+0x88>
 8002ea8:	4b7c      	ldr	r3, [pc, #496]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eae:	091b      	lsrs	r3, r3, #4
 8002eb0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002eb4:	4293      	cmp	r3, r2
 8002eb6:	d223      	bcs.n	8002f00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a1b      	ldr	r3, [r3, #32]
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 fd55 	bl	800396c <RCC_SetFlashLatencyFromMSIRange>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e383      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ecc:	4b73      	ldr	r3, [pc, #460]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a72      	ldr	r2, [pc, #456]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ed2:	f043 0308 	orr.w	r3, r3, #8
 8002ed6:	6013      	str	r3, [r2, #0]
 8002ed8:	4b70      	ldr	r3, [pc, #448]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	496d      	ldr	r1, [pc, #436]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eea:	4b6c      	ldr	r3, [pc, #432]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69db      	ldr	r3, [r3, #28]
 8002ef6:	021b      	lsls	r3, r3, #8
 8002ef8:	4968      	ldr	r1, [pc, #416]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	604b      	str	r3, [r1, #4]
 8002efe:	e025      	b.n	8002f4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f00:	4b66      	ldr	r3, [pc, #408]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a65      	ldr	r2, [pc, #404]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f06:	f043 0308 	orr.w	r3, r3, #8
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	4b63      	ldr	r3, [pc, #396]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	4960      	ldr	r1, [pc, #384]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f1e:	4b5f      	ldr	r3, [pc, #380]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	021b      	lsls	r3, r3, #8
 8002f2c:	495b      	ldr	r1, [pc, #364]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d109      	bne.n	8002f4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f000 fd15 	bl	800396c <RCC_SetFlashLatencyFromMSIRange>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d001      	beq.n	8002f4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e343      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f4c:	f000 fc4a 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 8002f50:	4602      	mov	r2, r0
 8002f52:	4b52      	ldr	r3, [pc, #328]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	091b      	lsrs	r3, r3, #4
 8002f58:	f003 030f 	and.w	r3, r3, #15
 8002f5c:	4950      	ldr	r1, [pc, #320]	@ (80030a0 <HAL_RCC_OscConfig+0x274>)
 8002f5e:	5ccb      	ldrb	r3, [r1, r3]
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	fa22 f303 	lsr.w	r3, r2, r3
 8002f68:	4a4e      	ldr	r2, [pc, #312]	@ (80030a4 <HAL_RCC_OscConfig+0x278>)
 8002f6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f6c:	4b4e      	ldr	r3, [pc, #312]	@ (80030a8 <HAL_RCC_OscConfig+0x27c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f7fe fd91 	bl	8001a98 <HAL_InitTick>
 8002f76:	4603      	mov	r3, r0
 8002f78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f7a:	7bfb      	ldrb	r3, [r7, #15]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d052      	beq.n	8003026 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002f80:	7bfb      	ldrb	r3, [r7, #15]
 8002f82:	e327      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d032      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f8c:	4b43      	ldr	r3, [pc, #268]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a42      	ldr	r2, [pc, #264]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f98:	f7fe fdce 	bl	8001b38 <HAL_GetTick>
 8002f9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f9e:	e008      	b.n	8002fb2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fa0:	f7fe fdca 	bl	8001b38 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d901      	bls.n	8002fb2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	e310      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002fb2:	4b3a      	ldr	r3, [pc, #232]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f003 0302 	and.w	r3, r3, #2
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d0f0      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fbe:	4b37      	ldr	r3, [pc, #220]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a36      	ldr	r2, [pc, #216]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fc4:	f043 0308 	orr.w	r3, r3, #8
 8002fc8:	6013      	str	r3, [r2, #0]
 8002fca:	4b34      	ldr	r3, [pc, #208]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	4931      	ldr	r1, [pc, #196]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fdc:	4b2f      	ldr	r3, [pc, #188]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	021b      	lsls	r3, r3, #8
 8002fea:	492c      	ldr	r1, [pc, #176]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002fec:	4313      	orrs	r3, r2
 8002fee:	604b      	str	r3, [r1, #4]
 8002ff0:	e01a      	b.n	8003028 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002ff2:	4b2a      	ldr	r3, [pc, #168]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a29      	ldr	r2, [pc, #164]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8002ff8:	f023 0301 	bic.w	r3, r3, #1
 8002ffc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ffe:	f7fe fd9b 	bl	8001b38 <HAL_GetTick>
 8003002:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003004:	e008      	b.n	8003018 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003006:	f7fe fd97 	bl	8001b38 <HAL_GetTick>
 800300a:	4602      	mov	r2, r0
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	1ad3      	subs	r3, r2, r3
 8003010:	2b02      	cmp	r3, #2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e2dd      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003018:	4b20      	ldr	r3, [pc, #128]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0302 	and.w	r3, r3, #2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f0      	bne.n	8003006 <HAL_RCC_OscConfig+0x1da>
 8003024:	e000      	b.n	8003028 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003026:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0301 	and.w	r3, r3, #1
 8003030:	2b00      	cmp	r3, #0
 8003032:	d074      	beq.n	800311e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	2b08      	cmp	r3, #8
 8003038:	d005      	beq.n	8003046 <HAL_RCC_OscConfig+0x21a>
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b0c      	cmp	r3, #12
 800303e:	d10e      	bne.n	800305e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	2b03      	cmp	r3, #3
 8003044:	d10b      	bne.n	800305e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003046:	4b15      	ldr	r3, [pc, #84]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d064      	beq.n	800311c <HAL_RCC_OscConfig+0x2f0>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d160      	bne.n	800311c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e2ba      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003066:	d106      	bne.n	8003076 <HAL_RCC_OscConfig+0x24a>
 8003068:	4b0c      	ldr	r3, [pc, #48]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a0b      	ldr	r2, [pc, #44]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 800306e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003072:	6013      	str	r3, [r2, #0]
 8003074:	e026      	b.n	80030c4 <HAL_RCC_OscConfig+0x298>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800307e:	d115      	bne.n	80030ac <HAL_RCC_OscConfig+0x280>
 8003080:	4b06      	ldr	r3, [pc, #24]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a05      	ldr	r2, [pc, #20]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8003086:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800308a:	6013      	str	r3, [r2, #0]
 800308c:	4b03      	ldr	r3, [pc, #12]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a02      	ldr	r2, [pc, #8]	@ (800309c <HAL_RCC_OscConfig+0x270>)
 8003092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003096:	6013      	str	r3, [r2, #0]
 8003098:	e014      	b.n	80030c4 <HAL_RCC_OscConfig+0x298>
 800309a:	bf00      	nop
 800309c:	40021000 	.word	0x40021000
 80030a0:	08009fec 	.word	0x08009fec
 80030a4:	20000000 	.word	0x20000000
 80030a8:	20000004 	.word	0x20000004
 80030ac:	4ba0      	ldr	r3, [pc, #640]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a9f      	ldr	r2, [pc, #636]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80030b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b6:	6013      	str	r3, [r2, #0]
 80030b8:	4b9d      	ldr	r3, [pc, #628]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a9c      	ldr	r2, [pc, #624]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80030be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80030c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d013      	beq.n	80030f4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fd34 	bl	8001b38 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d4:	f7fe fd30 	bl	8001b38 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b64      	cmp	r3, #100	@ 0x64
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e276      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030e6:	4b92      	ldr	r3, [pc, #584]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d0f0      	beq.n	80030d4 <HAL_RCC_OscConfig+0x2a8>
 80030f2:	e014      	b.n	800311e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f4:	f7fe fd20 	bl	8001b38 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030fa:	e008      	b.n	800310e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030fc:	f7fe fd1c 	bl	8001b38 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b64      	cmp	r3, #100	@ 0x64
 8003108:	d901      	bls.n	800310e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e262      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800310e:	4b88      	ldr	r3, [pc, #544]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1f0      	bne.n	80030fc <HAL_RCC_OscConfig+0x2d0>
 800311a:	e000      	b.n	800311e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d060      	beq.n	80031ec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	2b04      	cmp	r3, #4
 800312e:	d005      	beq.n	800313c <HAL_RCC_OscConfig+0x310>
 8003130:	69bb      	ldr	r3, [r7, #24]
 8003132:	2b0c      	cmp	r3, #12
 8003134:	d119      	bne.n	800316a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d116      	bne.n	800316a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800313c:	4b7c      	ldr	r3, [pc, #496]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003144:	2b00      	cmp	r3, #0
 8003146:	d005      	beq.n	8003154 <HAL_RCC_OscConfig+0x328>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e23f      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003154:	4b76      	ldr	r3, [pc, #472]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	691b      	ldr	r3, [r3, #16]
 8003160:	061b      	lsls	r3, r3, #24
 8003162:	4973      	ldr	r1, [pc, #460]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003164:	4313      	orrs	r3, r2
 8003166:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003168:	e040      	b.n	80031ec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	68db      	ldr	r3, [r3, #12]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d023      	beq.n	80031ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003172:	4b6f      	ldr	r3, [pc, #444]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a6e      	ldr	r2, [pc, #440]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003178:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800317c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317e:	f7fe fcdb 	bl	8001b38 <HAL_GetTick>
 8003182:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003184:	e008      	b.n	8003198 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003186:	f7fe fcd7 	bl	8001b38 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	693b      	ldr	r3, [r7, #16]
 800318e:	1ad3      	subs	r3, r2, r3
 8003190:	2b02      	cmp	r3, #2
 8003192:	d901      	bls.n	8003198 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003194:	2303      	movs	r3, #3
 8003196:	e21d      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003198:	4b65      	ldr	r3, [pc, #404]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d0f0      	beq.n	8003186 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a4:	4b62      	ldr	r3, [pc, #392]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	691b      	ldr	r3, [r3, #16]
 80031b0:	061b      	lsls	r3, r3, #24
 80031b2:	495f      	ldr	r1, [pc, #380]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]
 80031b8:	e018      	b.n	80031ec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a5c      	ldr	r2, [pc, #368]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80031c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c6:	f7fe fcb7 	bl	8001b38 <HAL_GetTick>
 80031ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031cc:	e008      	b.n	80031e0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031ce:	f7fe fcb3 	bl	8001b38 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e1f9      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031e0:	4b53      	ldr	r3, [pc, #332]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d1f0      	bne.n	80031ce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0308 	and.w	r3, r3, #8
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d03c      	beq.n	8003272 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d01c      	beq.n	800323a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003200:	4b4b      	ldr	r3, [pc, #300]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003206:	4a4a      	ldr	r2, [pc, #296]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003210:	f7fe fc92 	bl	8001b38 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003218:	f7fe fc8e 	bl	8001b38 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e1d4      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800322a:	4b41      	ldr	r3, [pc, #260]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800322c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ef      	beq.n	8003218 <HAL_RCC_OscConfig+0x3ec>
 8003238:	e01b      	b.n	8003272 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800323a:	4b3d      	ldr	r3, [pc, #244]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800323c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003240:	4a3b      	ldr	r2, [pc, #236]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003242:	f023 0301 	bic.w	r3, r3, #1
 8003246:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324a:	f7fe fc75 	bl	8001b38 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003252:	f7fe fc71 	bl	8001b38 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e1b7      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003264:	4b32      	ldr	r3, [pc, #200]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003266:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1ef      	bne.n	8003252 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 80a6 	beq.w	80033cc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003280:	2300      	movs	r3, #0
 8003282:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003284:	4b2a      	ldr	r3, [pc, #168]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003286:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003288:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003290:	4b27      	ldr	r3, [pc, #156]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003294:	4a26      	ldr	r2, [pc, #152]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003296:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800329a:	6593      	str	r3, [r2, #88]	@ 0x58
 800329c:	4b24      	ldr	r3, [pc, #144]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800329e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a4:	60bb      	str	r3, [r7, #8]
 80032a6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032a8:	2301      	movs	r3, #1
 80032aa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032ac:	4b21      	ldr	r3, [pc, #132]	@ (8003334 <HAL_RCC_OscConfig+0x508>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d118      	bne.n	80032ea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80032b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003334 <HAL_RCC_OscConfig+0x508>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003334 <HAL_RCC_OscConfig+0x508>)
 80032be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032c2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032c4:	f7fe fc38 	bl	8001b38 <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032cc:	f7fe fc34 	bl	8001b38 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e17a      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032de:	4b15      	ldr	r3, [pc, #84]	@ (8003334 <HAL_RCC_OscConfig+0x508>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0f0      	beq.n	80032cc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	2b01      	cmp	r3, #1
 80032f0:	d108      	bne.n	8003304 <HAL_RCC_OscConfig+0x4d8>
 80032f2:	4b0f      	ldr	r3, [pc, #60]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80032f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 80032fa:	f043 0301 	orr.w	r3, r3, #1
 80032fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003302:	e029      	b.n	8003358 <HAL_RCC_OscConfig+0x52c>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	2b05      	cmp	r3, #5
 800330a:	d115      	bne.n	8003338 <HAL_RCC_OscConfig+0x50c>
 800330c:	4b08      	ldr	r3, [pc, #32]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800330e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003312:	4a07      	ldr	r2, [pc, #28]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003314:	f043 0304 	orr.w	r3, r3, #4
 8003318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800331c:	4b04      	ldr	r3, [pc, #16]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 800331e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003322:	4a03      	ldr	r2, [pc, #12]	@ (8003330 <HAL_RCC_OscConfig+0x504>)
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800332c:	e014      	b.n	8003358 <HAL_RCC_OscConfig+0x52c>
 800332e:	bf00      	nop
 8003330:	40021000 	.word	0x40021000
 8003334:	40007000 	.word	0x40007000
 8003338:	4b9c      	ldr	r3, [pc, #624]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800333a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800333e:	4a9b      	ldr	r2, [pc, #620]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003348:	4b98      	ldr	r3, [pc, #608]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800334a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800334e:	4a97      	ldr	r2, [pc, #604]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003350:	f023 0304 	bic.w	r3, r3, #4
 8003354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d016      	beq.n	800338e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003360:	f7fe fbea 	bl	8001b38 <HAL_GetTick>
 8003364:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003366:	e00a      	b.n	800337e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003368:	f7fe fbe6 	bl	8001b38 <HAL_GetTick>
 800336c:	4602      	mov	r2, r0
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003376:	4293      	cmp	r3, r2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e12a      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800337e:	4b8b      	ldr	r3, [pc, #556]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003380:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d0ed      	beq.n	8003368 <HAL_RCC_OscConfig+0x53c>
 800338c:	e015      	b.n	80033ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338e:	f7fe fbd3 	bl	8001b38 <HAL_GetTick>
 8003392:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003394:	e00a      	b.n	80033ac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003396:	f7fe fbcf 	bl	8001b38 <HAL_GetTick>
 800339a:	4602      	mov	r2, r0
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	1ad3      	subs	r3, r2, r3
 80033a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e113      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80033ac:	4b7f      	ldr	r3, [pc, #508]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80033ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1ed      	bne.n	8003396 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033ba:	7ffb      	ldrb	r3, [r7, #31]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d105      	bne.n	80033cc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033c0:	4b7a      	ldr	r3, [pc, #488]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80033c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c4:	4a79      	ldr	r2, [pc, #484]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80033c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033ca:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	f000 80fe 	beq.w	80035d2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033da:	2b02      	cmp	r3, #2
 80033dc:	f040 80d0 	bne.w	8003580 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80033e0:	4b72      	ldr	r3, [pc, #456]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80033e2:	68db      	ldr	r3, [r3, #12]
 80033e4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f003 0203 	and.w	r2, r3, #3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d130      	bne.n	8003456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	3b01      	subs	r3, #1
 8003400:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003402:	429a      	cmp	r2, r3
 8003404:	d127      	bne.n	8003456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003410:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003412:	429a      	cmp	r2, r3
 8003414:	d11f      	bne.n	8003456 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003420:	2a07      	cmp	r2, #7
 8003422:	bf14      	ite	ne
 8003424:	2201      	movne	r2, #1
 8003426:	2200      	moveq	r2, #0
 8003428:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800342a:	4293      	cmp	r3, r2
 800342c:	d113      	bne.n	8003456 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003438:	085b      	lsrs	r3, r3, #1
 800343a:	3b01      	subs	r3, #1
 800343c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800343e:	429a      	cmp	r2, r3
 8003440:	d109      	bne.n	8003456 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344c:	085b      	lsrs	r3, r3, #1
 800344e:	3b01      	subs	r3, #1
 8003450:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003452:	429a      	cmp	r2, r3
 8003454:	d06e      	beq.n	8003534 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	2b0c      	cmp	r3, #12
 800345a:	d069      	beq.n	8003530 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800345c:	4b53      	ldr	r3, [pc, #332]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d105      	bne.n	8003474 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003468:	4b50      	ldr	r3, [pc, #320]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e0ad      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003478:	4b4c      	ldr	r3, [pc, #304]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a4b      	ldr	r2, [pc, #300]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800347e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003482:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003484:	f7fe fb58 	bl	8001b38 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800348c:	f7fe fb54 	bl	8001b38 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b02      	cmp	r3, #2
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e09a      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800349e:	4b43      	ldr	r3, [pc, #268]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034aa:	4b40      	ldr	r3, [pc, #256]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034ac:	68da      	ldr	r2, [r3, #12]
 80034ae:	4b40      	ldr	r3, [pc, #256]	@ (80035b0 <HAL_RCC_OscConfig+0x784>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80034ba:	3a01      	subs	r2, #1
 80034bc:	0112      	lsls	r2, r2, #4
 80034be:	4311      	orrs	r1, r2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80034c4:	0212      	lsls	r2, r2, #8
 80034c6:	4311      	orrs	r1, r2
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80034cc:	0852      	lsrs	r2, r2, #1
 80034ce:	3a01      	subs	r2, #1
 80034d0:	0552      	lsls	r2, r2, #21
 80034d2:	4311      	orrs	r1, r2
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80034d8:	0852      	lsrs	r2, r2, #1
 80034da:	3a01      	subs	r2, #1
 80034dc:	0652      	lsls	r2, r2, #25
 80034de:	4311      	orrs	r1, r2
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80034e4:	0912      	lsrs	r2, r2, #4
 80034e6:	0452      	lsls	r2, r2, #17
 80034e8:	430a      	orrs	r2, r1
 80034ea:	4930      	ldr	r1, [pc, #192]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80034f0:	4b2e      	ldr	r3, [pc, #184]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a2d      	ldr	r2, [pc, #180]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034fc:	4b2b      	ldr	r3, [pc, #172]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	4a2a      	ldr	r2, [pc, #168]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003502:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003506:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003508:	f7fe fb16 	bl	8001b38 <HAL_GetTick>
 800350c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800350e:	e008      	b.n	8003522 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003510:	f7fe fb12 	bl	8001b38 <HAL_GetTick>
 8003514:	4602      	mov	r2, r0
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	1ad3      	subs	r3, r2, r3
 800351a:	2b02      	cmp	r3, #2
 800351c:	d901      	bls.n	8003522 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e058      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003522:	4b22      	ldr	r3, [pc, #136]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d0f0      	beq.n	8003510 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800352e:	e050      	b.n	80035d2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e04f      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003534:	4b1d      	ldr	r3, [pc, #116]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d148      	bne.n	80035d2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003540:	4b1a      	ldr	r3, [pc, #104]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a19      	ldr	r2, [pc, #100]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800354a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800354c:	4b17      	ldr	r3, [pc, #92]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4a16      	ldr	r2, [pc, #88]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003556:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003558:	f7fe faee 	bl	8001b38 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fe faea 	bl	8001b38 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e030      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003572:	4b0e      	ldr	r3, [pc, #56]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x734>
 800357e:	e028      	b.n	80035d2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	2b0c      	cmp	r3, #12
 8003584:	d023      	beq.n	80035ce <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003586:	4b09      	ldr	r3, [pc, #36]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a08      	ldr	r2, [pc, #32]	@ (80035ac <HAL_RCC_OscConfig+0x780>)
 800358c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003592:	f7fe fad1 	bl	8001b38 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003598:	e00c      	b.n	80035b4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800359a:	f7fe facd 	bl	8001b38 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d905      	bls.n	80035b4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e013      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
 80035ac:	40021000 	.word	0x40021000
 80035b0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035b4:	4b09      	ldr	r3, [pc, #36]	@ (80035dc <HAL_RCC_OscConfig+0x7b0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1ec      	bne.n	800359a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80035c0:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <HAL_RCC_OscConfig+0x7b0>)
 80035c2:	68da      	ldr	r2, [r3, #12]
 80035c4:	4905      	ldr	r1, [pc, #20]	@ (80035dc <HAL_RCC_OscConfig+0x7b0>)
 80035c6:	4b06      	ldr	r3, [pc, #24]	@ (80035e0 <HAL_RCC_OscConfig+0x7b4>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	60cb      	str	r3, [r1, #12]
 80035cc:	e001      	b.n	80035d2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3720      	adds	r7, #32
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	40021000 	.word	0x40021000
 80035e0:	feeefffc 	.word	0xfeeefffc

080035e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b084      	sub	sp, #16
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d101      	bne.n	80035f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e0e7      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035f8:	4b75      	ldr	r3, [pc, #468]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 0307 	and.w	r3, r3, #7
 8003600:	683a      	ldr	r2, [r7, #0]
 8003602:	429a      	cmp	r2, r3
 8003604:	d910      	bls.n	8003628 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003606:	4b72      	ldr	r3, [pc, #456]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f023 0207 	bic.w	r2, r3, #7
 800360e:	4970      	ldr	r1, [pc, #448]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	4313      	orrs	r3, r2
 8003614:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003616:	4b6e      	ldr	r3, [pc, #440]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	429a      	cmp	r2, r3
 8003622:	d001      	beq.n	8003628 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0cf      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d010      	beq.n	8003656 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689a      	ldr	r2, [r3, #8]
 8003638:	4b66      	ldr	r3, [pc, #408]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003640:	429a      	cmp	r2, r3
 8003642:	d908      	bls.n	8003656 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003644:	4b63      	ldr	r3, [pc, #396]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	4960      	ldr	r1, [pc, #384]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003652:	4313      	orrs	r3, r2
 8003654:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0301 	and.w	r3, r3, #1
 800365e:	2b00      	cmp	r3, #0
 8003660:	d04c      	beq.n	80036fc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2b03      	cmp	r3, #3
 8003668:	d107      	bne.n	800367a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800366a:	4b5a      	ldr	r3, [pc, #360]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d121      	bne.n	80036ba <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e0a6      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	2b02      	cmp	r3, #2
 8003680:	d107      	bne.n	8003692 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003682:	4b54      	ldr	r3, [pc, #336]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800368a:	2b00      	cmp	r3, #0
 800368c:	d115      	bne.n	80036ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e09a      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d107      	bne.n	80036aa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800369a:	4b4e      	ldr	r3, [pc, #312]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d109      	bne.n	80036ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e08e      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036aa:	4b4a      	ldr	r3, [pc, #296]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e086      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036ba:	4b46      	ldr	r3, [pc, #280]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f023 0203 	bic.w	r2, r3, #3
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	4943      	ldr	r1, [pc, #268]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036cc:	f7fe fa34 	bl	8001b38 <HAL_GetTick>
 80036d0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d2:	e00a      	b.n	80036ea <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d4:	f7fe fa30 	bl	8001b38 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d901      	bls.n	80036ea <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80036e6:	2303      	movs	r3, #3
 80036e8:	e06e      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ea:	4b3a      	ldr	r3, [pc, #232]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f003 020c 	and.w	r2, r3, #12
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	429a      	cmp	r2, r3
 80036fa:	d1eb      	bne.n	80036d4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d010      	beq.n	800372a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	4b31      	ldr	r3, [pc, #196]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003714:	429a      	cmp	r2, r3
 8003716:	d208      	bcs.n	800372a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003718:	4b2e      	ldr	r3, [pc, #184]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	492b      	ldr	r1, [pc, #172]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800372a:	4b29      	ldr	r3, [pc, #164]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0307 	and.w	r3, r3, #7
 8003732:	683a      	ldr	r2, [r7, #0]
 8003734:	429a      	cmp	r2, r3
 8003736:	d210      	bcs.n	800375a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003738:	4b25      	ldr	r3, [pc, #148]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f023 0207 	bic.w	r2, r3, #7
 8003740:	4923      	ldr	r1, [pc, #140]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	4313      	orrs	r3, r2
 8003746:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003748:	4b21      	ldr	r3, [pc, #132]	@ (80037d0 <HAL_RCC_ClockConfig+0x1ec>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0307 	and.w	r3, r3, #7
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d001      	beq.n	800375a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e036      	b.n	80037c8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0304 	and.w	r3, r3, #4
 8003762:	2b00      	cmp	r3, #0
 8003764:	d008      	beq.n	8003778 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003766:	4b1b      	ldr	r3, [pc, #108]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	4918      	ldr	r1, [pc, #96]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003774:	4313      	orrs	r3, r2
 8003776:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0308 	and.w	r3, r3, #8
 8003780:	2b00      	cmp	r3, #0
 8003782:	d009      	beq.n	8003798 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003784:	4b13      	ldr	r3, [pc, #76]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	4910      	ldr	r1, [pc, #64]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 8003794:	4313      	orrs	r3, r2
 8003796:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003798:	f000 f824 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 800379c:	4602      	mov	r2, r0
 800379e:	4b0d      	ldr	r3, [pc, #52]	@ (80037d4 <HAL_RCC_ClockConfig+0x1f0>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	f003 030f 	and.w	r3, r3, #15
 80037a8:	490b      	ldr	r1, [pc, #44]	@ (80037d8 <HAL_RCC_ClockConfig+0x1f4>)
 80037aa:	5ccb      	ldrb	r3, [r1, r3]
 80037ac:	f003 031f 	and.w	r3, r3, #31
 80037b0:	fa22 f303 	lsr.w	r3, r2, r3
 80037b4:	4a09      	ldr	r2, [pc, #36]	@ (80037dc <HAL_RCC_ClockConfig+0x1f8>)
 80037b6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80037b8:	4b09      	ldr	r3, [pc, #36]	@ (80037e0 <HAL_RCC_ClockConfig+0x1fc>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe f96b 	bl	8001a98 <HAL_InitTick>
 80037c2:	4603      	mov	r3, r0
 80037c4:	72fb      	strb	r3, [r7, #11]

  return status;
 80037c6:	7afb      	ldrb	r3, [r7, #11]
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3710      	adds	r7, #16
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}
 80037d0:	40022000 	.word	0x40022000
 80037d4:	40021000 	.word	0x40021000
 80037d8:	08009fec 	.word	0x08009fec
 80037dc:	20000000 	.word	0x20000000
 80037e0:	20000004 	.word	0x20000004

080037e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b089      	sub	sp, #36	@ 0x24
 80037e8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80037ea:	2300      	movs	r3, #0
 80037ec:	61fb      	str	r3, [r7, #28]
 80037ee:	2300      	movs	r3, #0
 80037f0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80037f2:	4b3e      	ldr	r3, [pc, #248]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 030c 	and.w	r3, r3, #12
 80037fa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037fc:	4b3b      	ldr	r3, [pc, #236]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d005      	beq.n	8003818 <HAL_RCC_GetSysClockFreq+0x34>
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	2b0c      	cmp	r3, #12
 8003810:	d121      	bne.n	8003856 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d11e      	bne.n	8003856 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003818:	4b34      	ldr	r3, [pc, #208]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f003 0308 	and.w	r3, r3, #8
 8003820:	2b00      	cmp	r3, #0
 8003822:	d107      	bne.n	8003834 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003824:	4b31      	ldr	r3, [pc, #196]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003826:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382a:	0a1b      	lsrs	r3, r3, #8
 800382c:	f003 030f 	and.w	r3, r3, #15
 8003830:	61fb      	str	r3, [r7, #28]
 8003832:	e005      	b.n	8003840 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003834:	4b2d      	ldr	r3, [pc, #180]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	091b      	lsrs	r3, r3, #4
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003840:	4a2b      	ldr	r2, [pc, #172]	@ (80038f0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003848:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800384a:	693b      	ldr	r3, [r7, #16]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10d      	bne.n	800386c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003854:	e00a      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	2b04      	cmp	r3, #4
 800385a:	d102      	bne.n	8003862 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800385c:	4b25      	ldr	r3, [pc, #148]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	e004      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	2b08      	cmp	r3, #8
 8003866:	d101      	bne.n	800386c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003868:	4b23      	ldr	r3, [pc, #140]	@ (80038f8 <HAL_RCC_GetSysClockFreq+0x114>)
 800386a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	2b0c      	cmp	r3, #12
 8003870:	d134      	bne.n	80038dc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003872:	4b1e      	ldr	r3, [pc, #120]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	2b02      	cmp	r3, #2
 8003880:	d003      	beq.n	800388a <HAL_RCC_GetSysClockFreq+0xa6>
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b03      	cmp	r3, #3
 8003886:	d003      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0xac>
 8003888:	e005      	b.n	8003896 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800388a:	4b1a      	ldr	r3, [pc, #104]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x110>)
 800388c:	617b      	str	r3, [r7, #20]
      break;
 800388e:	e005      	b.n	800389c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003890:	4b19      	ldr	r3, [pc, #100]	@ (80038f8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003892:	617b      	str	r3, [r7, #20]
      break;
 8003894:	e002      	b.n	800389c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	617b      	str	r3, [r7, #20]
      break;
 800389a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800389c:	4b13      	ldr	r3, [pc, #76]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	091b      	lsrs	r3, r3, #4
 80038a2:	f003 0307 	and.w	r3, r3, #7
 80038a6:	3301      	adds	r3, #1
 80038a8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038aa:	4b10      	ldr	r3, [pc, #64]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	0a1b      	lsrs	r3, r3, #8
 80038b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038b4:	697a      	ldr	r2, [r7, #20]
 80038b6:	fb03 f202 	mul.w	r2, r3, r2
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038c2:	4b0a      	ldr	r3, [pc, #40]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x108>)
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	0e5b      	lsrs	r3, r3, #25
 80038c8:	f003 0303 	and.w	r3, r3, #3
 80038cc:	3301      	adds	r3, #1
 80038ce:	005b      	lsls	r3, r3, #1
 80038d0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80038d2:	697a      	ldr	r2, [r7, #20]
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038da:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80038dc:	69bb      	ldr	r3, [r7, #24]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3724      	adds	r7, #36	@ 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000
 80038f0:	0800a004 	.word	0x0800a004
 80038f4:	00f42400 	.word	0x00f42400
 80038f8:	007a1200 	.word	0x007a1200

080038fc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003900:	4b03      	ldr	r3, [pc, #12]	@ (8003910 <HAL_RCC_GetHCLKFreq+0x14>)
 8003902:	681b      	ldr	r3, [r3, #0]
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	20000000 	.word	0x20000000

08003914 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003918:	f7ff fff0 	bl	80038fc <HAL_RCC_GetHCLKFreq>
 800391c:	4602      	mov	r2, r0
 800391e:	4b06      	ldr	r3, [pc, #24]	@ (8003938 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	0a1b      	lsrs	r3, r3, #8
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	4904      	ldr	r1, [pc, #16]	@ (800393c <HAL_RCC_GetPCLK1Freq+0x28>)
 800392a:	5ccb      	ldrb	r3, [r1, r3]
 800392c:	f003 031f 	and.w	r3, r3, #31
 8003930:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003934:	4618      	mov	r0, r3
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40021000 	.word	0x40021000
 800393c:	08009ffc 	.word	0x08009ffc

08003940 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003944:	f7ff ffda 	bl	80038fc <HAL_RCC_GetHCLKFreq>
 8003948:	4602      	mov	r2, r0
 800394a:	4b06      	ldr	r3, [pc, #24]	@ (8003964 <HAL_RCC_GetPCLK2Freq+0x24>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	0adb      	lsrs	r3, r3, #11
 8003950:	f003 0307 	and.w	r3, r3, #7
 8003954:	4904      	ldr	r1, [pc, #16]	@ (8003968 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003956:	5ccb      	ldrb	r3, [r1, r3]
 8003958:	f003 031f 	and.w	r3, r3, #31
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003960:	4618      	mov	r0, r3
 8003962:	bd80      	pop	{r7, pc}
 8003964:	40021000 	.word	0x40021000
 8003968:	08009ffc 	.word	0x08009ffc

0800396c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003974:	2300      	movs	r3, #0
 8003976:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003978:	4b2a      	ldr	r3, [pc, #168]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800397a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800397c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003980:	2b00      	cmp	r3, #0
 8003982:	d003      	beq.n	800398c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003984:	f7ff f9ee 	bl	8002d64 <HAL_PWREx_GetVoltageRange>
 8003988:	6178      	str	r0, [r7, #20]
 800398a:	e014      	b.n	80039b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800398c:	4b25      	ldr	r3, [pc, #148]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800398e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003990:	4a24      	ldr	r2, [pc, #144]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003992:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003996:	6593      	str	r3, [r2, #88]	@ 0x58
 8003998:	4b22      	ldr	r3, [pc, #136]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800399a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a0:	60fb      	str	r3, [r7, #12]
 80039a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80039a4:	f7ff f9de 	bl	8002d64 <HAL_PWREx_GetVoltageRange>
 80039a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003a24 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039b4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039bc:	d10b      	bne.n	80039d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b80      	cmp	r3, #128	@ 0x80
 80039c2:	d919      	bls.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2ba0      	cmp	r3, #160	@ 0xa0
 80039c8:	d902      	bls.n	80039d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039ca:	2302      	movs	r3, #2
 80039cc:	613b      	str	r3, [r7, #16]
 80039ce:	e013      	b.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039d0:	2301      	movs	r3, #1
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	e010      	b.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b80      	cmp	r3, #128	@ 0x80
 80039da:	d902      	bls.n	80039e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80039dc:	2303      	movs	r3, #3
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	e00a      	b.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b80      	cmp	r3, #128	@ 0x80
 80039e6:	d102      	bne.n	80039ee <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80039e8:	2302      	movs	r3, #2
 80039ea:	613b      	str	r3, [r7, #16]
 80039ec:	e004      	b.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2b70      	cmp	r3, #112	@ 0x70
 80039f2:	d101      	bne.n	80039f8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80039f4:	2301      	movs	r3, #1
 80039f6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80039f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f023 0207 	bic.w	r2, r3, #7
 8003a00:	4909      	ldr	r1, [pc, #36]	@ (8003a28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a08:	4b07      	ldr	r3, [pc, #28]	@ (8003a28 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0307 	and.w	r3, r3, #7
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d001      	beq.n	8003a1a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e000      	b.n	8003a1c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3718      	adds	r7, #24
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40021000 	.word	0x40021000
 8003a28:	40022000 	.word	0x40022000

08003a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b086      	sub	sp, #24
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a34:	2300      	movs	r3, #0
 8003a36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a38:	2300      	movs	r3, #0
 8003a3a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d041      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a4c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a50:	d02a      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003a52:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a56:	d824      	bhi.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a58:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a5c:	d008      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a5e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a62:	d81e      	bhi.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00a      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003a68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a6c:	d010      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a6e:	e018      	b.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a70:	4b86      	ldr	r3, [pc, #536]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	4a85      	ldr	r2, [pc, #532]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a7a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a7c:	e015      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3304      	adds	r3, #4
 8003a82:	2100      	movs	r1, #0
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 fabb 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a8e:	e00c      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	3320      	adds	r3, #32
 8003a94:	2100      	movs	r1, #0
 8003a96:	4618      	mov	r0, r3
 8003a98:	f000 fba6 	bl	80041e8 <RCCEx_PLLSAI2_Config>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003aa0:	e003      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	74fb      	strb	r3, [r7, #19]
      break;
 8003aa6:	e000      	b.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003aa8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aaa:	7cfb      	ldrb	r3, [r7, #19]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10b      	bne.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ab0:	4b76      	ldr	r3, [pc, #472]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003abe:	4973      	ldr	r1, [pc, #460]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ac6:	e001      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac8:	7cfb      	ldrb	r3, [r7, #19]
 8003aca:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d041      	beq.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003adc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ae0:	d02a      	beq.n	8003b38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003ae2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003ae6:	d824      	bhi.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ae8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aec:	d008      	beq.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003aee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003af2:	d81e      	bhi.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00a      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003af8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003afc:	d010      	beq.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003afe:	e018      	b.n	8003b32 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b00:	4b62      	ldr	r3, [pc, #392]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	4a61      	ldr	r2, [pc, #388]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b0a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b0c:	e015      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	3304      	adds	r3, #4
 8003b12:	2100      	movs	r1, #0
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 fa73 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b1e:	e00c      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	3320      	adds	r3, #32
 8003b24:	2100      	movs	r1, #0
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fb5e 	bl	80041e8 <RCCEx_PLLSAI2_Config>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003b30:	e003      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	74fb      	strb	r3, [r7, #19]
      break;
 8003b36:	e000      	b.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003b38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b3a:	7cfb      	ldrb	r3, [r7, #19]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d10b      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b40:	4b52      	ldr	r3, [pc, #328]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b46:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b4e:	494f      	ldr	r1, [pc, #316]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003b56:	e001      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b58:	7cfb      	ldrb	r3, [r7, #19]
 8003b5a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 80a0 	beq.w	8003caa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b6e:	4b47      	ldr	r3, [pc, #284]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e000      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003b7e:	2300      	movs	r3, #0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d00d      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b84:	4b41      	ldr	r3, [pc, #260]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b88:	4a40      	ldr	r2, [pc, #256]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b90:	4b3e      	ldr	r3, [pc, #248]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b98:	60bb      	str	r3, [r7, #8]
 8003b9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ba0:	4b3b      	ldr	r3, [pc, #236]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a3a      	ldr	r2, [pc, #232]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ba6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003baa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003bac:	f7fd ffc4 	bl	8001b38 <HAL_GetTick>
 8003bb0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bb2:	e009      	b.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bb4:	f7fd ffc0 	bl	8001b38 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d902      	bls.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	74fb      	strb	r3, [r7, #19]
        break;
 8003bc6:	e005      	b.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003bc8:	4b31      	ldr	r3, [pc, #196]	@ (8003c90 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0ef      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d15c      	bne.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003bda:	4b2c      	ldr	r3, [pc, #176]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003be4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d01f      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bf2:	697a      	ldr	r2, [r7, #20]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d019      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bf8:	4b24      	ldr	r3, [pc, #144]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003c04:	4b21      	ldr	r3, [pc, #132]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0a:	4a20      	ldr	r2, [pc, #128]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003c14:	4b1d      	ldr	r3, [pc, #116]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1a:	4a1c      	ldr	r2, [pc, #112]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003c24:	4a19      	ldr	r2, [pc, #100]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d016      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c36:	f7fd ff7f 	bl	8001b38 <HAL_GetTick>
 8003c3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c3c:	e00b      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3e:	f7fd ff7b 	bl	8001b38 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d902      	bls.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	74fb      	strb	r3, [r7, #19]
            break;
 8003c54:	e006      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c56:	4b0d      	ldr	r3, [pc, #52]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0ec      	beq.n	8003c3e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003c64:	7cfb      	ldrb	r3, [r7, #19]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c6a:	4b08      	ldr	r3, [pc, #32]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c7a:	4904      	ldr	r1, [pc, #16]	@ (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c82:	e009      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c84:	7cfb      	ldrb	r3, [r7, #19]
 8003c86:	74bb      	strb	r3, [r7, #18]
 8003c88:	e006      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c94:	7cfb      	ldrb	r3, [r7, #19]
 8003c96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c98:	7c7b      	ldrb	r3, [r7, #17]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d105      	bne.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c9e:	4b9e      	ldr	r3, [pc, #632]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca2:	4a9d      	ldr	r2, [pc, #628]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ca8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00a      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003cb6:	4b98      	ldr	r3, [pc, #608]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cbc:	f023 0203 	bic.w	r2, r3, #3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc4:	4994      	ldr	r1, [pc, #592]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00a      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003cd8:	4b8f      	ldr	r3, [pc, #572]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cde:	f023 020c 	bic.w	r2, r3, #12
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	498c      	ldr	r1, [pc, #560]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce8:	4313      	orrs	r3, r2
 8003cea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0304 	and.w	r3, r3, #4
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00a      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cfa:	4b87      	ldr	r3, [pc, #540]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d08:	4983      	ldr	r1, [pc, #524]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0308 	and.w	r3, r3, #8
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00a      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003d1c:	4b7e      	ldr	r3, [pc, #504]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d2a:	497b      	ldr	r1, [pc, #492]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 0310 	and.w	r3, r3, #16
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00a      	beq.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d3e:	4b76      	ldr	r3, [pc, #472]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d4c:	4972      	ldr	r1, [pc, #456]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0320 	and.w	r3, r3, #32
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d00a      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d60:	4b6d      	ldr	r3, [pc, #436]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d6e:	496a      	ldr	r1, [pc, #424]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d00a      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d82:	4b65      	ldr	r3, [pc, #404]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d90:	4961      	ldr	r1, [pc, #388]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003da4:	4b5c      	ldr	r3, [pc, #368]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003db2:	4959      	ldr	r1, [pc, #356]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db4:	4313      	orrs	r3, r2
 8003db6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00a      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003dc6:	4b54      	ldr	r3, [pc, #336]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dcc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003dd4:	4950      	ldr	r1, [pc, #320]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd6:	4313      	orrs	r3, r2
 8003dd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d00a      	beq.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003de8:	4b4b      	ldr	r3, [pc, #300]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df6:	4948      	ldr	r1, [pc, #288]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d00a      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003e0a:	4b43      	ldr	r3, [pc, #268]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e18:	493f      	ldr	r1, [pc, #252]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d028      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e2c:	4b3a      	ldr	r3, [pc, #232]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e32:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e3a:	4937      	ldr	r1, [pc, #220]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e4c:	4b32      	ldr	r3, [pc, #200]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4a31      	ldr	r2, [pc, #196]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e56:	60d3      	str	r3, [r2, #12]
 8003e58:	e011      	b.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e62:	d10c      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3304      	adds	r3, #4
 8003e68:	2101      	movs	r1, #1
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 f8c8 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003e70:	4603      	mov	r3, r0
 8003e72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e74:	7cfb      	ldrb	r3, [r7, #19]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003e7a:	7cfb      	ldrb	r3, [r7, #19]
 8003e7c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d028      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e8a:	4b23      	ldr	r3, [pc, #140]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e90:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e98:	491f      	ldr	r1, [pc, #124]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ea4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ea8:	d106      	bne.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	4a1a      	ldr	r2, [pc, #104]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003eb4:	60d3      	str	r3, [r2, #12]
 8003eb6:	e011      	b.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ebc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ec0:	d10c      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	2101      	movs	r1, #1
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f000 f899 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ed2:	7cfb      	ldrb	r3, [r7, #19]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003ed8:	7cfb      	ldrb	r3, [r7, #19]
 8003eda:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d02b      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eee:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ef6:	4908      	ldr	r1, [pc, #32]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f06:	d109      	bne.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f08:	4b03      	ldr	r3, [pc, #12]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	4a02      	ldr	r2, [pc, #8]	@ (8003f18 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f12:	60d3      	str	r3, [r2, #12]
 8003f14:	e014      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003f16:	bf00      	nop
 8003f18:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003f24:	d10c      	bne.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f000 f867 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003f32:	4603      	mov	r3, r0
 8003f34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f36:	7cfb      	ldrb	r3, [r7, #19]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f3c:	7cfb      	ldrb	r3, [r7, #19]
 8003f3e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d02f      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f52:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f5a:	4928      	ldr	r1, [pc, #160]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003f6a:	d10d      	bne.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	3304      	adds	r3, #4
 8003f70:	2102      	movs	r1, #2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f000 f844 	bl	8004000 <RCCEx_PLLSAI1_Config>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f7c:	7cfb      	ldrb	r3, [r7, #19]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d014      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003f82:	7cfb      	ldrb	r3, [r7, #19]
 8003f84:	74bb      	strb	r3, [r7, #18]
 8003f86:	e011      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003f8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f90:	d10c      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3320      	adds	r3, #32
 8003f96:	2102      	movs	r1, #2
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 f925 	bl	80041e8 <RCCEx_PLLSAI2_Config>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fa2:	7cfb      	ldrb	r3, [r7, #19]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003fa8:	7cfb      	ldrb	r3, [r7, #19]
 8003faa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00a      	beq.n	8003fce <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fb8:	4b10      	ldr	r3, [pc, #64]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fc6:	490d      	ldr	r1, [pc, #52]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00b      	beq.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fda:	4b08      	ldr	r3, [pc, #32]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fea:	4904      	ldr	r1, [pc, #16]	@ (8003ffc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ff2:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	40021000 	.word	0x40021000

08004000 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
 8004008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800400e:	4b75      	ldr	r3, [pc, #468]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f003 0303 	and.w	r3, r3, #3
 8004016:	2b00      	cmp	r3, #0
 8004018:	d018      	beq.n	800404c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800401a:	4b72      	ldr	r3, [pc, #456]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	f003 0203 	and.w	r2, r3, #3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	429a      	cmp	r2, r3
 8004028:	d10d      	bne.n	8004046 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
       ||
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004032:	4b6c      	ldr	r3, [pc, #432]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	091b      	lsrs	r3, r3, #4
 8004038:	f003 0307 	and.w	r3, r3, #7
 800403c:	1c5a      	adds	r2, r3, #1
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
       ||
 8004042:	429a      	cmp	r2, r3
 8004044:	d047      	beq.n	80040d6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	73fb      	strb	r3, [r7, #15]
 800404a:	e044      	b.n	80040d6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b03      	cmp	r3, #3
 8004052:	d018      	beq.n	8004086 <RCCEx_PLLSAI1_Config+0x86>
 8004054:	2b03      	cmp	r3, #3
 8004056:	d825      	bhi.n	80040a4 <RCCEx_PLLSAI1_Config+0xa4>
 8004058:	2b01      	cmp	r3, #1
 800405a:	d002      	beq.n	8004062 <RCCEx_PLLSAI1_Config+0x62>
 800405c:	2b02      	cmp	r3, #2
 800405e:	d009      	beq.n	8004074 <RCCEx_PLLSAI1_Config+0x74>
 8004060:	e020      	b.n	80040a4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004062:	4b60      	ldr	r3, [pc, #384]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d11d      	bne.n	80040aa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004072:	e01a      	b.n	80040aa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004074:	4b5b      	ldr	r3, [pc, #364]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407c:	2b00      	cmp	r3, #0
 800407e:	d116      	bne.n	80040ae <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004084:	e013      	b.n	80040ae <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004086:	4b57      	ldr	r3, [pc, #348]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10f      	bne.n	80040b2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004092:	4b54      	ldr	r3, [pc, #336]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800409a:	2b00      	cmp	r3, #0
 800409c:	d109      	bne.n	80040b2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040a2:	e006      	b.n	80040b2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	73fb      	strb	r3, [r7, #15]
      break;
 80040a8:	e004      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040aa:	bf00      	nop
 80040ac:	e002      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040ae:	bf00      	nop
 80040b0:	e000      	b.n	80040b4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80040b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80040b4:	7bfb      	ldrb	r3, [r7, #15]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10d      	bne.n	80040d6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80040ba:	4b4a      	ldr	r3, [pc, #296]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6819      	ldr	r1, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	3b01      	subs	r3, #1
 80040cc:	011b      	lsls	r3, r3, #4
 80040ce:	430b      	orrs	r3, r1
 80040d0:	4944      	ldr	r1, [pc, #272]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80040d6:	7bfb      	ldrb	r3, [r7, #15]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d17d      	bne.n	80041d8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80040dc:	4b41      	ldr	r3, [pc, #260]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a40      	ldr	r2, [pc, #256]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80040e6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80040e8:	f7fd fd26 	bl	8001b38 <HAL_GetTick>
 80040ec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80040ee:	e009      	b.n	8004104 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040f0:	f7fd fd22 	bl	8001b38 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b02      	cmp	r3, #2
 80040fc:	d902      	bls.n	8004104 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	73fb      	strb	r3, [r7, #15]
        break;
 8004102:	e005      	b.n	8004110 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004104:	4b37      	ldr	r3, [pc, #220]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1ef      	bne.n	80040f0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004110:	7bfb      	ldrb	r3, [r7, #15]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d160      	bne.n	80041d8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d111      	bne.n	8004140 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800411c:	4b31      	ldr	r3, [pc, #196]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800411e:	691b      	ldr	r3, [r3, #16]
 8004120:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004124:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6892      	ldr	r2, [r2, #8]
 800412c:	0211      	lsls	r1, r2, #8
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68d2      	ldr	r2, [r2, #12]
 8004132:	0912      	lsrs	r2, r2, #4
 8004134:	0452      	lsls	r2, r2, #17
 8004136:	430a      	orrs	r2, r1
 8004138:	492a      	ldr	r1, [pc, #168]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800413a:	4313      	orrs	r3, r2
 800413c:	610b      	str	r3, [r1, #16]
 800413e:	e027      	b.n	8004190 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d112      	bne.n	800416c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004146:	4b27      	ldr	r3, [pc, #156]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004148:	691b      	ldr	r3, [r3, #16]
 800414a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800414e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	6892      	ldr	r2, [r2, #8]
 8004156:	0211      	lsls	r1, r2, #8
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	6912      	ldr	r2, [r2, #16]
 800415c:	0852      	lsrs	r2, r2, #1
 800415e:	3a01      	subs	r2, #1
 8004160:	0552      	lsls	r2, r2, #21
 8004162:	430a      	orrs	r2, r1
 8004164:	491f      	ldr	r1, [pc, #124]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004166:	4313      	orrs	r3, r2
 8004168:	610b      	str	r3, [r1, #16]
 800416a:	e011      	b.n	8004190 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800416c:	4b1d      	ldr	r3, [pc, #116]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004174:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6892      	ldr	r2, [r2, #8]
 800417c:	0211      	lsls	r1, r2, #8
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	6952      	ldr	r2, [r2, #20]
 8004182:	0852      	lsrs	r2, r2, #1
 8004184:	3a01      	subs	r2, #1
 8004186:	0652      	lsls	r2, r2, #25
 8004188:	430a      	orrs	r2, r1
 800418a:	4916      	ldr	r1, [pc, #88]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800418c:	4313      	orrs	r3, r2
 800418e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004190:	4b14      	ldr	r3, [pc, #80]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a13      	ldr	r2, [pc, #76]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004196:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800419a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800419c:	f7fd fccc 	bl	8001b38 <HAL_GetTick>
 80041a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041a2:	e009      	b.n	80041b8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041a4:	f7fd fcc8 	bl	8001b38 <HAL_GetTick>
 80041a8:	4602      	mov	r2, r0
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	1ad3      	subs	r3, r2, r3
 80041ae:	2b02      	cmp	r3, #2
 80041b0:	d902      	bls.n	80041b8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	73fb      	strb	r3, [r7, #15]
          break;
 80041b6:	e005      	b.n	80041c4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041b8:	4b0a      	ldr	r3, [pc, #40]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0ef      	beq.n	80041a4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80041c4:	7bfb      	ldrb	r3, [r7, #15]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d106      	bne.n	80041d8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80041ca:	4b06      	ldr	r3, [pc, #24]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041cc:	691a      	ldr	r2, [r3, #16]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	4904      	ldr	r1, [pc, #16]	@ (80041e4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3710      	adds	r7, #16
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	40021000 	.word	0x40021000

080041e8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b084      	sub	sp, #16
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80041f2:	2300      	movs	r3, #0
 80041f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80041f6:	4b6a      	ldr	r3, [pc, #424]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f003 0303 	and.w	r3, r3, #3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d018      	beq.n	8004234 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004202:	4b67      	ldr	r3, [pc, #412]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	f003 0203 	and.w	r2, r3, #3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	429a      	cmp	r2, r3
 8004210:	d10d      	bne.n	800422e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
       ||
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800421a:	4b61      	ldr	r3, [pc, #388]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	091b      	lsrs	r3, r3, #4
 8004220:	f003 0307 	and.w	r3, r3, #7
 8004224:	1c5a      	adds	r2, r3, #1
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
       ||
 800422a:	429a      	cmp	r2, r3
 800422c:	d047      	beq.n	80042be <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	73fb      	strb	r3, [r7, #15]
 8004232:	e044      	b.n	80042be <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2b03      	cmp	r3, #3
 800423a:	d018      	beq.n	800426e <RCCEx_PLLSAI2_Config+0x86>
 800423c:	2b03      	cmp	r3, #3
 800423e:	d825      	bhi.n	800428c <RCCEx_PLLSAI2_Config+0xa4>
 8004240:	2b01      	cmp	r3, #1
 8004242:	d002      	beq.n	800424a <RCCEx_PLLSAI2_Config+0x62>
 8004244:	2b02      	cmp	r3, #2
 8004246:	d009      	beq.n	800425c <RCCEx_PLLSAI2_Config+0x74>
 8004248:	e020      	b.n	800428c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800424a:	4b55      	ldr	r3, [pc, #340]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d11d      	bne.n	8004292 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800425a:	e01a      	b.n	8004292 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800425c:	4b50      	ldr	r3, [pc, #320]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004264:	2b00      	cmp	r3, #0
 8004266:	d116      	bne.n	8004296 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800426c:	e013      	b.n	8004296 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800426e:	4b4c      	ldr	r3, [pc, #304]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10f      	bne.n	800429a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800427a:	4b49      	ldr	r3, [pc, #292]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004282:	2b00      	cmp	r3, #0
 8004284:	d109      	bne.n	800429a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800428a:	e006      	b.n	800429a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	73fb      	strb	r3, [r7, #15]
      break;
 8004290:	e004      	b.n	800429c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004292:	bf00      	nop
 8004294:	e002      	b.n	800429c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004296:	bf00      	nop
 8004298:	e000      	b.n	800429c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800429a:	bf00      	nop
    }

    if(status == HAL_OK)
 800429c:	7bfb      	ldrb	r3, [r7, #15]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10d      	bne.n	80042be <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80042a2:	4b3f      	ldr	r3, [pc, #252]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6819      	ldr	r1, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	011b      	lsls	r3, r3, #4
 80042b6:	430b      	orrs	r3, r1
 80042b8:	4939      	ldr	r1, [pc, #228]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80042be:	7bfb      	ldrb	r3, [r7, #15]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d167      	bne.n	8004394 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042c4:	4b36      	ldr	r3, [pc, #216]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a35      	ldr	r2, [pc, #212]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042d0:	f7fd fc32 	bl	8001b38 <HAL_GetTick>
 80042d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042d6:	e009      	b.n	80042ec <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042d8:	f7fd fc2e 	bl	8001b38 <HAL_GetTick>
 80042dc:	4602      	mov	r2, r0
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	2b02      	cmp	r3, #2
 80042e4:	d902      	bls.n	80042ec <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80042e6:	2303      	movs	r3, #3
 80042e8:	73fb      	strb	r3, [r7, #15]
        break;
 80042ea:	e005      	b.n	80042f8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042ec:	4b2c      	ldr	r3, [pc, #176]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1ef      	bne.n	80042d8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80042f8:	7bfb      	ldrb	r3, [r7, #15]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d14a      	bne.n	8004394 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d111      	bne.n	8004328 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004304:	4b26      	ldr	r3, [pc, #152]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800430c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6892      	ldr	r2, [r2, #8]
 8004314:	0211      	lsls	r1, r2, #8
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	68d2      	ldr	r2, [r2, #12]
 800431a:	0912      	lsrs	r2, r2, #4
 800431c:	0452      	lsls	r2, r2, #17
 800431e:	430a      	orrs	r2, r1
 8004320:	491f      	ldr	r1, [pc, #124]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004322:	4313      	orrs	r3, r2
 8004324:	614b      	str	r3, [r1, #20]
 8004326:	e011      	b.n	800434c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004328:	4b1d      	ldr	r3, [pc, #116]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004330:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004334:	687a      	ldr	r2, [r7, #4]
 8004336:	6892      	ldr	r2, [r2, #8]
 8004338:	0211      	lsls	r1, r2, #8
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6912      	ldr	r2, [r2, #16]
 800433e:	0852      	lsrs	r2, r2, #1
 8004340:	3a01      	subs	r2, #1
 8004342:	0652      	lsls	r2, r2, #25
 8004344:	430a      	orrs	r2, r1
 8004346:	4916      	ldr	r1, [pc, #88]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004348:	4313      	orrs	r3, r2
 800434a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800434c:	4b14      	ldr	r3, [pc, #80]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a13      	ldr	r2, [pc, #76]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004352:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004356:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004358:	f7fd fbee 	bl	8001b38 <HAL_GetTick>
 800435c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800435e:	e009      	b.n	8004374 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004360:	f7fd fbea 	bl	8001b38 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d902      	bls.n	8004374 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	73fb      	strb	r3, [r7, #15]
          break;
 8004372:	e005      	b.n	8004380 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004374:	4b0a      	ldr	r3, [pc, #40]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0ef      	beq.n	8004360 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004380:	7bfb      	ldrb	r3, [r7, #15]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004386:	4b06      	ldr	r3, [pc, #24]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004388:	695a      	ldr	r2, [r3, #20]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	4904      	ldr	r1, [pc, #16]	@ (80043a0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004390:	4313      	orrs	r3, r2
 8004392:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004394:	7bfb      	ldrb	r3, [r7, #15]
}
 8004396:	4618      	mov	r0, r3
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	40021000 	.word	0x40021000

080043a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b082      	sub	sp, #8
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e049      	b.n	800444a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d106      	bne.n	80043d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f7fd fa70 	bl	80018b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2202      	movs	r2, #2
 80043d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681a      	ldr	r2, [r3, #0]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3304      	adds	r3, #4
 80043e0:	4619      	mov	r1, r3
 80043e2:	4610      	mov	r0, r2
 80043e4:	f000 f8fe 	bl	80045e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2201      	movs	r2, #1
 800443c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004448:	2300      	movs	r3, #0
}
 800444a:	4618      	mov	r0, r3
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}

08004452 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004452:	b580      	push	{r7, lr}
 8004454:	b084      	sub	sp, #16
 8004456:	af00      	add	r7, sp, #0
 8004458:	6078      	str	r0, [r7, #4]
 800445a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800445c:	2300      	movs	r3, #0
 800445e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_TIM_ConfigClockSource+0x1c>
 800446a:	2302      	movs	r3, #2
 800446c:	e0b6      	b.n	80045dc <HAL_TIM_ConfigClockSource+0x18a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800448c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004490:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004498:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044aa:	d03e      	beq.n	800452a <HAL_TIM_ConfigClockSource+0xd8>
 80044ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044b0:	f200 8087 	bhi.w	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044b8:	f000 8086 	beq.w	80045c8 <HAL_TIM_ConfigClockSource+0x176>
 80044bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80044c0:	d87f      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044c2:	2b70      	cmp	r3, #112	@ 0x70
 80044c4:	d01a      	beq.n	80044fc <HAL_TIM_ConfigClockSource+0xaa>
 80044c6:	2b70      	cmp	r3, #112	@ 0x70
 80044c8:	d87b      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044ca:	2b60      	cmp	r3, #96	@ 0x60
 80044cc:	d050      	beq.n	8004570 <HAL_TIM_ConfigClockSource+0x11e>
 80044ce:	2b60      	cmp	r3, #96	@ 0x60
 80044d0:	d877      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044d2:	2b50      	cmp	r3, #80	@ 0x50
 80044d4:	d03c      	beq.n	8004550 <HAL_TIM_ConfigClockSource+0xfe>
 80044d6:	2b50      	cmp	r3, #80	@ 0x50
 80044d8:	d873      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044da:	2b40      	cmp	r3, #64	@ 0x40
 80044dc:	d058      	beq.n	8004590 <HAL_TIM_ConfigClockSource+0x13e>
 80044de:	2b40      	cmp	r3, #64	@ 0x40
 80044e0:	d86f      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044e2:	2b30      	cmp	r3, #48	@ 0x30
 80044e4:	d064      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x15e>
 80044e6:	2b30      	cmp	r3, #48	@ 0x30
 80044e8:	d86b      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044ea:	2b20      	cmp	r3, #32
 80044ec:	d060      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x15e>
 80044ee:	2b20      	cmp	r3, #32
 80044f0:	d867      	bhi.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d05c      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x15e>
 80044f6:	2b10      	cmp	r3, #16
 80044f8:	d05a      	beq.n	80045b0 <HAL_TIM_ConfigClockSource+0x15e>
 80044fa:	e062      	b.n	80045c2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800450c:	f000 f98a 	bl	8004824 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800451e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	609a      	str	r2, [r3, #8]
      break;
 8004528:	e04f      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800453a:	f000 f973 	bl	8004824 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800454c:	609a      	str	r2, [r3, #8]
      break;
 800454e:	e03c      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800455c:	461a      	mov	r2, r3
 800455e:	f000 f8e7 	bl	8004730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2150      	movs	r1, #80	@ 0x50
 8004568:	4618      	mov	r0, r3
 800456a:	f000 f940 	bl	80047ee <TIM_ITRx_SetConfig>
      break;
 800456e:	e02c      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800457c:	461a      	mov	r2, r3
 800457e:	f000 f906 	bl	800478e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2160      	movs	r1, #96	@ 0x60
 8004588:	4618      	mov	r0, r3
 800458a:	f000 f930 	bl	80047ee <TIM_ITRx_SetConfig>
      break;
 800458e:	e01c      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800459c:	461a      	mov	r2, r3
 800459e:	f000 f8c7 	bl	8004730 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2140      	movs	r1, #64	@ 0x40
 80045a8:	4618      	mov	r0, r3
 80045aa:	f000 f920 	bl	80047ee <TIM_ITRx_SetConfig>
      break;
 80045ae:	e00c      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681a      	ldr	r2, [r3, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4619      	mov	r1, r3
 80045ba:	4610      	mov	r0, r2
 80045bc:	f000 f917 	bl	80047ee <TIM_ITRx_SetConfig>
      break;
 80045c0:	e003      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	73fb      	strb	r3, [r7, #15]
      break;
 80045c6:	e000      	b.n	80045ca <HAL_TIM_ConfigClockSource+0x178>
      break;
 80045c8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80045da:	7bfb      	ldrb	r3, [r7, #15]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3710      	adds	r7, #16
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a46      	ldr	r2, [pc, #280]	@ (8004710 <TIM_Base_SetConfig+0x12c>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d013      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004602:	d00f      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a43      	ldr	r2, [pc, #268]	@ (8004714 <TIM_Base_SetConfig+0x130>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d00b      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a42      	ldr	r2, [pc, #264]	@ (8004718 <TIM_Base_SetConfig+0x134>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d007      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a41      	ldr	r2, [pc, #260]	@ (800471c <TIM_Base_SetConfig+0x138>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d003      	beq.n	8004624 <TIM_Base_SetConfig+0x40>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a40      	ldr	r2, [pc, #256]	@ (8004720 <TIM_Base_SetConfig+0x13c>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d108      	bne.n	8004636 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800462a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	68fa      	ldr	r2, [r7, #12]
 8004632:	4313      	orrs	r3, r2
 8004634:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a35      	ldr	r2, [pc, #212]	@ (8004710 <TIM_Base_SetConfig+0x12c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d01f      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004644:	d01b      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a32      	ldr	r2, [pc, #200]	@ (8004714 <TIM_Base_SetConfig+0x130>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d017      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a31      	ldr	r2, [pc, #196]	@ (8004718 <TIM_Base_SetConfig+0x134>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d013      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a30      	ldr	r2, [pc, #192]	@ (800471c <TIM_Base_SetConfig+0x138>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d00f      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a2f      	ldr	r2, [pc, #188]	@ (8004720 <TIM_Base_SetConfig+0x13c>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d00b      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a2e      	ldr	r2, [pc, #184]	@ (8004724 <TIM_Base_SetConfig+0x140>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d007      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a2d      	ldr	r2, [pc, #180]	@ (8004728 <TIM_Base_SetConfig+0x144>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d003      	beq.n	800467e <TIM_Base_SetConfig+0x9a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a2c      	ldr	r2, [pc, #176]	@ (800472c <TIM_Base_SetConfig+0x148>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d108      	bne.n	8004690 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004684:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	4313      	orrs	r3, r2
 800468e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	695b      	ldr	r3, [r3, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	689a      	ldr	r2, [r3, #8]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	4a16      	ldr	r2, [pc, #88]	@ (8004710 <TIM_Base_SetConfig+0x12c>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d00f      	beq.n	80046dc <TIM_Base_SetConfig+0xf8>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a18      	ldr	r2, [pc, #96]	@ (8004720 <TIM_Base_SetConfig+0x13c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d00b      	beq.n	80046dc <TIM_Base_SetConfig+0xf8>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a17      	ldr	r2, [pc, #92]	@ (8004724 <TIM_Base_SetConfig+0x140>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d007      	beq.n	80046dc <TIM_Base_SetConfig+0xf8>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a16      	ldr	r2, [pc, #88]	@ (8004728 <TIM_Base_SetConfig+0x144>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d003      	beq.n	80046dc <TIM_Base_SetConfig+0xf8>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a15      	ldr	r2, [pc, #84]	@ (800472c <TIM_Base_SetConfig+0x148>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d103      	bne.n	80046e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	691a      	ldr	r2, [r3, #16]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d105      	bne.n	8004702 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	f023 0201 	bic.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	611a      	str	r2, [r3, #16]
  }
}
 8004702:	bf00      	nop
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40012c00 	.word	0x40012c00
 8004714:	40000400 	.word	0x40000400
 8004718:	40000800 	.word	0x40000800
 800471c:	40000c00 	.word	0x40000c00
 8004720:	40013400 	.word	0x40013400
 8004724:	40014000 	.word	0x40014000
 8004728:	40014400 	.word	0x40014400
 800472c:	40014800 	.word	0x40014800

08004730 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004730:	b480      	push	{r7}
 8004732:	b087      	sub	sp, #28
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a1b      	ldr	r3, [r3, #32]
 8004740:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	f023 0201 	bic.w	r2, r3, #1
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800475a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	011b      	lsls	r3, r3, #4
 8004760:	693a      	ldr	r2, [r7, #16]
 8004762:	4313      	orrs	r3, r2
 8004764:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	f023 030a 	bic.w	r3, r3, #10
 800476c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	68bb      	ldr	r3, [r7, #8]
 8004772:	4313      	orrs	r3, r2
 8004774:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	697a      	ldr	r2, [r7, #20]
 8004780:	621a      	str	r2, [r3, #32]
}
 8004782:	bf00      	nop
 8004784:	371c      	adds	r7, #28
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr

0800478e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800478e:	b480      	push	{r7}
 8004790:	b087      	sub	sp, #28
 8004792:	af00      	add	r7, sp, #0
 8004794:	60f8      	str	r0, [r7, #12]
 8004796:	60b9      	str	r1, [r7, #8]
 8004798:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6a1b      	ldr	r3, [r3, #32]
 80047a4:	f023 0210 	bic.w	r2, r3, #16
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	699b      	ldr	r3, [r3, #24]
 80047b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	031b      	lsls	r3, r3, #12
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	011b      	lsls	r3, r3, #4
 80047d0:	697a      	ldr	r2, [r7, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	693a      	ldr	r2, [r7, #16]
 80047da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	621a      	str	r2, [r3, #32]
}
 80047e2:	bf00      	nop
 80047e4:	371c      	adds	r7, #28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr

080047ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80047ee:	b480      	push	{r7}
 80047f0:	b085      	sub	sp, #20
 80047f2:	af00      	add	r7, sp, #0
 80047f4:	6078      	str	r0, [r7, #4]
 80047f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004804:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4313      	orrs	r3, r2
 800480c:	f043 0307 	orr.w	r3, r3, #7
 8004810:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	609a      	str	r2, [r3, #8]
}
 8004818:	bf00      	nop
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004824:	b480      	push	{r7}
 8004826:	b087      	sub	sp, #28
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
 8004830:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004838:	697b      	ldr	r3, [r7, #20]
 800483a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800483e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	021a      	lsls	r2, r3, #8
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	431a      	orrs	r2, r3
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	4313      	orrs	r3, r2
 800484c:	697a      	ldr	r2, [r7, #20]
 800484e:	4313      	orrs	r3, r2
 8004850:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	609a      	str	r2, [r3, #8]
}
 8004858:	bf00      	nop
 800485a:	371c      	adds	r7, #28
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004874:	2b01      	cmp	r3, #1
 8004876:	d101      	bne.n	800487c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004878:	2302      	movs	r3, #2
 800487a:	e068      	b.n	800494e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2202      	movs	r2, #2
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a2e      	ldr	r2, [pc, #184]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d004      	beq.n	80048b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d108      	bne.n	80048c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80048b6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	4313      	orrs	r3, r2
 80048c0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048c8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	4313      	orrs	r3, r2
 80048d2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a1e      	ldr	r2, [pc, #120]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d01d      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ee:	d018      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a1b      	ldr	r2, [pc, #108]	@ (8004964 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d013      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a1a      	ldr	r2, [pc, #104]	@ (8004968 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d00e      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a18      	ldr	r2, [pc, #96]	@ (800496c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d009      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a13      	ldr	r2, [pc, #76]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d004      	beq.n	8004922 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a14      	ldr	r2, [pc, #80]	@ (8004970 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10c      	bne.n	800493c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004928:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	4313      	orrs	r3, r2
 8004932:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2200      	movs	r2, #0
 8004948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800494c:	2300      	movs	r3, #0
}
 800494e:	4618      	mov	r0, r3
 8004950:	3714      	adds	r7, #20
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40012c00 	.word	0x40012c00
 8004960:	40013400 	.word	0x40013400
 8004964:	40000400 	.word	0x40000400
 8004968:	40000800 	.word	0x40000800
 800496c:	40000c00 	.word	0x40000c00
 8004970:	40014000 	.word	0x40014000

08004974 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b082      	sub	sp, #8
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d101      	bne.n	8004986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004982:	2301      	movs	r3, #1
 8004984:	e040      	b.n	8004a08 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800498a:	2b00      	cmp	r3, #0
 800498c:	d106      	bne.n	800499c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2200      	movs	r2, #0
 8004992:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7fc ffd8 	bl	800194c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2224      	movs	r2, #36	@ 0x24
 80049a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0201 	bic.w	r2, r2, #1
 80049b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d002      	beq.n	80049c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 fb6a 	bl	8005094 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f000 f8af 	bl	8004b24 <UART_SetConfig>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	e01b      	b.n	8004a08 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f042 0201 	orr.w	r2, r2, #1
 80049fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 fbe9 	bl	80051d8 <UART_CheckIdleState>
 8004a06:	4603      	mov	r3, r0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3708      	adds	r7, #8
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b08a      	sub	sp, #40	@ 0x28
 8004a14:	af02      	add	r7, sp, #8
 8004a16:	60f8      	str	r0, [r7, #12]
 8004a18:	60b9      	str	r1, [r7, #8]
 8004a1a:	603b      	str	r3, [r7, #0]
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d177      	bne.n	8004b18 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d002      	beq.n	8004a34 <HAL_UART_Transmit+0x24>
 8004a2e:	88fb      	ldrh	r3, [r7, #6]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d101      	bne.n	8004a38 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e070      	b.n	8004b1a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	2221      	movs	r2, #33	@ 0x21
 8004a44:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a46:	f7fd f877 	bl	8001b38 <HAL_GetTick>
 8004a4a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	88fa      	ldrh	r2, [r7, #6]
 8004a50:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	88fa      	ldrh	r2, [r7, #6]
 8004a58:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a64:	d108      	bne.n	8004a78 <HAL_UART_Transmit+0x68>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d104      	bne.n	8004a78 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	e003      	b.n	8004a80 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a80:	e02f      	b.n	8004ae2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2180      	movs	r1, #128	@ 0x80
 8004a8c:	68f8      	ldr	r0, [r7, #12]
 8004a8e:	f000 fc4b 	bl	8005328 <UART_WaitOnFlagUntilTimeout>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d004      	beq.n	8004aa2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e03b      	b.n	8004b1a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d10b      	bne.n	8004ac0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	881a      	ldrh	r2, [r3, #0]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ab4:	b292      	uxth	r2, r2
 8004ab6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ab8:	69bb      	ldr	r3, [r7, #24]
 8004aba:	3302      	adds	r3, #2
 8004abc:	61bb      	str	r3, [r7, #24]
 8004abe:	e007      	b.n	8004ad0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	781a      	ldrb	r2, [r3, #0]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	3301      	adds	r3, #1
 8004ace:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	3b01      	subs	r3, #1
 8004ada:	b29a      	uxth	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1c9      	bne.n	8004a82 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2200      	movs	r2, #0
 8004af6:	2140      	movs	r1, #64	@ 0x40
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 fc15 	bl	8005328 <UART_WaitOnFlagUntilTimeout>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d004      	beq.n	8004b0e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2220      	movs	r2, #32
 8004b08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e005      	b.n	8004b1a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2220      	movs	r2, #32
 8004b12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e000      	b.n	8004b1a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004b18:	2302      	movs	r3, #2
  }
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3720      	adds	r7, #32
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b28:	b08a      	sub	sp, #40	@ 0x28
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	689a      	ldr	r2, [r3, #8]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	695b      	ldr	r3, [r3, #20]
 8004b42:	431a      	orrs	r2, r3
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	4ba4      	ldr	r3, [pc, #656]	@ (8004de4 <UART_SetConfig+0x2c0>)
 8004b54:	4013      	ands	r3, r2
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	6812      	ldr	r2, [r2, #0]
 8004b5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	68da      	ldr	r2, [r3, #12]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	430a      	orrs	r2, r1
 8004b74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a99      	ldr	r2, [pc, #612]	@ (8004de8 <UART_SetConfig+0x2c4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d004      	beq.n	8004b90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a1b      	ldr	r3, [r3, #32]
 8004b8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba0:	430a      	orrs	r2, r1
 8004ba2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a90      	ldr	r2, [pc, #576]	@ (8004dec <UART_SetConfig+0x2c8>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d126      	bne.n	8004bfc <UART_SetConfig+0xd8>
 8004bae:	4b90      	ldr	r3, [pc, #576]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb4:	f003 0303 	and.w	r3, r3, #3
 8004bb8:	2b03      	cmp	r3, #3
 8004bba:	d81b      	bhi.n	8004bf4 <UART_SetConfig+0xd0>
 8004bbc:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc4 <UART_SetConfig+0xa0>)
 8004bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc2:	bf00      	nop
 8004bc4:	08004bd5 	.word	0x08004bd5
 8004bc8:	08004be5 	.word	0x08004be5
 8004bcc:	08004bdd 	.word	0x08004bdd
 8004bd0:	08004bed 	.word	0x08004bed
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bda:	e116      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004be2:	e112      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004be4:	2304      	movs	r3, #4
 8004be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bea:	e10e      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004bec:	2308      	movs	r3, #8
 8004bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bf2:	e10a      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004bf4:	2310      	movs	r3, #16
 8004bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bfa:	e106      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a7c      	ldr	r2, [pc, #496]	@ (8004df4 <UART_SetConfig+0x2d0>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d138      	bne.n	8004c78 <UART_SetConfig+0x154>
 8004c06:	4b7a      	ldr	r3, [pc, #488]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c0c:	f003 030c 	and.w	r3, r3, #12
 8004c10:	2b0c      	cmp	r3, #12
 8004c12:	d82d      	bhi.n	8004c70 <UART_SetConfig+0x14c>
 8004c14:	a201      	add	r2, pc, #4	@ (adr r2, 8004c1c <UART_SetConfig+0xf8>)
 8004c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1a:	bf00      	nop
 8004c1c:	08004c51 	.word	0x08004c51
 8004c20:	08004c71 	.word	0x08004c71
 8004c24:	08004c71 	.word	0x08004c71
 8004c28:	08004c71 	.word	0x08004c71
 8004c2c:	08004c61 	.word	0x08004c61
 8004c30:	08004c71 	.word	0x08004c71
 8004c34:	08004c71 	.word	0x08004c71
 8004c38:	08004c71 	.word	0x08004c71
 8004c3c:	08004c59 	.word	0x08004c59
 8004c40:	08004c71 	.word	0x08004c71
 8004c44:	08004c71 	.word	0x08004c71
 8004c48:	08004c71 	.word	0x08004c71
 8004c4c:	08004c69 	.word	0x08004c69
 8004c50:	2300      	movs	r3, #0
 8004c52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c56:	e0d8      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004c58:	2302      	movs	r3, #2
 8004c5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c5e:	e0d4      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004c60:	2304      	movs	r3, #4
 8004c62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c66:	e0d0      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004c68:	2308      	movs	r3, #8
 8004c6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c6e:	e0cc      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004c70:	2310      	movs	r3, #16
 8004c72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c76:	e0c8      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a5e      	ldr	r2, [pc, #376]	@ (8004df8 <UART_SetConfig+0x2d4>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d125      	bne.n	8004cce <UART_SetConfig+0x1aa>
 8004c82:	4b5b      	ldr	r3, [pc, #364]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c8c:	2b30      	cmp	r3, #48	@ 0x30
 8004c8e:	d016      	beq.n	8004cbe <UART_SetConfig+0x19a>
 8004c90:	2b30      	cmp	r3, #48	@ 0x30
 8004c92:	d818      	bhi.n	8004cc6 <UART_SetConfig+0x1a2>
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d00a      	beq.n	8004cae <UART_SetConfig+0x18a>
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d814      	bhi.n	8004cc6 <UART_SetConfig+0x1a2>
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d002      	beq.n	8004ca6 <UART_SetConfig+0x182>
 8004ca0:	2b10      	cmp	r3, #16
 8004ca2:	d008      	beq.n	8004cb6 <UART_SetConfig+0x192>
 8004ca4:	e00f      	b.n	8004cc6 <UART_SetConfig+0x1a2>
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cac:	e0ad      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004cae:	2302      	movs	r3, #2
 8004cb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cb4:	e0a9      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004cb6:	2304      	movs	r3, #4
 8004cb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cbc:	e0a5      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004cbe:	2308      	movs	r3, #8
 8004cc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cc4:	e0a1      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004cc6:	2310      	movs	r3, #16
 8004cc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ccc:	e09d      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a4a      	ldr	r2, [pc, #296]	@ (8004dfc <UART_SetConfig+0x2d8>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d125      	bne.n	8004d24 <UART_SetConfig+0x200>
 8004cd8:	4b45      	ldr	r3, [pc, #276]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004cda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ce2:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ce4:	d016      	beq.n	8004d14 <UART_SetConfig+0x1f0>
 8004ce6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ce8:	d818      	bhi.n	8004d1c <UART_SetConfig+0x1f8>
 8004cea:	2b80      	cmp	r3, #128	@ 0x80
 8004cec:	d00a      	beq.n	8004d04 <UART_SetConfig+0x1e0>
 8004cee:	2b80      	cmp	r3, #128	@ 0x80
 8004cf0:	d814      	bhi.n	8004d1c <UART_SetConfig+0x1f8>
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d002      	beq.n	8004cfc <UART_SetConfig+0x1d8>
 8004cf6:	2b40      	cmp	r3, #64	@ 0x40
 8004cf8:	d008      	beq.n	8004d0c <UART_SetConfig+0x1e8>
 8004cfa:	e00f      	b.n	8004d1c <UART_SetConfig+0x1f8>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d02:	e082      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d04:	2302      	movs	r3, #2
 8004d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d0a:	e07e      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d0c:	2304      	movs	r3, #4
 8004d0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d12:	e07a      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d14:	2308      	movs	r3, #8
 8004d16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d1a:	e076      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d1c:	2310      	movs	r3, #16
 8004d1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d22:	e072      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a35      	ldr	r2, [pc, #212]	@ (8004e00 <UART_SetConfig+0x2dc>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d12a      	bne.n	8004d84 <UART_SetConfig+0x260>
 8004d2e:	4b30      	ldr	r3, [pc, #192]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d3c:	d01a      	beq.n	8004d74 <UART_SetConfig+0x250>
 8004d3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d42:	d81b      	bhi.n	8004d7c <UART_SetConfig+0x258>
 8004d44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d48:	d00c      	beq.n	8004d64 <UART_SetConfig+0x240>
 8004d4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d4e:	d815      	bhi.n	8004d7c <UART_SetConfig+0x258>
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d003      	beq.n	8004d5c <UART_SetConfig+0x238>
 8004d54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d58:	d008      	beq.n	8004d6c <UART_SetConfig+0x248>
 8004d5a:	e00f      	b.n	8004d7c <UART_SetConfig+0x258>
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d62:	e052      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d64:	2302      	movs	r3, #2
 8004d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d6a:	e04e      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d72:	e04a      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d74:	2308      	movs	r3, #8
 8004d76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d7a:	e046      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d82:	e042      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a17      	ldr	r2, [pc, #92]	@ (8004de8 <UART_SetConfig+0x2c4>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d13a      	bne.n	8004e04 <UART_SetConfig+0x2e0>
 8004d8e:	4b18      	ldr	r3, [pc, #96]	@ (8004df0 <UART_SetConfig+0x2cc>)
 8004d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d9c:	d01a      	beq.n	8004dd4 <UART_SetConfig+0x2b0>
 8004d9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004da2:	d81b      	bhi.n	8004ddc <UART_SetConfig+0x2b8>
 8004da4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004da8:	d00c      	beq.n	8004dc4 <UART_SetConfig+0x2a0>
 8004daa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dae:	d815      	bhi.n	8004ddc <UART_SetConfig+0x2b8>
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <UART_SetConfig+0x298>
 8004db4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db8:	d008      	beq.n	8004dcc <UART_SetConfig+0x2a8>
 8004dba:	e00f      	b.n	8004ddc <UART_SetConfig+0x2b8>
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dc2:	e022      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dca:	e01e      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004dcc:	2304      	movs	r3, #4
 8004dce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dd2:	e01a      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004dd4:	2308      	movs	r3, #8
 8004dd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dda:	e016      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004ddc:	2310      	movs	r3, #16
 8004dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004de2:	e012      	b.n	8004e0a <UART_SetConfig+0x2e6>
 8004de4:	efff69f3 	.word	0xefff69f3
 8004de8:	40008000 	.word	0x40008000
 8004dec:	40013800 	.word	0x40013800
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40004400 	.word	0x40004400
 8004df8:	40004800 	.word	0x40004800
 8004dfc:	40004c00 	.word	0x40004c00
 8004e00:	40005000 	.word	0x40005000
 8004e04:	2310      	movs	r3, #16
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4a9f      	ldr	r2, [pc, #636]	@ (800508c <UART_SetConfig+0x568>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d17a      	bne.n	8004f0a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d824      	bhi.n	8004e66 <UART_SetConfig+0x342>
 8004e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e24 <UART_SetConfig+0x300>)
 8004e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e22:	bf00      	nop
 8004e24:	08004e49 	.word	0x08004e49
 8004e28:	08004e67 	.word	0x08004e67
 8004e2c:	08004e51 	.word	0x08004e51
 8004e30:	08004e67 	.word	0x08004e67
 8004e34:	08004e57 	.word	0x08004e57
 8004e38:	08004e67 	.word	0x08004e67
 8004e3c:	08004e67 	.word	0x08004e67
 8004e40:	08004e67 	.word	0x08004e67
 8004e44:	08004e5f 	.word	0x08004e5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e48:	f7fe fd64 	bl	8003914 <HAL_RCC_GetPCLK1Freq>
 8004e4c:	61f8      	str	r0, [r7, #28]
        break;
 8004e4e:	e010      	b.n	8004e72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e50:	4b8f      	ldr	r3, [pc, #572]	@ (8005090 <UART_SetConfig+0x56c>)
 8004e52:	61fb      	str	r3, [r7, #28]
        break;
 8004e54:	e00d      	b.n	8004e72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e56:	f7fe fcc5 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 8004e5a:	61f8      	str	r0, [r7, #28]
        break;
 8004e5c:	e009      	b.n	8004e72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e62:	61fb      	str	r3, [r7, #28]
        break;
 8004e64:	e005      	b.n	8004e72 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004e66:	2300      	movs	r3, #0
 8004e68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	f000 80fb 	beq.w	8005070 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	685a      	ldr	r2, [r3, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	005b      	lsls	r3, r3, #1
 8004e82:	4413      	add	r3, r2
 8004e84:	69fa      	ldr	r2, [r7, #28]
 8004e86:	429a      	cmp	r2, r3
 8004e88:	d305      	bcc.n	8004e96 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e90:	69fa      	ldr	r2, [r7, #28]
 8004e92:	429a      	cmp	r2, r3
 8004e94:	d903      	bls.n	8004e9e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e9c:	e0e8      	b.n	8005070 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	461c      	mov	r4, r3
 8004ea4:	4615      	mov	r5, r2
 8004ea6:	f04f 0200 	mov.w	r2, #0
 8004eaa:	f04f 0300 	mov.w	r3, #0
 8004eae:	022b      	lsls	r3, r5, #8
 8004eb0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004eb4:	0222      	lsls	r2, r4, #8
 8004eb6:	68f9      	ldr	r1, [r7, #12]
 8004eb8:	6849      	ldr	r1, [r1, #4]
 8004eba:	0849      	lsrs	r1, r1, #1
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	4688      	mov	r8, r1
 8004ec0:	4681      	mov	r9, r0
 8004ec2:	eb12 0a08 	adds.w	sl, r2, r8
 8004ec6:	eb43 0b09 	adc.w	fp, r3, r9
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	603b      	str	r3, [r7, #0]
 8004ed2:	607a      	str	r2, [r7, #4]
 8004ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ed8:	4650      	mov	r0, sl
 8004eda:	4659      	mov	r1, fp
 8004edc:	f7fb fe64 	bl	8000ba8 <__aeabi_uldivmod>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4613      	mov	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004ee8:	69bb      	ldr	r3, [r7, #24]
 8004eea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004eee:	d308      	bcc.n	8004f02 <UART_SetConfig+0x3de>
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ef6:	d204      	bcs.n	8004f02 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	60da      	str	r2, [r3, #12]
 8004f00:	e0b6      	b.n	8005070 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f08:	e0b2      	b.n	8005070 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	69db      	ldr	r3, [r3, #28]
 8004f0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f12:	d15e      	bne.n	8004fd2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	d828      	bhi.n	8004f6e <UART_SetConfig+0x44a>
 8004f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f24 <UART_SetConfig+0x400>)
 8004f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f22:	bf00      	nop
 8004f24:	08004f49 	.word	0x08004f49
 8004f28:	08004f51 	.word	0x08004f51
 8004f2c:	08004f59 	.word	0x08004f59
 8004f30:	08004f6f 	.word	0x08004f6f
 8004f34:	08004f5f 	.word	0x08004f5f
 8004f38:	08004f6f 	.word	0x08004f6f
 8004f3c:	08004f6f 	.word	0x08004f6f
 8004f40:	08004f6f 	.word	0x08004f6f
 8004f44:	08004f67 	.word	0x08004f67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f48:	f7fe fce4 	bl	8003914 <HAL_RCC_GetPCLK1Freq>
 8004f4c:	61f8      	str	r0, [r7, #28]
        break;
 8004f4e:	e014      	b.n	8004f7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f50:	f7fe fcf6 	bl	8003940 <HAL_RCC_GetPCLK2Freq>
 8004f54:	61f8      	str	r0, [r7, #28]
        break;
 8004f56:	e010      	b.n	8004f7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f58:	4b4d      	ldr	r3, [pc, #308]	@ (8005090 <UART_SetConfig+0x56c>)
 8004f5a:	61fb      	str	r3, [r7, #28]
        break;
 8004f5c:	e00d      	b.n	8004f7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f5e:	f7fe fc41 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 8004f62:	61f8      	str	r0, [r7, #28]
        break;
 8004f64:	e009      	b.n	8004f7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f6a:	61fb      	str	r3, [r7, #28]
        break;
 8004f6c:	e005      	b.n	8004f7a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d077      	beq.n	8005070 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	005a      	lsls	r2, r3, #1
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	085b      	lsrs	r3, r3, #1
 8004f8a:	441a      	add	r2, r3
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b0f      	cmp	r3, #15
 8004f9a:	d916      	bls.n	8004fca <UART_SetConfig+0x4a6>
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa2:	d212      	bcs.n	8004fca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	f023 030f 	bic.w	r3, r3, #15
 8004fac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	085b      	lsrs	r3, r3, #1
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	f003 0307 	and.w	r3, r3, #7
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	8afb      	ldrh	r3, [r7, #22]
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	8afa      	ldrh	r2, [r7, #22]
 8004fc6:	60da      	str	r2, [r3, #12]
 8004fc8:	e052      	b.n	8005070 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004fd0:	e04e      	b.n	8005070 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fd2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fd6:	2b08      	cmp	r3, #8
 8004fd8:	d827      	bhi.n	800502a <UART_SetConfig+0x506>
 8004fda:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe0 <UART_SetConfig+0x4bc>)
 8004fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe0:	08005005 	.word	0x08005005
 8004fe4:	0800500d 	.word	0x0800500d
 8004fe8:	08005015 	.word	0x08005015
 8004fec:	0800502b 	.word	0x0800502b
 8004ff0:	0800501b 	.word	0x0800501b
 8004ff4:	0800502b 	.word	0x0800502b
 8004ff8:	0800502b 	.word	0x0800502b
 8004ffc:	0800502b 	.word	0x0800502b
 8005000:	08005023 	.word	0x08005023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005004:	f7fe fc86 	bl	8003914 <HAL_RCC_GetPCLK1Freq>
 8005008:	61f8      	str	r0, [r7, #28]
        break;
 800500a:	e014      	b.n	8005036 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800500c:	f7fe fc98 	bl	8003940 <HAL_RCC_GetPCLK2Freq>
 8005010:	61f8      	str	r0, [r7, #28]
        break;
 8005012:	e010      	b.n	8005036 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005014:	4b1e      	ldr	r3, [pc, #120]	@ (8005090 <UART_SetConfig+0x56c>)
 8005016:	61fb      	str	r3, [r7, #28]
        break;
 8005018:	e00d      	b.n	8005036 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800501a:	f7fe fbe3 	bl	80037e4 <HAL_RCC_GetSysClockFreq>
 800501e:	61f8      	str	r0, [r7, #28]
        break;
 8005020:	e009      	b.n	8005036 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005026:	61fb      	str	r3, [r7, #28]
        break;
 8005028:	e005      	b.n	8005036 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005034:	bf00      	nop
    }

    if (pclk != 0U)
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d019      	beq.n	8005070 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	085a      	lsrs	r2, r3, #1
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	441a      	add	r2, r3
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	fbb2 f3f3 	udiv	r3, r2, r3
 800504e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005050:	69bb      	ldr	r3, [r7, #24]
 8005052:	2b0f      	cmp	r3, #15
 8005054:	d909      	bls.n	800506a <UART_SetConfig+0x546>
 8005056:	69bb      	ldr	r3, [r7, #24]
 8005058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800505c:	d205      	bcs.n	800506a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	b29a      	uxth	r2, r3
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	60da      	str	r2, [r3, #12]
 8005068:	e002      	b.n	8005070 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800507c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005080:	4618      	mov	r0, r3
 8005082:	3728      	adds	r7, #40	@ 0x28
 8005084:	46bd      	mov	sp, r7
 8005086:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800508a:	bf00      	nop
 800508c:	40008000 	.word	0x40008000
 8005090:	00f42400 	.word	0x00f42400

08005094 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	f003 0308 	and.w	r3, r3, #8
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d00a      	beq.n	80050be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	430a      	orrs	r2, r1
 80050bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00a      	beq.n	80050e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	430a      	orrs	r2, r1
 80050de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e4:	f003 0302 	and.w	r3, r3, #2
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d00a      	beq.n	8005102 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	f003 0304 	and.w	r3, r3, #4
 800510a:	2b00      	cmp	r3, #0
 800510c:	d00a      	beq.n	8005124 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	430a      	orrs	r2, r1
 8005122:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005128:	f003 0310 	and.w	r3, r3, #16
 800512c:	2b00      	cmp	r3, #0
 800512e:	d00a      	beq.n	8005146 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	430a      	orrs	r2, r1
 8005144:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514a:	f003 0320 	and.w	r3, r3, #32
 800514e:	2b00      	cmp	r3, #0
 8005150:	d00a      	beq.n	8005168 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01a      	beq.n	80051aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	430a      	orrs	r2, r1
 8005188:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005192:	d10a      	bne.n	80051aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d00a      	beq.n	80051cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	605a      	str	r2, [r3, #4]
  }
}
 80051cc:	bf00      	nop
 80051ce:	370c      	adds	r7, #12
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr

080051d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b098      	sub	sp, #96	@ 0x60
 80051dc:	af02      	add	r7, sp, #8
 80051de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051e8:	f7fc fca6 	bl	8001b38 <HAL_GetTick>
 80051ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0308 	and.w	r3, r3, #8
 80051f8:	2b08      	cmp	r3, #8
 80051fa:	d12e      	bne.n	800525a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005204:	2200      	movs	r2, #0
 8005206:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 f88c 	bl	8005328 <UART_WaitOnFlagUntilTimeout>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d021      	beq.n	800525a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800521c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800521e:	e853 3f00 	ldrex	r3, [r3]
 8005222:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005226:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800522a:	653b      	str	r3, [r7, #80]	@ 0x50
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	461a      	mov	r2, r3
 8005232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005234:	647b      	str	r3, [r7, #68]	@ 0x44
 8005236:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005238:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800523a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800523c:	e841 2300 	strex	r3, r2, [r1]
 8005240:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005242:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005244:	2b00      	cmp	r3, #0
 8005246:	d1e6      	bne.n	8005216 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2220      	movs	r2, #32
 800524c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005256:	2303      	movs	r3, #3
 8005258:	e062      	b.n	8005320 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f003 0304 	and.w	r3, r3, #4
 8005264:	2b04      	cmp	r3, #4
 8005266:	d149      	bne.n	80052fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005268:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005270:	2200      	movs	r2, #0
 8005272:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005276:	6878      	ldr	r0, [r7, #4]
 8005278:	f000 f856 	bl	8005328 <UART_WaitOnFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d03c      	beq.n	80052fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	e853 3f00 	ldrex	r3, [r3]
 800528e:	623b      	str	r3, [r7, #32]
   return(result);
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005296:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	461a      	mov	r2, r3
 800529e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80052a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052a8:	e841 2300 	strex	r3, r2, [r1]
 80052ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d1e6      	bne.n	8005282 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	3308      	adds	r3, #8
 80052ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	e853 3f00 	ldrex	r3, [r3]
 80052c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0301 	bic.w	r3, r3, #1
 80052ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3308      	adds	r3, #8
 80052d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052d4:	61fa      	str	r2, [r7, #28]
 80052d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d8:	69b9      	ldr	r1, [r7, #24]
 80052da:	69fa      	ldr	r2, [r7, #28]
 80052dc:	e841 2300 	strex	r3, r2, [r1]
 80052e0:	617b      	str	r3, [r7, #20]
   return(result);
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1e5      	bne.n	80052b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2220      	movs	r2, #32
 80052ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e011      	b.n	8005320 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2220      	movs	r2, #32
 8005300:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2220      	movs	r2, #32
 8005306:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800531e:	2300      	movs	r3, #0
}
 8005320:	4618      	mov	r0, r3
 8005322:	3758      	adds	r7, #88	@ 0x58
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}

08005328 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b084      	sub	sp, #16
 800532c:	af00      	add	r7, sp, #0
 800532e:	60f8      	str	r0, [r7, #12]
 8005330:	60b9      	str	r1, [r7, #8]
 8005332:	603b      	str	r3, [r7, #0]
 8005334:	4613      	mov	r3, r2
 8005336:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005338:	e04f      	b.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005340:	d04b      	beq.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005342:	f7fc fbf9 	bl	8001b38 <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	429a      	cmp	r2, r3
 8005350:	d302      	bcc.n	8005358 <UART_WaitOnFlagUntilTimeout+0x30>
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d101      	bne.n	800535c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e04e      	b.n	80053fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0304 	and.w	r3, r3, #4
 8005366:	2b00      	cmp	r3, #0
 8005368:	d037      	beq.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	2b80      	cmp	r3, #128	@ 0x80
 800536e:	d034      	beq.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	2b40      	cmp	r3, #64	@ 0x40
 8005374:	d031      	beq.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	f003 0308 	and.w	r3, r3, #8
 8005380:	2b08      	cmp	r3, #8
 8005382:	d110      	bne.n	80053a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2208      	movs	r2, #8
 800538a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800538c:	68f8      	ldr	r0, [r7, #12]
 800538e:	f000 f838 	bl	8005402 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2208      	movs	r2, #8
 8005396:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80053a2:	2301      	movs	r3, #1
 80053a4:	e029      	b.n	80053fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69db      	ldr	r3, [r3, #28]
 80053ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053b4:	d111      	bne.n	80053da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 f81e 	bl	8005402 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2220      	movs	r2, #32
 80053ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e00f      	b.n	80053fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	69da      	ldr	r2, [r3, #28]
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	4013      	ands	r3, r2
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	bf0c      	ite	eq
 80053ea:	2301      	moveq	r3, #1
 80053ec:	2300      	movne	r3, #0
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	461a      	mov	r2, r3
 80053f2:	79fb      	ldrb	r3, [r7, #7]
 80053f4:	429a      	cmp	r2, r3
 80053f6:	d0a0      	beq.n	800533a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005402:	b480      	push	{r7}
 8005404:	b095      	sub	sp, #84	@ 0x54
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005412:	e853 3f00 	ldrex	r3, [r3]
 8005416:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800541e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	461a      	mov	r2, r3
 8005426:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005428:	643b      	str	r3, [r7, #64]	@ 0x40
 800542a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800542c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800542e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005430:	e841 2300 	strex	r3, r2, [r1]
 8005434:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1e6      	bne.n	800540a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	3308      	adds	r3, #8
 8005442:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	e853 3f00 	ldrex	r3, [r3]
 800544a:	61fb      	str	r3, [r7, #28]
   return(result);
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	f023 0301 	bic.w	r3, r3, #1
 8005452:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3308      	adds	r3, #8
 800545a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800545c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800545e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005464:	e841 2300 	strex	r3, r2, [r1]
 8005468:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800546a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1e5      	bne.n	800543c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005474:	2b01      	cmp	r3, #1
 8005476:	d118      	bne.n	80054aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	e853 3f00 	ldrex	r3, [r3]
 8005484:	60bb      	str	r3, [r7, #8]
   return(result);
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	f023 0310 	bic.w	r3, r3, #16
 800548c:	647b      	str	r3, [r7, #68]	@ 0x44
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	461a      	mov	r2, r3
 8005494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005496:	61bb      	str	r3, [r7, #24]
 8005498:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549a:	6979      	ldr	r1, [r7, #20]
 800549c:	69ba      	ldr	r2, [r7, #24]
 800549e:	e841 2300 	strex	r3, r2, [r1]
 80054a2:	613b      	str	r3, [r7, #16]
   return(result);
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1e6      	bne.n	8005478 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2200      	movs	r2, #0
 80054bc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80054be:	bf00      	nop
 80054c0:	3754      	adds	r7, #84	@ 0x54
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr

080054ca <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80054ca:	b480      	push	{r7}
 80054cc:	b085      	sub	sp, #20
 80054ce:	af00      	add	r7, sp, #0
 80054d0:	4603      	mov	r3, r0
 80054d2:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80054d4:	2300      	movs	r3, #0
 80054d6:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80054d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80054dc:	2b84      	cmp	r3, #132	@ 0x84
 80054de:	d005      	beq.n	80054ec <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80054e0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4413      	add	r3, r2
 80054e8:	3303      	adds	r3, #3
 80054ea:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80054ec:	68fb      	ldr	r3, [r7, #12]
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr

080054fa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80054fe:	f000 fe9d 	bl	800623c <vTaskStartScheduler>
  
  return osOK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	bd80      	pop	{r7, pc}

08005508 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005508:	b5f0      	push	{r4, r5, r6, r7, lr}
 800550a:	b089      	sub	sp, #36	@ 0x24
 800550c:	af04      	add	r7, sp, #16
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	695b      	ldr	r3, [r3, #20]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d020      	beq.n	800555c <osThreadCreate+0x54>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d01c      	beq.n	800555c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	685c      	ldr	r4, [r3, #4]
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	691e      	ldr	r6, [r3, #16]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005534:	4618      	mov	r0, r3
 8005536:	f7ff ffc8 	bl	80054ca <makeFreeRtosPriority>
 800553a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	695b      	ldr	r3, [r3, #20]
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005544:	9202      	str	r2, [sp, #8]
 8005546:	9301      	str	r3, [sp, #4]
 8005548:	9100      	str	r1, [sp, #0]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	4632      	mov	r2, r6
 800554e:	4629      	mov	r1, r5
 8005550:	4620      	mov	r0, r4
 8005552:	f000 fca5 	bl	8005ea0 <xTaskCreateStatic>
 8005556:	4603      	mov	r3, r0
 8005558:	60fb      	str	r3, [r7, #12]
 800555a:	e01c      	b.n	8005596 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685c      	ldr	r4, [r3, #4]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005568:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff ffaa 	bl	80054ca <makeFreeRtosPriority>
 8005576:	4602      	mov	r2, r0
 8005578:	f107 030c 	add.w	r3, r7, #12
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	9200      	str	r2, [sp, #0]
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	4632      	mov	r2, r6
 8005584:	4629      	mov	r1, r5
 8005586:	4620      	mov	r0, r4
 8005588:	f000 fcea 	bl	8005f60 <xTaskCreate>
 800558c:	4603      	mov	r3, r0
 800558e:	2b01      	cmp	r3, #1
 8005590:	d001      	beq.n	8005596 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005592:	2300      	movs	r3, #0
 8005594:	e000      	b.n	8005598 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005596:	68fb      	ldr	r3, [r7, #12]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3714      	adds	r7, #20
 800559c:	46bd      	mov	sp, r7
 800559e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055a0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <osDelay+0x16>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	e000      	b.n	80055b8 <osDelay+0x18>
 80055b6:	2301      	movs	r3, #1
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fe09 	bl	80061d0 <vTaskDelay>
  
  return osOK;
 80055be:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f103 0208 	add.w	r2, r3, #8
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f04f 32ff 	mov.w	r2, #4294967295
 80055e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f103 0208 	add.w	r2, r3, #8
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f103 0208 	add.w	r2, r3, #8
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2200      	movs	r2, #0
 80055fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80055fc:	bf00      	nop
 80055fe:	370c      	adds	r7, #12
 8005600:	46bd      	mov	sp, r7
 8005602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005606:	4770      	bx	lr

08005608 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr

08005622 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005622:	b480      	push	{r7}
 8005624:	b085      	sub	sp, #20
 8005626:	af00      	add	r7, sp, #0
 8005628:	6078      	str	r0, [r7, #4]
 800562a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	68fa      	ldr	r2, [r7, #12]
 8005636:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	1c5a      	adds	r2, r3, #1
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	601a      	str	r2, [r3, #0]
}
 800565e:	bf00      	nop
 8005660:	3714      	adds	r7, #20
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr

0800566a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800566a:	b480      	push	{r7}
 800566c:	b085      	sub	sp, #20
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
 8005672:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005680:	d103      	bne.n	800568a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	e00c      	b.n	80056a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	3308      	adds	r3, #8
 800568e:	60fb      	str	r3, [r7, #12]
 8005690:	e002      	b.n	8005698 <vListInsert+0x2e>
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	60fb      	str	r3, [r7, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68ba      	ldr	r2, [r7, #8]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d2f6      	bcs.n	8005692 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	685a      	ldr	r2, [r3, #4]
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	683a      	ldr	r2, [r7, #0]
 80056b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	68fa      	ldr	r2, [r7, #12]
 80056b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	683a      	ldr	r2, [r7, #0]
 80056be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	601a      	str	r2, [r3, #0]
}
 80056d0:	bf00      	nop
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6892      	ldr	r2, [r2, #8]
 80056f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6852      	ldr	r2, [r2, #4]
 80056fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	429a      	cmp	r2, r3
 8005706:	d103      	bne.n	8005710 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	1e5a      	subs	r2, r3, #1
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3714      	adds	r7, #20
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr

08005730 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
 8005738:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d10b      	bne.n	800575c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005748:	f383 8811 	msr	BASEPRI, r3
 800574c:	f3bf 8f6f 	isb	sy
 8005750:	f3bf 8f4f 	dsb	sy
 8005754:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800575c:	f001 fbb4 	bl	8006ec8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681a      	ldr	r2, [r3, #0]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005768:	68f9      	ldr	r1, [r7, #12]
 800576a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800576c:	fb01 f303 	mul.w	r3, r1, r3
 8005770:	441a      	add	r2, r3
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578c:	3b01      	subs	r3, #1
 800578e:	68f9      	ldr	r1, [r7, #12]
 8005790:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005792:	fb01 f303 	mul.w	r3, r1, r3
 8005796:	441a      	add	r2, r3
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	22ff      	movs	r2, #255	@ 0xff
 80057a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	22ff      	movs	r2, #255	@ 0xff
 80057a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d114      	bne.n	80057dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d01a      	beq.n	80057f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	3310      	adds	r3, #16
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 ff86 	bl	80066d0 <xTaskRemoveFromEventList>
 80057c4:	4603      	mov	r3, r0
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d012      	beq.n	80057f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80057ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005800 <xQueueGenericReset+0xd0>)
 80057cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057d0:	601a      	str	r2, [r3, #0]
 80057d2:	f3bf 8f4f 	dsb	sy
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	e009      	b.n	80057f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	3310      	adds	r3, #16
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff fef1 	bl	80055c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	3324      	adds	r3, #36	@ 0x24
 80057ea:	4618      	mov	r0, r3
 80057ec:	f7ff feec 	bl	80055c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80057f0:	f001 fb9c 	bl	8006f2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80057f4:	2301      	movs	r3, #1
}
 80057f6:	4618      	mov	r0, r3
 80057f8:	3710      	adds	r7, #16
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bd80      	pop	{r7, pc}
 80057fe:	bf00      	nop
 8005800:	e000ed04 	.word	0xe000ed04

08005804 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005804:	b580      	push	{r7, lr}
 8005806:	b08a      	sub	sp, #40	@ 0x28
 8005808:	af02      	add	r7, sp, #8
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	4613      	mov	r3, r2
 8005810:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10b      	bne.n	8005830 <xQueueGenericCreate+0x2c>
	__asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	613b      	str	r3, [r7, #16]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	68ba      	ldr	r2, [r7, #8]
 8005834:	fb02 f303 	mul.w	r3, r2, r3
 8005838:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	3348      	adds	r3, #72	@ 0x48
 800583e:	4618      	mov	r0, r3
 8005840:	f001 fc22 	bl	8007088 <pvPortMalloc>
 8005844:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d011      	beq.n	8005870 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800584c:	69bb      	ldr	r3, [r7, #24]
 800584e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	3348      	adds	r3, #72	@ 0x48
 8005854:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800585e:	79fa      	ldrb	r2, [r7, #7]
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	9300      	str	r3, [sp, #0]
 8005864:	4613      	mov	r3, r2
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	68b9      	ldr	r1, [r7, #8]
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 f805 	bl	800587a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005870:	69bb      	ldr	r3, [r7, #24]
	}
 8005872:	4618      	mov	r0, r3
 8005874:	3720      	adds	r7, #32
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}

0800587a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800587a:	b580      	push	{r7, lr}
 800587c:	b084      	sub	sp, #16
 800587e:	af00      	add	r7, sp, #0
 8005880:	60f8      	str	r0, [r7, #12]
 8005882:	60b9      	str	r1, [r7, #8]
 8005884:	607a      	str	r2, [r7, #4]
 8005886:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d103      	bne.n	8005896 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	e002      	b.n	800589c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800589c:	69bb      	ldr	r3, [r7, #24]
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	68ba      	ldr	r2, [r7, #8]
 80058a6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80058a8:	2101      	movs	r1, #1
 80058aa:	69b8      	ldr	r0, [r7, #24]
 80058ac:	f7ff ff40 	bl	8005730 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80058b0:	bf00      	nop
 80058b2:	3710      	adds	r7, #16
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b08e      	sub	sp, #56	@ 0x38
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80058c6:	2300      	movs	r3, #0
 80058c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80058ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <xQueueGenericSend+0x34>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	e7fd      	b.n	80058e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d103      	bne.n	80058fa <xQueueGenericSend+0x42>
 80058f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <xQueueGenericSend+0x46>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <xQueueGenericSend+0x48>
 80058fe:	2300      	movs	r3, #0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d10b      	bne.n	800591c <xQueueGenericSend+0x64>
	__asm volatile
 8005904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005916:	bf00      	nop
 8005918:	bf00      	nop
 800591a:	e7fd      	b.n	8005918 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	2b02      	cmp	r3, #2
 8005920:	d103      	bne.n	800592a <xQueueGenericSend+0x72>
 8005922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005924:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005926:	2b01      	cmp	r3, #1
 8005928:	d101      	bne.n	800592e <xQueueGenericSend+0x76>
 800592a:	2301      	movs	r3, #1
 800592c:	e000      	b.n	8005930 <xQueueGenericSend+0x78>
 800592e:	2300      	movs	r3, #0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d10b      	bne.n	800594c <xQueueGenericSend+0x94>
	__asm volatile
 8005934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005938:	f383 8811 	msr	BASEPRI, r3
 800593c:	f3bf 8f6f 	isb	sy
 8005940:	f3bf 8f4f 	dsb	sy
 8005944:	623b      	str	r3, [r7, #32]
}
 8005946:	bf00      	nop
 8005948:	bf00      	nop
 800594a:	e7fd      	b.n	8005948 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800594c:	f001 f880 	bl	8006a50 <xTaskGetSchedulerState>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d102      	bne.n	800595c <xQueueGenericSend+0xa4>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d101      	bne.n	8005960 <xQueueGenericSend+0xa8>
 800595c:	2301      	movs	r3, #1
 800595e:	e000      	b.n	8005962 <xQueueGenericSend+0xaa>
 8005960:	2300      	movs	r3, #0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10b      	bne.n	800597e <xQueueGenericSend+0xc6>
	__asm volatile
 8005966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596a:	f383 8811 	msr	BASEPRI, r3
 800596e:	f3bf 8f6f 	isb	sy
 8005972:	f3bf 8f4f 	dsb	sy
 8005976:	61fb      	str	r3, [r7, #28]
}
 8005978:	bf00      	nop
 800597a:	bf00      	nop
 800597c:	e7fd      	b.n	800597a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800597e:	f001 faa3 	bl	8006ec8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005984:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800598a:	429a      	cmp	r2, r3
 800598c:	d302      	bcc.n	8005994 <xQueueGenericSend+0xdc>
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b02      	cmp	r3, #2
 8005992:	d129      	bne.n	80059e8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005994:	683a      	ldr	r2, [r7, #0]
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800599a:	f000 f971 	bl	8005c80 <prvCopyDataToQueue>
 800599e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d010      	beq.n	80059ca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059aa:	3324      	adds	r3, #36	@ 0x24
 80059ac:	4618      	mov	r0, r3
 80059ae:	f000 fe8f 	bl	80066d0 <xTaskRemoveFromEventList>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d013      	beq.n	80059e0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80059b8:	4b3f      	ldr	r3, [pc, #252]	@ (8005ab8 <xQueueGenericSend+0x200>)
 80059ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059be:	601a      	str	r2, [r3, #0]
 80059c0:	f3bf 8f4f 	dsb	sy
 80059c4:	f3bf 8f6f 	isb	sy
 80059c8:	e00a      	b.n	80059e0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80059ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d007      	beq.n	80059e0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80059d0:	4b39      	ldr	r3, [pc, #228]	@ (8005ab8 <xQueueGenericSend+0x200>)
 80059d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059d6:	601a      	str	r2, [r3, #0]
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80059e0:	f001 faa4 	bl	8006f2c <vPortExitCritical>
				return pdPASS;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e063      	b.n	8005ab0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d103      	bne.n	80059f6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059ee:	f001 fa9d 	bl	8006f2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80059f2:	2300      	movs	r3, #0
 80059f4:	e05c      	b.n	8005ab0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d106      	bne.n	8005a0a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059fc:	f107 0314 	add.w	r3, r7, #20
 8005a00:	4618      	mov	r0, r3
 8005a02:	f000 fec9 	bl	8006798 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a06:	2301      	movs	r3, #1
 8005a08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a0a:	f001 fa8f 	bl	8006f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a0e:	f000 fc77 	bl	8006300 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a12:	f001 fa59 	bl	8006ec8 <vPortEnterCritical>
 8005a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a1c:	b25b      	sxtb	r3, r3
 8005a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a22:	d103      	bne.n	8005a2c <xQueueGenericSend+0x174>
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a32:	b25b      	sxtb	r3, r3
 8005a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a38:	d103      	bne.n	8005a42 <xQueueGenericSend+0x18a>
 8005a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005a42:	f001 fa73 	bl	8006f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a46:	1d3a      	adds	r2, r7, #4
 8005a48:	f107 0314 	add.w	r3, r7, #20
 8005a4c:	4611      	mov	r1, r2
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 feb8 	bl	80067c4 <xTaskCheckForTimeOut>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d124      	bne.n	8005aa4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005a5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a5c:	f000 fa08 	bl	8005e70 <prvIsQueueFull>
 8005a60:	4603      	mov	r3, r0
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d018      	beq.n	8005a98 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a68:	3310      	adds	r3, #16
 8005a6a:	687a      	ldr	r2, [r7, #4]
 8005a6c:	4611      	mov	r1, r2
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f000 fe08 	bl	8006684 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a76:	f000 f993 	bl	8005da0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005a7a:	f000 fc4f 	bl	800631c <xTaskResumeAll>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	f47f af7c 	bne.w	800597e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005a86:	4b0c      	ldr	r3, [pc, #48]	@ (8005ab8 <xQueueGenericSend+0x200>)
 8005a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a8c:	601a      	str	r2, [r3, #0]
 8005a8e:	f3bf 8f4f 	dsb	sy
 8005a92:	f3bf 8f6f 	isb	sy
 8005a96:	e772      	b.n	800597e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a9a:	f000 f981 	bl	8005da0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a9e:	f000 fc3d 	bl	800631c <xTaskResumeAll>
 8005aa2:	e76c      	b.n	800597e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005aa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005aa6:	f000 f97b 	bl	8005da0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005aaa:	f000 fc37 	bl	800631c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005aae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3738      	adds	r7, #56	@ 0x38
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	e000ed04 	.word	0xe000ed04

08005abc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b08c      	sub	sp, #48	@ 0x30
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ac8:	2300      	movs	r3, #0
 8005aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d10b      	bne.n	8005aee <xQueueReceive+0x32>
	__asm volatile
 8005ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ada:	f383 8811 	msr	BASEPRI, r3
 8005ade:	f3bf 8f6f 	isb	sy
 8005ae2:	f3bf 8f4f 	dsb	sy
 8005ae6:	623b      	str	r3, [r7, #32]
}
 8005ae8:	bf00      	nop
 8005aea:	bf00      	nop
 8005aec:	e7fd      	b.n	8005aea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d103      	bne.n	8005afc <xQueueReceive+0x40>
 8005af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <xQueueReceive+0x44>
 8005afc:	2301      	movs	r3, #1
 8005afe:	e000      	b.n	8005b02 <xQueueReceive+0x46>
 8005b00:	2300      	movs	r3, #0
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d10b      	bne.n	8005b1e <xQueueReceive+0x62>
	__asm volatile
 8005b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b0a:	f383 8811 	msr	BASEPRI, r3
 8005b0e:	f3bf 8f6f 	isb	sy
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	61fb      	str	r3, [r7, #28]
}
 8005b18:	bf00      	nop
 8005b1a:	bf00      	nop
 8005b1c:	e7fd      	b.n	8005b1a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b1e:	f000 ff97 	bl	8006a50 <xTaskGetSchedulerState>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <xQueueReceive+0x72>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <xQueueReceive+0x76>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <xQueueReceive+0x78>
 8005b32:	2300      	movs	r3, #0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10b      	bne.n	8005b50 <xQueueReceive+0x94>
	__asm volatile
 8005b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b3c:	f383 8811 	msr	BASEPRI, r3
 8005b40:	f3bf 8f6f 	isb	sy
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	61bb      	str	r3, [r7, #24]
}
 8005b4a:	bf00      	nop
 8005b4c:	bf00      	nop
 8005b4e:	e7fd      	b.n	8005b4c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b50:	f001 f9ba 	bl	8006ec8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b58:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01f      	beq.n	8005ba0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b60:	68b9      	ldr	r1, [r7, #8]
 8005b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005b64:	f000 f8f6 	bl	8005d54 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	1e5a      	subs	r2, r3, #1
 8005b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b72:	691b      	ldr	r3, [r3, #16]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d00f      	beq.n	8005b98 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b7a:	3310      	adds	r3, #16
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f000 fda7 	bl	80066d0 <xTaskRemoveFromEventList>
 8005b82:	4603      	mov	r3, r0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d007      	beq.n	8005b98 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b88:	4b3c      	ldr	r3, [pc, #240]	@ (8005c7c <xQueueReceive+0x1c0>)
 8005b8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	f3bf 8f4f 	dsb	sy
 8005b94:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b98:	f001 f9c8 	bl	8006f2c <vPortExitCritical>
				return pdPASS;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e069      	b.n	8005c74 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d103      	bne.n	8005bae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ba6:	f001 f9c1 	bl	8006f2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005baa:	2300      	movs	r3, #0
 8005bac:	e062      	b.n	8005c74 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d106      	bne.n	8005bc2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bb4:	f107 0310 	add.w	r3, r7, #16
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f000 fded 	bl	8006798 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bc2:	f001 f9b3 	bl	8006f2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bc6:	f000 fb9b 	bl	8006300 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bca:	f001 f97d 	bl	8006ec8 <vPortEnterCritical>
 8005bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005bd4:	b25b      	sxtb	r3, r3
 8005bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bda:	d103      	bne.n	8005be4 <xQueueReceive+0x128>
 8005bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bde:	2200      	movs	r2, #0
 8005be0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005be6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bea:	b25b      	sxtb	r3, r3
 8005bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf0:	d103      	bne.n	8005bfa <xQueueReceive+0x13e>
 8005bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bfa:	f001 f997 	bl	8006f2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bfe:	1d3a      	adds	r2, r7, #4
 8005c00:	f107 0310 	add.w	r3, r7, #16
 8005c04:	4611      	mov	r1, r2
 8005c06:	4618      	mov	r0, r3
 8005c08:	f000 fddc 	bl	80067c4 <xTaskCheckForTimeOut>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d123      	bne.n	8005c5a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c14:	f000 f916 	bl	8005e44 <prvIsQueueEmpty>
 8005c18:	4603      	mov	r3, r0
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d017      	beq.n	8005c4e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c20:	3324      	adds	r3, #36	@ 0x24
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	4611      	mov	r1, r2
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fd2c 	bl	8006684 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005c2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c2e:	f000 f8b7 	bl	8005da0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005c32:	f000 fb73 	bl	800631c <xTaskResumeAll>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d189      	bne.n	8005b50 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c7c <xQueueReceive+0x1c0>)
 8005c3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c42:	601a      	str	r2, [r3, #0]
 8005c44:	f3bf 8f4f 	dsb	sy
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	e780      	b.n	8005b50 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005c4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c50:	f000 f8a6 	bl	8005da0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c54:	f000 fb62 	bl	800631c <xTaskResumeAll>
 8005c58:	e77a      	b.n	8005b50 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c5c:	f000 f8a0 	bl	8005da0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c60:	f000 fb5c 	bl	800631c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c66:	f000 f8ed 	bl	8005e44 <prvIsQueueEmpty>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	f43f af6f 	beq.w	8005b50 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c72:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3730      	adds	r7, #48	@ 0x30
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bd80      	pop	{r7, pc}
 8005c7c:	e000ed04 	.word	0xe000ed04

08005c80 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b086      	sub	sp, #24
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c94:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d10d      	bne.n	8005cba <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d14d      	bne.n	8005d42 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 feee 	bl	8006a8c <xTaskPriorityDisinherit>
 8005cb0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	609a      	str	r2, [r3, #8]
 8005cb8:	e043      	b.n	8005d42 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d119      	bne.n	8005cf4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6858      	ldr	r0, [r3, #4]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc8:	461a      	mov	r2, r3
 8005cca:	68b9      	ldr	r1, [r7, #8]
 8005ccc:	f002 faa9 	bl	8008222 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cd8:	441a      	add	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	685a      	ldr	r2, [r3, #4]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	429a      	cmp	r2, r3
 8005ce8:	d32b      	bcc.n	8005d42 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681a      	ldr	r2, [r3, #0]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	605a      	str	r2, [r3, #4]
 8005cf2:	e026      	b.n	8005d42 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	68d8      	ldr	r0, [r3, #12]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	f002 fa8f 	bl	8008222 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	68da      	ldr	r2, [r3, #12]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0c:	425b      	negs	r3, r3
 8005d0e:	441a      	add	r2, r3
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	68da      	ldr	r2, [r3, #12]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	d207      	bcs.n	8005d30 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	689a      	ldr	r2, [r3, #8]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d28:	425b      	negs	r3, r3
 8005d2a:	441a      	add	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d105      	bne.n	8005d42 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d002      	beq.n	8005d42 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	1c5a      	adds	r2, r3, #1
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005d4a:	697b      	ldr	r3, [r7, #20]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3718      	adds	r7, #24
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d018      	beq.n	8005d98 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68da      	ldr	r2, [r3, #12]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d6e:	441a      	add	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d303      	bcc.n	8005d88 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	68d9      	ldr	r1, [r3, #12]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d90:	461a      	mov	r2, r3
 8005d92:	6838      	ldr	r0, [r7, #0]
 8005d94:	f002 fa45 	bl	8008222 <memcpy>
	}
}
 8005d98:	bf00      	nop
 8005d9a:	3708      	adds	r7, #8
 8005d9c:	46bd      	mov	sp, r7
 8005d9e:	bd80      	pop	{r7, pc}

08005da0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005da8:	f001 f88e 	bl	8006ec8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005db2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005db4:	e011      	b.n	8005dda <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d012      	beq.n	8005de4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	3324      	adds	r3, #36	@ 0x24
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 fc84 	bl	80066d0 <xTaskRemoveFromEventList>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005dce:	f000 fd5d 	bl	800688c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005dd2:	7bfb      	ldrb	r3, [r7, #15]
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005dda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	dce9      	bgt.n	8005db6 <prvUnlockQueue+0x16>
 8005de2:	e000      	b.n	8005de6 <prvUnlockQueue+0x46>
					break;
 8005de4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	22ff      	movs	r2, #255	@ 0xff
 8005dea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005dee:	f001 f89d 	bl	8006f2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005df2:	f001 f869 	bl	8006ec8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005dfc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005dfe:	e011      	b.n	8005e24 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d012      	beq.n	8005e2e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	3310      	adds	r3, #16
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f000 fc5f 	bl	80066d0 <xTaskRemoveFromEventList>
 8005e12:	4603      	mov	r3, r0
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d001      	beq.n	8005e1c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005e18:	f000 fd38 	bl	800688c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005e1c:	7bbb      	ldrb	r3, [r7, #14]
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005e24:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	dce9      	bgt.n	8005e00 <prvUnlockQueue+0x60>
 8005e2c:	e000      	b.n	8005e30 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005e2e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	22ff      	movs	r2, #255	@ 0xff
 8005e34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005e38:	f001 f878 	bl	8006f2c <vPortExitCritical>
}
 8005e3c:	bf00      	nop
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e4c:	f001 f83c 	bl	8006ec8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d102      	bne.n	8005e5e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	60fb      	str	r3, [r7, #12]
 8005e5c:	e001      	b.n	8005e62 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e62:	f001 f863 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 8005e66:	68fb      	ldr	r3, [r7, #12]
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005e78:	f001 f826 	bl	8006ec8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d102      	bne.n	8005e8e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	60fb      	str	r3, [r7, #12]
 8005e8c:	e001      	b.n	8005e92 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005e92:	f001 f84b 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 8005e96:	68fb      	ldr	r3, [r7, #12]
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08e      	sub	sp, #56	@ 0x38
 8005ea4:	af04      	add	r7, sp, #16
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	60b9      	str	r1, [r7, #8]
 8005eaa:	607a      	str	r2, [r7, #4]
 8005eac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10b      	bne.n	8005ecc <xTaskCreateStatic+0x2c>
	__asm volatile
 8005eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb8:	f383 8811 	msr	BASEPRI, r3
 8005ebc:	f3bf 8f6f 	isb	sy
 8005ec0:	f3bf 8f4f 	dsb	sy
 8005ec4:	623b      	str	r3, [r7, #32]
}
 8005ec6:	bf00      	nop
 8005ec8:	bf00      	nop
 8005eca:	e7fd      	b.n	8005ec8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10b      	bne.n	8005eea <xTaskCreateStatic+0x4a>
	__asm volatile
 8005ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed6:	f383 8811 	msr	BASEPRI, r3
 8005eda:	f3bf 8f6f 	isb	sy
 8005ede:	f3bf 8f4f 	dsb	sy
 8005ee2:	61fb      	str	r3, [r7, #28]
}
 8005ee4:	bf00      	nop
 8005ee6:	bf00      	nop
 8005ee8:	e7fd      	b.n	8005ee6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005eea:	2354      	movs	r3, #84	@ 0x54
 8005eec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	2b54      	cmp	r3, #84	@ 0x54
 8005ef2:	d00b      	beq.n	8005f0c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef8:	f383 8811 	msr	BASEPRI, r3
 8005efc:	f3bf 8f6f 	isb	sy
 8005f00:	f3bf 8f4f 	dsb	sy
 8005f04:	61bb      	str	r3, [r7, #24]
}
 8005f06:	bf00      	nop
 8005f08:	bf00      	nop
 8005f0a:	e7fd      	b.n	8005f08 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005f0c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005f0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d01e      	beq.n	8005f52 <xTaskCreateStatic+0xb2>
 8005f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d01b      	beq.n	8005f52 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f20:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f22:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f26:	2202      	movs	r2, #2
 8005f28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	9303      	str	r3, [sp, #12]
 8005f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f32:	9302      	str	r3, [sp, #8]
 8005f34:	f107 0314 	add.w	r3, r7, #20
 8005f38:	9301      	str	r3, [sp, #4]
 8005f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f3c:	9300      	str	r3, [sp, #0]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	68b9      	ldr	r1, [r7, #8]
 8005f44:	68f8      	ldr	r0, [r7, #12]
 8005f46:	f000 f850 	bl	8005fea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f4c:	f000 f8d6 	bl	80060fc <prvAddNewTaskToReadyList>
 8005f50:	e001      	b.n	8005f56 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005f52:	2300      	movs	r3, #0
 8005f54:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f56:	697b      	ldr	r3, [r7, #20]
	}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3728      	adds	r7, #40	@ 0x28
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bd80      	pop	{r7, pc}

08005f60 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b08c      	sub	sp, #48	@ 0x30
 8005f64:	af04      	add	r7, sp, #16
 8005f66:	60f8      	str	r0, [r7, #12]
 8005f68:	60b9      	str	r1, [r7, #8]
 8005f6a:	603b      	str	r3, [r7, #0]
 8005f6c:	4613      	mov	r3, r2
 8005f6e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005f70:	88fb      	ldrh	r3, [r7, #6]
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4618      	mov	r0, r3
 8005f76:	f001 f887 	bl	8007088 <pvPortMalloc>
 8005f7a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d00e      	beq.n	8005fa0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005f82:	2054      	movs	r0, #84	@ 0x54
 8005f84:	f001 f880 	bl	8007088 <pvPortMalloc>
 8005f88:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d003      	beq.n	8005f98 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f96:	e005      	b.n	8005fa4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f98:	6978      	ldr	r0, [r7, #20]
 8005f9a:	f001 f943 	bl	8007224 <vPortFree>
 8005f9e:	e001      	b.n	8005fa4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d017      	beq.n	8005fda <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	2200      	movs	r2, #0
 8005fae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005fb2:	88fa      	ldrh	r2, [r7, #6]
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	9303      	str	r3, [sp, #12]
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	9302      	str	r3, [sp, #8]
 8005fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbe:	9301      	str	r3, [sp, #4]
 8005fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68b9      	ldr	r1, [r7, #8]
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 f80e 	bl	8005fea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005fce:	69f8      	ldr	r0, [r7, #28]
 8005fd0:	f000 f894 	bl	80060fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	61bb      	str	r3, [r7, #24]
 8005fd8:	e002      	b.n	8005fe0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005fda:	f04f 33ff 	mov.w	r3, #4294967295
 8005fde:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fe0:	69bb      	ldr	r3, [r7, #24]
	}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3720      	adds	r7, #32
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b088      	sub	sp, #32
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	60f8      	str	r0, [r7, #12]
 8005ff2:	60b9      	str	r1, [r7, #8]
 8005ff4:	607a      	str	r2, [r7, #4]
 8005ff6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006002:	3b01      	subs	r3, #1
 8006004:	009b      	lsls	r3, r3, #2
 8006006:	4413      	add	r3, r2
 8006008:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800600a:	69bb      	ldr	r3, [r7, #24]
 800600c:	f023 0307 	bic.w	r3, r3, #7
 8006010:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	f003 0307 	and.w	r3, r3, #7
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00b      	beq.n	8006034 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800601c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006020:	f383 8811 	msr	BASEPRI, r3
 8006024:	f3bf 8f6f 	isb	sy
 8006028:	f3bf 8f4f 	dsb	sy
 800602c:	617b      	str	r3, [r7, #20]
}
 800602e:	bf00      	nop
 8006030:	bf00      	nop
 8006032:	e7fd      	b.n	8006030 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d01f      	beq.n	800607a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800603a:	2300      	movs	r3, #0
 800603c:	61fb      	str	r3, [r7, #28]
 800603e:	e012      	b.n	8006066 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006040:	68ba      	ldr	r2, [r7, #8]
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	4413      	add	r3, r2
 8006046:	7819      	ldrb	r1, [r3, #0]
 8006048:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	4413      	add	r3, r2
 800604e:	3334      	adds	r3, #52	@ 0x34
 8006050:	460a      	mov	r2, r1
 8006052:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	69fb      	ldr	r3, [r7, #28]
 8006058:	4413      	add	r3, r2
 800605a:	781b      	ldrb	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d006      	beq.n	800606e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	3301      	adds	r3, #1
 8006064:	61fb      	str	r3, [r7, #28]
 8006066:	69fb      	ldr	r3, [r7, #28]
 8006068:	2b0f      	cmp	r3, #15
 800606a:	d9e9      	bls.n	8006040 <prvInitialiseNewTask+0x56>
 800606c:	e000      	b.n	8006070 <prvInitialiseNewTask+0x86>
			{
				break;
 800606e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006072:	2200      	movs	r2, #0
 8006074:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006078:	e003      	b.n	8006082 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800607a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800607c:	2200      	movs	r2, #0
 800607e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006084:	2b06      	cmp	r3, #6
 8006086:	d901      	bls.n	800608c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006088:	2306      	movs	r3, #6
 800608a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800608c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006090:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006094:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006096:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800609a:	2200      	movs	r2, #0
 800609c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800609e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a0:	3304      	adds	r3, #4
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7ff fab0 	bl	8005608 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80060a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060aa:	3318      	adds	r3, #24
 80060ac:	4618      	mov	r0, r3
 80060ae:	f7ff faab 	bl	8005608 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80060b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060b6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80060b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060ba:	f1c3 0207 	rsb	r2, r3, #7
 80060be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80060c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060c6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80060c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ca:	2200      	movs	r2, #0
 80060cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80060d6:	683a      	ldr	r2, [r7, #0]
 80060d8:	68f9      	ldr	r1, [r7, #12]
 80060da:	69b8      	ldr	r0, [r7, #24]
 80060dc:	f000 fdc4 	bl	8006c68 <pxPortInitialiseStack>
 80060e0:	4602      	mov	r2, r0
 80060e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80060e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80060f0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060f2:	bf00      	nop
 80060f4:	3720      	adds	r7, #32
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006104:	f000 fee0 	bl	8006ec8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006108:	4b2a      	ldr	r3, [pc, #168]	@ (80061b4 <prvAddNewTaskToReadyList+0xb8>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	3301      	adds	r3, #1
 800610e:	4a29      	ldr	r2, [pc, #164]	@ (80061b4 <prvAddNewTaskToReadyList+0xb8>)
 8006110:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006112:	4b29      	ldr	r3, [pc, #164]	@ (80061b8 <prvAddNewTaskToReadyList+0xbc>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d109      	bne.n	800612e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800611a:	4a27      	ldr	r2, [pc, #156]	@ (80061b8 <prvAddNewTaskToReadyList+0xbc>)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006120:	4b24      	ldr	r3, [pc, #144]	@ (80061b4 <prvAddNewTaskToReadyList+0xb8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d110      	bne.n	800614a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006128:	f000 fbd4 	bl	80068d4 <prvInitialiseTaskLists>
 800612c:	e00d      	b.n	800614a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800612e:	4b23      	ldr	r3, [pc, #140]	@ (80061bc <prvAddNewTaskToReadyList+0xc0>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d109      	bne.n	800614a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006136:	4b20      	ldr	r3, [pc, #128]	@ (80061b8 <prvAddNewTaskToReadyList+0xbc>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006140:	429a      	cmp	r2, r3
 8006142:	d802      	bhi.n	800614a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006144:	4a1c      	ldr	r2, [pc, #112]	@ (80061b8 <prvAddNewTaskToReadyList+0xbc>)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800614a:	4b1d      	ldr	r3, [pc, #116]	@ (80061c0 <prvAddNewTaskToReadyList+0xc4>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	3301      	adds	r3, #1
 8006150:	4a1b      	ldr	r2, [pc, #108]	@ (80061c0 <prvAddNewTaskToReadyList+0xc4>)
 8006152:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006158:	2201      	movs	r2, #1
 800615a:	409a      	lsls	r2, r3
 800615c:	4b19      	ldr	r3, [pc, #100]	@ (80061c4 <prvAddNewTaskToReadyList+0xc8>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4313      	orrs	r3, r2
 8006162:	4a18      	ldr	r2, [pc, #96]	@ (80061c4 <prvAddNewTaskToReadyList+0xc8>)
 8006164:	6013      	str	r3, [r2, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800616a:	4613      	mov	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	4413      	add	r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	4a15      	ldr	r2, [pc, #84]	@ (80061c8 <prvAddNewTaskToReadyList+0xcc>)
 8006174:	441a      	add	r2, r3
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	3304      	adds	r3, #4
 800617a:	4619      	mov	r1, r3
 800617c:	4610      	mov	r0, r2
 800617e:	f7ff fa50 	bl	8005622 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006182:	f000 fed3 	bl	8006f2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006186:	4b0d      	ldr	r3, [pc, #52]	@ (80061bc <prvAddNewTaskToReadyList+0xc0>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00e      	beq.n	80061ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800618e:	4b0a      	ldr	r3, [pc, #40]	@ (80061b8 <prvAddNewTaskToReadyList+0xbc>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	429a      	cmp	r2, r3
 800619a:	d207      	bcs.n	80061ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800619c:	4b0b      	ldr	r3, [pc, #44]	@ (80061cc <prvAddNewTaskToReadyList+0xd0>)
 800619e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061a2:	601a      	str	r2, [r3, #0]
 80061a4:	f3bf 8f4f 	dsb	sy
 80061a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061ac:	bf00      	nop
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	20000694 	.word	0x20000694
 80061b8:	20000594 	.word	0x20000594
 80061bc:	200006a0 	.word	0x200006a0
 80061c0:	200006b0 	.word	0x200006b0
 80061c4:	2000069c 	.word	0x2000069c
 80061c8:	20000598 	.word	0x20000598
 80061cc:	e000ed04 	.word	0xe000ed04

080061d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b084      	sub	sp, #16
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80061d8:	2300      	movs	r3, #0
 80061da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d018      	beq.n	8006214 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80061e2:	4b14      	ldr	r3, [pc, #80]	@ (8006234 <vTaskDelay+0x64>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00b      	beq.n	8006202 <vTaskDelay+0x32>
	__asm volatile
 80061ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ee:	f383 8811 	msr	BASEPRI, r3
 80061f2:	f3bf 8f6f 	isb	sy
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	60bb      	str	r3, [r7, #8]
}
 80061fc:	bf00      	nop
 80061fe:	bf00      	nop
 8006200:	e7fd      	b.n	80061fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006202:	f000 f87d 	bl	8006300 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006206:	2100      	movs	r1, #0
 8006208:	6878      	ldr	r0, [r7, #4]
 800620a:	f000 fcc7 	bl	8006b9c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800620e:	f000 f885 	bl	800631c <xTaskResumeAll>
 8006212:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d107      	bne.n	800622a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800621a:	4b07      	ldr	r3, [pc, #28]	@ (8006238 <vTaskDelay+0x68>)
 800621c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800622a:	bf00      	nop
 800622c:	3710      	adds	r7, #16
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	200006bc 	.word	0x200006bc
 8006238:	e000ed04 	.word	0xe000ed04

0800623c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b08a      	sub	sp, #40	@ 0x28
 8006240:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006242:	2300      	movs	r3, #0
 8006244:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006246:	2300      	movs	r3, #0
 8006248:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800624a:	463a      	mov	r2, r7
 800624c:	1d39      	adds	r1, r7, #4
 800624e:	f107 0308 	add.w	r3, r7, #8
 8006252:	4618      	mov	r0, r3
 8006254:	f7fa ff8e 	bl	8001174 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006258:	6839      	ldr	r1, [r7, #0]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	9202      	str	r2, [sp, #8]
 8006260:	9301      	str	r3, [sp, #4]
 8006262:	2300      	movs	r3, #0
 8006264:	9300      	str	r3, [sp, #0]
 8006266:	2300      	movs	r3, #0
 8006268:	460a      	mov	r2, r1
 800626a:	491f      	ldr	r1, [pc, #124]	@ (80062e8 <vTaskStartScheduler+0xac>)
 800626c:	481f      	ldr	r0, [pc, #124]	@ (80062ec <vTaskStartScheduler+0xb0>)
 800626e:	f7ff fe17 	bl	8005ea0 <xTaskCreateStatic>
 8006272:	4603      	mov	r3, r0
 8006274:	4a1e      	ldr	r2, [pc, #120]	@ (80062f0 <vTaskStartScheduler+0xb4>)
 8006276:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006278:	4b1d      	ldr	r3, [pc, #116]	@ (80062f0 <vTaskStartScheduler+0xb4>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d002      	beq.n	8006286 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006280:	2301      	movs	r3, #1
 8006282:	617b      	str	r3, [r7, #20]
 8006284:	e001      	b.n	800628a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d116      	bne.n	80062be <vTaskStartScheduler+0x82>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	613b      	str	r3, [r7, #16]
}
 80062a2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80062a4:	4b13      	ldr	r3, [pc, #76]	@ (80062f4 <vTaskStartScheduler+0xb8>)
 80062a6:	f04f 32ff 	mov.w	r2, #4294967295
 80062aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80062ac:	4b12      	ldr	r3, [pc, #72]	@ (80062f8 <vTaskStartScheduler+0xbc>)
 80062ae:	2201      	movs	r2, #1
 80062b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80062b2:	4b12      	ldr	r3, [pc, #72]	@ (80062fc <vTaskStartScheduler+0xc0>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80062b8:	f000 fd62 	bl	8006d80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80062bc:	e00f      	b.n	80062de <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c4:	d10b      	bne.n	80062de <vTaskStartScheduler+0xa2>
	__asm volatile
 80062c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ca:	f383 8811 	msr	BASEPRI, r3
 80062ce:	f3bf 8f6f 	isb	sy
 80062d2:	f3bf 8f4f 	dsb	sy
 80062d6:	60fb      	str	r3, [r7, #12]
}
 80062d8:	bf00      	nop
 80062da:	bf00      	nop
 80062dc:	e7fd      	b.n	80062da <vTaskStartScheduler+0x9e>
}
 80062de:	bf00      	nop
 80062e0:	3718      	adds	r7, #24
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
 80062e6:	bf00      	nop
 80062e8:	08009fe4 	.word	0x08009fe4
 80062ec:	080068a5 	.word	0x080068a5
 80062f0:	200006b8 	.word	0x200006b8
 80062f4:	200006b4 	.word	0x200006b4
 80062f8:	200006a0 	.word	0x200006a0
 80062fc:	20000698 	.word	0x20000698

08006300 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006300:	b480      	push	{r7}
 8006302:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006304:	4b04      	ldr	r3, [pc, #16]	@ (8006318 <vTaskSuspendAll+0x18>)
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3301      	adds	r3, #1
 800630a:	4a03      	ldr	r2, [pc, #12]	@ (8006318 <vTaskSuspendAll+0x18>)
 800630c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800630e:	bf00      	nop
 8006310:	46bd      	mov	sp, r7
 8006312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006316:	4770      	bx	lr
 8006318:	200006bc 	.word	0x200006bc

0800631c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b084      	sub	sp, #16
 8006320:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006322:	2300      	movs	r3, #0
 8006324:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006326:	2300      	movs	r3, #0
 8006328:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800632a:	4b42      	ldr	r3, [pc, #264]	@ (8006434 <xTaskResumeAll+0x118>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10b      	bne.n	800634a <xTaskResumeAll+0x2e>
	__asm volatile
 8006332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006336:	f383 8811 	msr	BASEPRI, r3
 800633a:	f3bf 8f6f 	isb	sy
 800633e:	f3bf 8f4f 	dsb	sy
 8006342:	603b      	str	r3, [r7, #0]
}
 8006344:	bf00      	nop
 8006346:	bf00      	nop
 8006348:	e7fd      	b.n	8006346 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800634a:	f000 fdbd 	bl	8006ec8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800634e:	4b39      	ldr	r3, [pc, #228]	@ (8006434 <xTaskResumeAll+0x118>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3b01      	subs	r3, #1
 8006354:	4a37      	ldr	r2, [pc, #220]	@ (8006434 <xTaskResumeAll+0x118>)
 8006356:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006358:	4b36      	ldr	r3, [pc, #216]	@ (8006434 <xTaskResumeAll+0x118>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d161      	bne.n	8006424 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006360:	4b35      	ldr	r3, [pc, #212]	@ (8006438 <xTaskResumeAll+0x11c>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	2b00      	cmp	r3, #0
 8006366:	d05d      	beq.n	8006424 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006368:	e02e      	b.n	80063c8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800636a:	4b34      	ldr	r3, [pc, #208]	@ (800643c <xTaskResumeAll+0x120>)
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	68db      	ldr	r3, [r3, #12]
 8006370:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	3318      	adds	r3, #24
 8006376:	4618      	mov	r0, r3
 8006378:	f7ff f9b0 	bl	80056dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	3304      	adds	r3, #4
 8006380:	4618      	mov	r0, r3
 8006382:	f7ff f9ab 	bl	80056dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638a:	2201      	movs	r2, #1
 800638c:	409a      	lsls	r2, r3
 800638e:	4b2c      	ldr	r3, [pc, #176]	@ (8006440 <xTaskResumeAll+0x124>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4313      	orrs	r3, r2
 8006394:	4a2a      	ldr	r2, [pc, #168]	@ (8006440 <xTaskResumeAll+0x124>)
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4a27      	ldr	r2, [pc, #156]	@ (8006444 <xTaskResumeAll+0x128>)
 80063a6:	441a      	add	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	3304      	adds	r3, #4
 80063ac:	4619      	mov	r1, r3
 80063ae:	4610      	mov	r0, r2
 80063b0:	f7ff f937 	bl	8005622 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063b8:	4b23      	ldr	r3, [pc, #140]	@ (8006448 <xTaskResumeAll+0x12c>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063be:	429a      	cmp	r2, r3
 80063c0:	d302      	bcc.n	80063c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80063c2:	4b22      	ldr	r3, [pc, #136]	@ (800644c <xTaskResumeAll+0x130>)
 80063c4:	2201      	movs	r2, #1
 80063c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063c8:	4b1c      	ldr	r3, [pc, #112]	@ (800643c <xTaskResumeAll+0x120>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1cc      	bne.n	800636a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d001      	beq.n	80063da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80063d6:	f000 fb1b 	bl	8006a10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80063da:	4b1d      	ldr	r3, [pc, #116]	@ (8006450 <xTaskResumeAll+0x134>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d010      	beq.n	8006408 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80063e6:	f000 f837 	bl	8006458 <xTaskIncrementTick>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d002      	beq.n	80063f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80063f0:	4b16      	ldr	r3, [pc, #88]	@ (800644c <xTaskResumeAll+0x130>)
 80063f2:	2201      	movs	r2, #1
 80063f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	3b01      	subs	r3, #1
 80063fa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1f1      	bne.n	80063e6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006402:	4b13      	ldr	r3, [pc, #76]	@ (8006450 <xTaskResumeAll+0x134>)
 8006404:	2200      	movs	r2, #0
 8006406:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006408:	4b10      	ldr	r3, [pc, #64]	@ (800644c <xTaskResumeAll+0x130>)
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d009      	beq.n	8006424 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006410:	2301      	movs	r3, #1
 8006412:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006414:	4b0f      	ldr	r3, [pc, #60]	@ (8006454 <xTaskResumeAll+0x138>)
 8006416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800641a:	601a      	str	r2, [r3, #0]
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006424:	f000 fd82 	bl	8006f2c <vPortExitCritical>

	return xAlreadyYielded;
 8006428:	68bb      	ldr	r3, [r7, #8]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	200006bc 	.word	0x200006bc
 8006438:	20000694 	.word	0x20000694
 800643c:	20000654 	.word	0x20000654
 8006440:	2000069c 	.word	0x2000069c
 8006444:	20000598 	.word	0x20000598
 8006448:	20000594 	.word	0x20000594
 800644c:	200006a8 	.word	0x200006a8
 8006450:	200006a4 	.word	0x200006a4
 8006454:	e000ed04 	.word	0xe000ed04

08006458 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b086      	sub	sp, #24
 800645c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800645e:	2300      	movs	r3, #0
 8006460:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006462:	4b4f      	ldr	r3, [pc, #316]	@ (80065a0 <xTaskIncrementTick+0x148>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	f040 808f 	bne.w	800658a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800646c:	4b4d      	ldr	r3, [pc, #308]	@ (80065a4 <xTaskIncrementTick+0x14c>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	3301      	adds	r3, #1
 8006472:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006474:	4a4b      	ldr	r2, [pc, #300]	@ (80065a4 <xTaskIncrementTick+0x14c>)
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d121      	bne.n	80064c4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006480:	4b49      	ldr	r3, [pc, #292]	@ (80065a8 <xTaskIncrementTick+0x150>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d00b      	beq.n	80064a2 <xTaskIncrementTick+0x4a>
	__asm volatile
 800648a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800648e:	f383 8811 	msr	BASEPRI, r3
 8006492:	f3bf 8f6f 	isb	sy
 8006496:	f3bf 8f4f 	dsb	sy
 800649a:	603b      	str	r3, [r7, #0]
}
 800649c:	bf00      	nop
 800649e:	bf00      	nop
 80064a0:	e7fd      	b.n	800649e <xTaskIncrementTick+0x46>
 80064a2:	4b41      	ldr	r3, [pc, #260]	@ (80065a8 <xTaskIncrementTick+0x150>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	4b40      	ldr	r3, [pc, #256]	@ (80065ac <xTaskIncrementTick+0x154>)
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a3e      	ldr	r2, [pc, #248]	@ (80065a8 <xTaskIncrementTick+0x150>)
 80064ae:	6013      	str	r3, [r2, #0]
 80064b0:	4a3e      	ldr	r2, [pc, #248]	@ (80065ac <xTaskIncrementTick+0x154>)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	6013      	str	r3, [r2, #0]
 80064b6:	4b3e      	ldr	r3, [pc, #248]	@ (80065b0 <xTaskIncrementTick+0x158>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	3301      	adds	r3, #1
 80064bc:	4a3c      	ldr	r2, [pc, #240]	@ (80065b0 <xTaskIncrementTick+0x158>)
 80064be:	6013      	str	r3, [r2, #0]
 80064c0:	f000 faa6 	bl	8006a10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80064c4:	4b3b      	ldr	r3, [pc, #236]	@ (80065b4 <xTaskIncrementTick+0x15c>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d348      	bcc.n	8006560 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064ce:	4b36      	ldr	r3, [pc, #216]	@ (80065a8 <xTaskIncrementTick+0x150>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d104      	bne.n	80064e2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064d8:	4b36      	ldr	r3, [pc, #216]	@ (80065b4 <xTaskIncrementTick+0x15c>)
 80064da:	f04f 32ff 	mov.w	r2, #4294967295
 80064de:	601a      	str	r2, [r3, #0]
					break;
 80064e0:	e03e      	b.n	8006560 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064e2:	4b31      	ldr	r3, [pc, #196]	@ (80065a8 <xTaskIncrementTick+0x150>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	68db      	ldr	r3, [r3, #12]
 80064ea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d203      	bcs.n	8006502 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80064fa:	4a2e      	ldr	r2, [pc, #184]	@ (80065b4 <xTaskIncrementTick+0x15c>)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006500:	e02e      	b.n	8006560 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	3304      	adds	r3, #4
 8006506:	4618      	mov	r0, r3
 8006508:	f7ff f8e8 	bl	80056dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006510:	2b00      	cmp	r3, #0
 8006512:	d004      	beq.n	800651e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	3318      	adds	r3, #24
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff f8df 	bl	80056dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800651e:	68bb      	ldr	r3, [r7, #8]
 8006520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006522:	2201      	movs	r2, #1
 8006524:	409a      	lsls	r2, r3
 8006526:	4b24      	ldr	r3, [pc, #144]	@ (80065b8 <xTaskIncrementTick+0x160>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4313      	orrs	r3, r2
 800652c:	4a22      	ldr	r2, [pc, #136]	@ (80065b8 <xTaskIncrementTick+0x160>)
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006534:	4613      	mov	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	4413      	add	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4a1f      	ldr	r2, [pc, #124]	@ (80065bc <xTaskIncrementTick+0x164>)
 800653e:	441a      	add	r2, r3
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	3304      	adds	r3, #4
 8006544:	4619      	mov	r1, r3
 8006546:	4610      	mov	r0, r2
 8006548:	f7ff f86b 	bl	8005622 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006550:	4b1b      	ldr	r3, [pc, #108]	@ (80065c0 <xTaskIncrementTick+0x168>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	429a      	cmp	r2, r3
 8006558:	d3b9      	bcc.n	80064ce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800655a:	2301      	movs	r3, #1
 800655c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800655e:	e7b6      	b.n	80064ce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006560:	4b17      	ldr	r3, [pc, #92]	@ (80065c0 <xTaskIncrementTick+0x168>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006566:	4915      	ldr	r1, [pc, #84]	@ (80065bc <xTaskIncrementTick+0x164>)
 8006568:	4613      	mov	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	4413      	add	r3, r2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	440b      	add	r3, r1
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d901      	bls.n	800657c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006578:	2301      	movs	r3, #1
 800657a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800657c:	4b11      	ldr	r3, [pc, #68]	@ (80065c4 <xTaskIncrementTick+0x16c>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d007      	beq.n	8006594 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006584:	2301      	movs	r3, #1
 8006586:	617b      	str	r3, [r7, #20]
 8006588:	e004      	b.n	8006594 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800658a:	4b0f      	ldr	r3, [pc, #60]	@ (80065c8 <xTaskIncrementTick+0x170>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	3301      	adds	r3, #1
 8006590:	4a0d      	ldr	r2, [pc, #52]	@ (80065c8 <xTaskIncrementTick+0x170>)
 8006592:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006594:	697b      	ldr	r3, [r7, #20]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3718      	adds	r7, #24
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	200006bc 	.word	0x200006bc
 80065a4:	20000698 	.word	0x20000698
 80065a8:	2000064c 	.word	0x2000064c
 80065ac:	20000650 	.word	0x20000650
 80065b0:	200006ac 	.word	0x200006ac
 80065b4:	200006b4 	.word	0x200006b4
 80065b8:	2000069c 	.word	0x2000069c
 80065bc:	20000598 	.word	0x20000598
 80065c0:	20000594 	.word	0x20000594
 80065c4:	200006a8 	.word	0x200006a8
 80065c8:	200006a4 	.word	0x200006a4

080065cc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80065d2:	4b27      	ldr	r3, [pc, #156]	@ (8006670 <vTaskSwitchContext+0xa4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d003      	beq.n	80065e2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80065da:	4b26      	ldr	r3, [pc, #152]	@ (8006674 <vTaskSwitchContext+0xa8>)
 80065dc:	2201      	movs	r2, #1
 80065de:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80065e0:	e040      	b.n	8006664 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80065e2:	4b24      	ldr	r3, [pc, #144]	@ (8006674 <vTaskSwitchContext+0xa8>)
 80065e4:	2200      	movs	r2, #0
 80065e6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065e8:	4b23      	ldr	r3, [pc, #140]	@ (8006678 <vTaskSwitchContext+0xac>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	fab3 f383 	clz	r3, r3
 80065f4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80065f6:	7afb      	ldrb	r3, [r7, #11]
 80065f8:	f1c3 031f 	rsb	r3, r3, #31
 80065fc:	617b      	str	r3, [r7, #20]
 80065fe:	491f      	ldr	r1, [pc, #124]	@ (800667c <vTaskSwitchContext+0xb0>)
 8006600:	697a      	ldr	r2, [r7, #20]
 8006602:	4613      	mov	r3, r2
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	4413      	add	r3, r2
 8006608:	009b      	lsls	r3, r3, #2
 800660a:	440b      	add	r3, r1
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10b      	bne.n	800662a <vTaskSwitchContext+0x5e>
	__asm volatile
 8006612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006616:	f383 8811 	msr	BASEPRI, r3
 800661a:	f3bf 8f6f 	isb	sy
 800661e:	f3bf 8f4f 	dsb	sy
 8006622:	607b      	str	r3, [r7, #4]
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	e7fd      	b.n	8006626 <vTaskSwitchContext+0x5a>
 800662a:	697a      	ldr	r2, [r7, #20]
 800662c:	4613      	mov	r3, r2
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	4413      	add	r3, r2
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	4a11      	ldr	r2, [pc, #68]	@ (800667c <vTaskSwitchContext+0xb0>)
 8006636:	4413      	add	r3, r2
 8006638:	613b      	str	r3, [r7, #16]
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	605a      	str	r2, [r3, #4]
 8006644:	693b      	ldr	r3, [r7, #16]
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	3308      	adds	r3, #8
 800664c:	429a      	cmp	r2, r3
 800664e:	d104      	bne.n	800665a <vTaskSwitchContext+0x8e>
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	685a      	ldr	r2, [r3, #4]
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	605a      	str	r2, [r3, #4]
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	68db      	ldr	r3, [r3, #12]
 8006660:	4a07      	ldr	r2, [pc, #28]	@ (8006680 <vTaskSwitchContext+0xb4>)
 8006662:	6013      	str	r3, [r2, #0]
}
 8006664:	bf00      	nop
 8006666:	371c      	adds	r7, #28
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	200006bc 	.word	0x200006bc
 8006674:	200006a8 	.word	0x200006a8
 8006678:	2000069c 	.word	0x2000069c
 800667c:	20000598 	.word	0x20000598
 8006680:	20000594 	.word	0x20000594

08006684 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d10b      	bne.n	80066ac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	60fb      	str	r3, [r7, #12]
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	e7fd      	b.n	80066a8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066ac:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <vTaskPlaceOnEventList+0x48>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	3318      	adds	r3, #24
 80066b2:	4619      	mov	r1, r3
 80066b4:	6878      	ldr	r0, [r7, #4]
 80066b6:	f7fe ffd8 	bl	800566a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80066ba:	2101      	movs	r1, #1
 80066bc:	6838      	ldr	r0, [r7, #0]
 80066be:	f000 fa6d 	bl	8006b9c <prvAddCurrentTaskToDelayedList>
}
 80066c2:	bf00      	nop
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	20000594 	.word	0x20000594

080066d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b086      	sub	sp, #24
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80066e0:	693b      	ldr	r3, [r7, #16]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d10b      	bne.n	80066fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80066e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	60fb      	str	r3, [r7, #12]
}
 80066f8:	bf00      	nop
 80066fa:	bf00      	nop
 80066fc:	e7fd      	b.n	80066fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	3318      	adds	r3, #24
 8006702:	4618      	mov	r0, r3
 8006704:	f7fe ffea 	bl	80056dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006708:	4b1d      	ldr	r3, [pc, #116]	@ (8006780 <xTaskRemoveFromEventList+0xb0>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d11c      	bne.n	800674a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	3304      	adds	r3, #4
 8006714:	4618      	mov	r0, r3
 8006716:	f7fe ffe1 	bl	80056dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671e:	2201      	movs	r2, #1
 8006720:	409a      	lsls	r2, r3
 8006722:	4b18      	ldr	r3, [pc, #96]	@ (8006784 <xTaskRemoveFromEventList+0xb4>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	4313      	orrs	r3, r2
 8006728:	4a16      	ldr	r2, [pc, #88]	@ (8006784 <xTaskRemoveFromEventList+0xb4>)
 800672a:	6013      	str	r3, [r2, #0]
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006730:	4613      	mov	r3, r2
 8006732:	009b      	lsls	r3, r3, #2
 8006734:	4413      	add	r3, r2
 8006736:	009b      	lsls	r3, r3, #2
 8006738:	4a13      	ldr	r2, [pc, #76]	@ (8006788 <xTaskRemoveFromEventList+0xb8>)
 800673a:	441a      	add	r2, r3
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	3304      	adds	r3, #4
 8006740:	4619      	mov	r1, r3
 8006742:	4610      	mov	r0, r2
 8006744:	f7fe ff6d 	bl	8005622 <vListInsertEnd>
 8006748:	e005      	b.n	8006756 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	3318      	adds	r3, #24
 800674e:	4619      	mov	r1, r3
 8006750:	480e      	ldr	r0, [pc, #56]	@ (800678c <xTaskRemoveFromEventList+0xbc>)
 8006752:	f7fe ff66 	bl	8005622 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800675a:	4b0d      	ldr	r3, [pc, #52]	@ (8006790 <xTaskRemoveFromEventList+0xc0>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	429a      	cmp	r2, r3
 8006762:	d905      	bls.n	8006770 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006764:	2301      	movs	r3, #1
 8006766:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006768:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <xTaskRemoveFromEventList+0xc4>)
 800676a:	2201      	movs	r2, #1
 800676c:	601a      	str	r2, [r3, #0]
 800676e:	e001      	b.n	8006774 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006770:	2300      	movs	r3, #0
 8006772:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006774:	697b      	ldr	r3, [r7, #20]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	200006bc 	.word	0x200006bc
 8006784:	2000069c 	.word	0x2000069c
 8006788:	20000598 	.word	0x20000598
 800678c:	20000654 	.word	0x20000654
 8006790:	20000594 	.word	0x20000594
 8006794:	200006a8 	.word	0x200006a8

08006798 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80067a0:	4b06      	ldr	r3, [pc, #24]	@ (80067bc <vTaskInternalSetTimeOutState+0x24>)
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80067a8:	4b05      	ldr	r3, [pc, #20]	@ (80067c0 <vTaskInternalSetTimeOutState+0x28>)
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	605a      	str	r2, [r3, #4]
}
 80067b0:	bf00      	nop
 80067b2:	370c      	adds	r7, #12
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr
 80067bc:	200006ac 	.word	0x200006ac
 80067c0:	20000698 	.word	0x20000698

080067c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
 80067cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d10b      	bne.n	80067ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80067d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d8:	f383 8811 	msr	BASEPRI, r3
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	f3bf 8f4f 	dsb	sy
 80067e4:	613b      	str	r3, [r7, #16]
}
 80067e6:	bf00      	nop
 80067e8:	bf00      	nop
 80067ea:	e7fd      	b.n	80067e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d10b      	bne.n	800680a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80067f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067f6:	f383 8811 	msr	BASEPRI, r3
 80067fa:	f3bf 8f6f 	isb	sy
 80067fe:	f3bf 8f4f 	dsb	sy
 8006802:	60fb      	str	r3, [r7, #12]
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop
 8006808:	e7fd      	b.n	8006806 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800680a:	f000 fb5d 	bl	8006ec8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800680e:	4b1d      	ldr	r3, [pc, #116]	@ (8006884 <xTaskCheckForTimeOut+0xc0>)
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	69ba      	ldr	r2, [r7, #24]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006826:	d102      	bne.n	800682e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006828:	2300      	movs	r3, #0
 800682a:	61fb      	str	r3, [r7, #28]
 800682c:	e023      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	4b15      	ldr	r3, [pc, #84]	@ (8006888 <xTaskCheckForTimeOut+0xc4>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	429a      	cmp	r2, r3
 8006838:	d007      	beq.n	800684a <xTaskCheckForTimeOut+0x86>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	685b      	ldr	r3, [r3, #4]
 800683e:	69ba      	ldr	r2, [r7, #24]
 8006840:	429a      	cmp	r2, r3
 8006842:	d302      	bcc.n	800684a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006844:	2301      	movs	r3, #1
 8006846:	61fb      	str	r3, [r7, #28]
 8006848:	e015      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	429a      	cmp	r2, r3
 8006852:	d20b      	bcs.n	800686c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad2      	subs	r2, r2, r3
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff ff99 	bl	8006798 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006866:	2300      	movs	r3, #0
 8006868:	61fb      	str	r3, [r7, #28]
 800686a:	e004      	b.n	8006876 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	2200      	movs	r2, #0
 8006870:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006872:	2301      	movs	r3, #1
 8006874:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006876:	f000 fb59 	bl	8006f2c <vPortExitCritical>

	return xReturn;
 800687a:	69fb      	ldr	r3, [r7, #28]
}
 800687c:	4618      	mov	r0, r3
 800687e:	3720      	adds	r7, #32
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	20000698 	.word	0x20000698
 8006888:	200006ac 	.word	0x200006ac

0800688c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800688c:	b480      	push	{r7}
 800688e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006890:	4b03      	ldr	r3, [pc, #12]	@ (80068a0 <vTaskMissedYield+0x14>)
 8006892:	2201      	movs	r2, #1
 8006894:	601a      	str	r2, [r3, #0]
}
 8006896:	bf00      	nop
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	200006a8 	.word	0x200006a8

080068a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80068ac:	f000 f852 	bl	8006954 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80068b0:	4b06      	ldr	r3, [pc, #24]	@ (80068cc <prvIdleTask+0x28>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d9f9      	bls.n	80068ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80068b8:	4b05      	ldr	r3, [pc, #20]	@ (80068d0 <prvIdleTask+0x2c>)
 80068ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	f3bf 8f4f 	dsb	sy
 80068c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80068c8:	e7f0      	b.n	80068ac <prvIdleTask+0x8>
 80068ca:	bf00      	nop
 80068cc:	20000598 	.word	0x20000598
 80068d0:	e000ed04 	.word	0xe000ed04

080068d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068da:	2300      	movs	r3, #0
 80068dc:	607b      	str	r3, [r7, #4]
 80068de:	e00c      	b.n	80068fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	4613      	mov	r3, r2
 80068e4:	009b      	lsls	r3, r3, #2
 80068e6:	4413      	add	r3, r2
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	4a12      	ldr	r2, [pc, #72]	@ (8006934 <prvInitialiseTaskLists+0x60>)
 80068ec:	4413      	add	r3, r2
 80068ee:	4618      	mov	r0, r3
 80068f0:	f7fe fe6a 	bl	80055c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3301      	adds	r3, #1
 80068f8:	607b      	str	r3, [r7, #4]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2b06      	cmp	r3, #6
 80068fe:	d9ef      	bls.n	80068e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006900:	480d      	ldr	r0, [pc, #52]	@ (8006938 <prvInitialiseTaskLists+0x64>)
 8006902:	f7fe fe61 	bl	80055c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006906:	480d      	ldr	r0, [pc, #52]	@ (800693c <prvInitialiseTaskLists+0x68>)
 8006908:	f7fe fe5e 	bl	80055c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800690c:	480c      	ldr	r0, [pc, #48]	@ (8006940 <prvInitialiseTaskLists+0x6c>)
 800690e:	f7fe fe5b 	bl	80055c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006912:	480c      	ldr	r0, [pc, #48]	@ (8006944 <prvInitialiseTaskLists+0x70>)
 8006914:	f7fe fe58 	bl	80055c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006918:	480b      	ldr	r0, [pc, #44]	@ (8006948 <prvInitialiseTaskLists+0x74>)
 800691a:	f7fe fe55 	bl	80055c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800691e:	4b0b      	ldr	r3, [pc, #44]	@ (800694c <prvInitialiseTaskLists+0x78>)
 8006920:	4a05      	ldr	r2, [pc, #20]	@ (8006938 <prvInitialiseTaskLists+0x64>)
 8006922:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006924:	4b0a      	ldr	r3, [pc, #40]	@ (8006950 <prvInitialiseTaskLists+0x7c>)
 8006926:	4a05      	ldr	r2, [pc, #20]	@ (800693c <prvInitialiseTaskLists+0x68>)
 8006928:	601a      	str	r2, [r3, #0]
}
 800692a:	bf00      	nop
 800692c:	3708      	adds	r7, #8
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000598 	.word	0x20000598
 8006938:	20000624 	.word	0x20000624
 800693c:	20000638 	.word	0x20000638
 8006940:	20000654 	.word	0x20000654
 8006944:	20000668 	.word	0x20000668
 8006948:	20000680 	.word	0x20000680
 800694c:	2000064c 	.word	0x2000064c
 8006950:	20000650 	.word	0x20000650

08006954 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800695a:	e019      	b.n	8006990 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800695c:	f000 fab4 	bl	8006ec8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006960:	4b10      	ldr	r3, [pc, #64]	@ (80069a4 <prvCheckTasksWaitingTermination+0x50>)
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	3304      	adds	r3, #4
 800696c:	4618      	mov	r0, r3
 800696e:	f7fe feb5 	bl	80056dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006972:	4b0d      	ldr	r3, [pc, #52]	@ (80069a8 <prvCheckTasksWaitingTermination+0x54>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	3b01      	subs	r3, #1
 8006978:	4a0b      	ldr	r2, [pc, #44]	@ (80069a8 <prvCheckTasksWaitingTermination+0x54>)
 800697a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800697c:	4b0b      	ldr	r3, [pc, #44]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	3b01      	subs	r3, #1
 8006982:	4a0a      	ldr	r2, [pc, #40]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 8006984:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006986:	f000 fad1 	bl	8006f2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f810 	bl	80069b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006990:	4b06      	ldr	r3, [pc, #24]	@ (80069ac <prvCheckTasksWaitingTermination+0x58>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d1e1      	bne.n	800695c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006998:	bf00      	nop
 800699a:	bf00      	nop
 800699c:	3708      	adds	r7, #8
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20000668 	.word	0x20000668
 80069a8:	20000694 	.word	0x20000694
 80069ac:	2000067c 	.word	0x2000067c

080069b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b084      	sub	sp, #16
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d108      	bne.n	80069d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069c6:	4618      	mov	r0, r3
 80069c8:	f000 fc2c 	bl	8007224 <vPortFree>
				vPortFree( pxTCB );
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 fc29 	bl	8007224 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80069d2:	e019      	b.n	8006a08 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069da:	2b01      	cmp	r3, #1
 80069dc:	d103      	bne.n	80069e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 fc20 	bl	8007224 <vPortFree>
	}
 80069e4:	e010      	b.n	8006a08 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069ec:	2b02      	cmp	r3, #2
 80069ee:	d00b      	beq.n	8006a08 <prvDeleteTCB+0x58>
	__asm volatile
 80069f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f4:	f383 8811 	msr	BASEPRI, r3
 80069f8:	f3bf 8f6f 	isb	sy
 80069fc:	f3bf 8f4f 	dsb	sy
 8006a00:	60fb      	str	r3, [r7, #12]
}
 8006a02:	bf00      	nop
 8006a04:	bf00      	nop
 8006a06:	e7fd      	b.n	8006a04 <prvDeleteTCB+0x54>
	}
 8006a08:	bf00      	nop
 8006a0a:	3710      	adds	r7, #16
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006a16:	4b0c      	ldr	r3, [pc, #48]	@ (8006a48 <prvResetNextTaskUnblockTime+0x38>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d104      	bne.n	8006a2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006a20:	4b0a      	ldr	r3, [pc, #40]	@ (8006a4c <prvResetNextTaskUnblockTime+0x3c>)
 8006a22:	f04f 32ff 	mov.w	r2, #4294967295
 8006a26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006a28:	e008      	b.n	8006a3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a2a:	4b07      	ldr	r3, [pc, #28]	@ (8006a48 <prvResetNextTaskUnblockTime+0x38>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	68db      	ldr	r3, [r3, #12]
 8006a32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	4a04      	ldr	r2, [pc, #16]	@ (8006a4c <prvResetNextTaskUnblockTime+0x3c>)
 8006a3a:	6013      	str	r3, [r2, #0]
}
 8006a3c:	bf00      	nop
 8006a3e:	370c      	adds	r7, #12
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr
 8006a48:	2000064c 	.word	0x2000064c
 8006a4c:	200006b4 	.word	0x200006b4

08006a50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006a56:	4b0b      	ldr	r3, [pc, #44]	@ (8006a84 <xTaskGetSchedulerState+0x34>)
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d102      	bne.n	8006a64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	607b      	str	r3, [r7, #4]
 8006a62:	e008      	b.n	8006a76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a64:	4b08      	ldr	r3, [pc, #32]	@ (8006a88 <xTaskGetSchedulerState+0x38>)
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d102      	bne.n	8006a72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	607b      	str	r3, [r7, #4]
 8006a70:	e001      	b.n	8006a76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006a72:	2300      	movs	r3, #0
 8006a74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006a76:	687b      	ldr	r3, [r7, #4]
	}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr
 8006a84:	200006a0 	.word	0x200006a0
 8006a88:	200006bc 	.word	0x200006bc

08006a8c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	b086      	sub	sp, #24
 8006a90:	af00      	add	r7, sp, #0
 8006a92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d070      	beq.n	8006b84 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006aa2:	4b3b      	ldr	r3, [pc, #236]	@ (8006b90 <xTaskPriorityDisinherit+0x104>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d00b      	beq.n	8006ac4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006aac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab0:	f383 8811 	msr	BASEPRI, r3
 8006ab4:	f3bf 8f6f 	isb	sy
 8006ab8:	f3bf 8f4f 	dsb	sy
 8006abc:	60fb      	str	r3, [r7, #12]
}
 8006abe:	bf00      	nop
 8006ac0:	bf00      	nop
 8006ac2:	e7fd      	b.n	8006ac0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d10b      	bne.n	8006ae4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	60bb      	str	r3, [r7, #8]
}
 8006ade:	bf00      	nop
 8006ae0:	bf00      	nop
 8006ae2:	e7fd      	b.n	8006ae0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ae8:	1e5a      	subs	r2, r3, #1
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d044      	beq.n	8006b84 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006afa:	693b      	ldr	r3, [r7, #16]
 8006afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d140      	bne.n	8006b84 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	3304      	adds	r3, #4
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7fe fde8 	bl	80056dc <uxListRemove>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d115      	bne.n	8006b3e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b16:	491f      	ldr	r1, [pc, #124]	@ (8006b94 <xTaskPriorityDisinherit+0x108>)
 8006b18:	4613      	mov	r3, r2
 8006b1a:	009b      	lsls	r3, r3, #2
 8006b1c:	4413      	add	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	440b      	add	r3, r1
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d10a      	bne.n	8006b3e <xTaskPriorityDisinherit+0xb2>
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b2c:	2201      	movs	r2, #1
 8006b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b32:	43da      	mvns	r2, r3
 8006b34:	4b18      	ldr	r3, [pc, #96]	@ (8006b98 <xTaskPriorityDisinherit+0x10c>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	4a17      	ldr	r2, [pc, #92]	@ (8006b98 <xTaskPriorityDisinherit+0x10c>)
 8006b3c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b46:	693b      	ldr	r3, [r7, #16]
 8006b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4a:	f1c3 0207 	rsb	r2, r3, #7
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b56:	2201      	movs	r2, #1
 8006b58:	409a      	lsls	r2, r3
 8006b5a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b98 <xTaskPriorityDisinherit+0x10c>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	4a0d      	ldr	r2, [pc, #52]	@ (8006b98 <xTaskPriorityDisinherit+0x10c>)
 8006b62:	6013      	str	r3, [r2, #0]
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b68:	4613      	mov	r3, r2
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4a08      	ldr	r2, [pc, #32]	@ (8006b94 <xTaskPriorityDisinherit+0x108>)
 8006b72:	441a      	add	r2, r3
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	3304      	adds	r3, #4
 8006b78:	4619      	mov	r1, r3
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	f7fe fd51 	bl	8005622 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006b80:	2301      	movs	r3, #1
 8006b82:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006b84:	697b      	ldr	r3, [r7, #20]
	}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3718      	adds	r7, #24
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}
 8006b8e:	bf00      	nop
 8006b90:	20000594 	.word	0x20000594
 8006b94:	20000598 	.word	0x20000598
 8006b98:	2000069c 	.word	0x2000069c

08006b9c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ba6:	4b29      	ldr	r3, [pc, #164]	@ (8006c4c <prvAddCurrentTaskToDelayedList+0xb0>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bac:	4b28      	ldr	r3, [pc, #160]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3304      	adds	r3, #4
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7fe fd92 	bl	80056dc <uxListRemove>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d10b      	bne.n	8006bd6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8006bbe:	4b24      	ldr	r3, [pc, #144]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bc4:	2201      	movs	r2, #1
 8006bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bca:	43da      	mvns	r2, r3
 8006bcc:	4b21      	ldr	r3, [pc, #132]	@ (8006c54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4013      	ands	r3, r2
 8006bd2:	4a20      	ldr	r2, [pc, #128]	@ (8006c54 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006bd4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bdc:	d10a      	bne.n	8006bf4 <prvAddCurrentTaskToDelayedList+0x58>
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d007      	beq.n	8006bf4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006be4:	4b1a      	ldr	r3, [pc, #104]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	3304      	adds	r3, #4
 8006bea:	4619      	mov	r1, r3
 8006bec:	481a      	ldr	r0, [pc, #104]	@ (8006c58 <prvAddCurrentTaskToDelayedList+0xbc>)
 8006bee:	f7fe fd18 	bl	8005622 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006bf2:	e026      	b.n	8006c42 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bfc:	4b14      	ldr	r3, [pc, #80]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c04:	68ba      	ldr	r2, [r7, #8]
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	429a      	cmp	r2, r3
 8006c0a:	d209      	bcs.n	8006c20 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c0c:	4b13      	ldr	r3, [pc, #76]	@ (8006c5c <prvAddCurrentTaskToDelayedList+0xc0>)
 8006c0e:	681a      	ldr	r2, [r3, #0]
 8006c10:	4b0f      	ldr	r3, [pc, #60]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	3304      	adds	r3, #4
 8006c16:	4619      	mov	r1, r3
 8006c18:	4610      	mov	r0, r2
 8006c1a:	f7fe fd26 	bl	800566a <vListInsert>
}
 8006c1e:	e010      	b.n	8006c42 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c20:	4b0f      	ldr	r3, [pc, #60]	@ (8006c60 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006c22:	681a      	ldr	r2, [r3, #0]
 8006c24:	4b0a      	ldr	r3, [pc, #40]	@ (8006c50 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3304      	adds	r3, #4
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	4610      	mov	r0, r2
 8006c2e:	f7fe fd1c 	bl	800566a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c32:	4b0c      	ldr	r3, [pc, #48]	@ (8006c64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68ba      	ldr	r2, [r7, #8]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d202      	bcs.n	8006c42 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006c3c:	4a09      	ldr	r2, [pc, #36]	@ (8006c64 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	6013      	str	r3, [r2, #0]
}
 8006c42:	bf00      	nop
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	20000698 	.word	0x20000698
 8006c50:	20000594 	.word	0x20000594
 8006c54:	2000069c 	.word	0x2000069c
 8006c58:	20000680 	.word	0x20000680
 8006c5c:	20000650 	.word	0x20000650
 8006c60:	2000064c 	.word	0x2000064c
 8006c64:	200006b4 	.word	0x200006b4

08006c68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b085      	sub	sp, #20
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	3b04      	subs	r3, #4
 8006c78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006c80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3b04      	subs	r3, #4
 8006c86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	f023 0201 	bic.w	r2, r3, #1
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	3b04      	subs	r3, #4
 8006c96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c98:	4a0c      	ldr	r2, [pc, #48]	@ (8006ccc <pxPortInitialiseStack+0x64>)
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3b14      	subs	r3, #20
 8006ca2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	3b04      	subs	r3, #4
 8006cae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f06f 0202 	mvn.w	r2, #2
 8006cb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	3b20      	subs	r3, #32
 8006cbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr
 8006ccc:	08006cd1 	.word	0x08006cd1

08006cd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b085      	sub	sp, #20
 8006cd4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006cda:	4b13      	ldr	r3, [pc, #76]	@ (8006d28 <prvTaskExitError+0x58>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ce2:	d00b      	beq.n	8006cfc <prvTaskExitError+0x2c>
	__asm volatile
 8006ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce8:	f383 8811 	msr	BASEPRI, r3
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f3bf 8f4f 	dsb	sy
 8006cf4:	60fb      	str	r3, [r7, #12]
}
 8006cf6:	bf00      	nop
 8006cf8:	bf00      	nop
 8006cfa:	e7fd      	b.n	8006cf8 <prvTaskExitError+0x28>
	__asm volatile
 8006cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d00:	f383 8811 	msr	BASEPRI, r3
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	f3bf 8f4f 	dsb	sy
 8006d0c:	60bb      	str	r3, [r7, #8]
}
 8006d0e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006d10:	bf00      	nop
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d0fc      	beq.n	8006d12 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006d18:	bf00      	nop
 8006d1a:	bf00      	nop
 8006d1c:	3714      	adds	r7, #20
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr
 8006d26:	bf00      	nop
 8006d28:	2000000c 	.word	0x2000000c
 8006d2c:	00000000 	.word	0x00000000

08006d30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006d30:	4b07      	ldr	r3, [pc, #28]	@ (8006d50 <pxCurrentTCBConst2>)
 8006d32:	6819      	ldr	r1, [r3, #0]
 8006d34:	6808      	ldr	r0, [r1, #0]
 8006d36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3a:	f380 8809 	msr	PSP, r0
 8006d3e:	f3bf 8f6f 	isb	sy
 8006d42:	f04f 0000 	mov.w	r0, #0
 8006d46:	f380 8811 	msr	BASEPRI, r0
 8006d4a:	4770      	bx	lr
 8006d4c:	f3af 8000 	nop.w

08006d50 <pxCurrentTCBConst2>:
 8006d50:	20000594 	.word	0x20000594
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006d54:	bf00      	nop
 8006d56:	bf00      	nop

08006d58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006d58:	4808      	ldr	r0, [pc, #32]	@ (8006d7c <prvPortStartFirstTask+0x24>)
 8006d5a:	6800      	ldr	r0, [r0, #0]
 8006d5c:	6800      	ldr	r0, [r0, #0]
 8006d5e:	f380 8808 	msr	MSP, r0
 8006d62:	f04f 0000 	mov.w	r0, #0
 8006d66:	f380 8814 	msr	CONTROL, r0
 8006d6a:	b662      	cpsie	i
 8006d6c:	b661      	cpsie	f
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	f3bf 8f6f 	isb	sy
 8006d76:	df00      	svc	0
 8006d78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006d7a:	bf00      	nop
 8006d7c:	e000ed08 	.word	0xe000ed08

08006d80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b086      	sub	sp, #24
 8006d84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006d86:	4b47      	ldr	r3, [pc, #284]	@ (8006ea4 <xPortStartScheduler+0x124>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a47      	ldr	r2, [pc, #284]	@ (8006ea8 <xPortStartScheduler+0x128>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d10b      	bne.n	8006da8 <xPortStartScheduler+0x28>
	__asm volatile
 8006d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d94:	f383 8811 	msr	BASEPRI, r3
 8006d98:	f3bf 8f6f 	isb	sy
 8006d9c:	f3bf 8f4f 	dsb	sy
 8006da0:	60fb      	str	r3, [r7, #12]
}
 8006da2:	bf00      	nop
 8006da4:	bf00      	nop
 8006da6:	e7fd      	b.n	8006da4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006da8:	4b3e      	ldr	r3, [pc, #248]	@ (8006ea4 <xPortStartScheduler+0x124>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a3f      	ldr	r2, [pc, #252]	@ (8006eac <xPortStartScheduler+0x12c>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d10b      	bne.n	8006dca <xPortStartScheduler+0x4a>
	__asm volatile
 8006db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
 8006dc2:	613b      	str	r3, [r7, #16]
}
 8006dc4:	bf00      	nop
 8006dc6:	bf00      	nop
 8006dc8:	e7fd      	b.n	8006dc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006dca:	4b39      	ldr	r3, [pc, #228]	@ (8006eb0 <xPortStartScheduler+0x130>)
 8006dcc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	781b      	ldrb	r3, [r3, #0]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	22ff      	movs	r2, #255	@ 0xff
 8006dda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006de4:	78fb      	ldrb	r3, [r7, #3]
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	4b31      	ldr	r3, [pc, #196]	@ (8006eb4 <xPortStartScheduler+0x134>)
 8006df0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006df2:	4b31      	ldr	r3, [pc, #196]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006df4:	2207      	movs	r2, #7
 8006df6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006df8:	e009      	b.n	8006e0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	4a2d      	ldr	r2, [pc, #180]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e04:	78fb      	ldrb	r3, [r7, #3]
 8006e06:	b2db      	uxtb	r3, r3
 8006e08:	005b      	lsls	r3, r3, #1
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e0e:	78fb      	ldrb	r3, [r7, #3]
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e16:	2b80      	cmp	r3, #128	@ 0x80
 8006e18:	d0ef      	beq.n	8006dfa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e1a:	4b27      	ldr	r3, [pc, #156]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f1c3 0307 	rsb	r3, r3, #7
 8006e22:	2b04      	cmp	r3, #4
 8006e24:	d00b      	beq.n	8006e3e <xPortStartScheduler+0xbe>
	__asm volatile
 8006e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e2a:	f383 8811 	msr	BASEPRI, r3
 8006e2e:	f3bf 8f6f 	isb	sy
 8006e32:	f3bf 8f4f 	dsb	sy
 8006e36:	60bb      	str	r3, [r7, #8]
}
 8006e38:	bf00      	nop
 8006e3a:	bf00      	nop
 8006e3c:	e7fd      	b.n	8006e3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006e3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	021b      	lsls	r3, r3, #8
 8006e44:	4a1c      	ldr	r2, [pc, #112]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006e48:	4b1b      	ldr	r3, [pc, #108]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e50:	4a19      	ldr	r2, [pc, #100]	@ (8006eb8 <xPortStartScheduler+0x138>)
 8006e52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006e5c:	4b17      	ldr	r3, [pc, #92]	@ (8006ebc <xPortStartScheduler+0x13c>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a16      	ldr	r2, [pc, #88]	@ (8006ebc <xPortStartScheduler+0x13c>)
 8006e62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006e66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006e68:	4b14      	ldr	r3, [pc, #80]	@ (8006ebc <xPortStartScheduler+0x13c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4a13      	ldr	r2, [pc, #76]	@ (8006ebc <xPortStartScheduler+0x13c>)
 8006e6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006e72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006e74:	f000 f8da 	bl	800702c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006e78:	4b11      	ldr	r3, [pc, #68]	@ (8006ec0 <xPortStartScheduler+0x140>)
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006e7e:	f000 f8f9 	bl	8007074 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006e82:	4b10      	ldr	r3, [pc, #64]	@ (8006ec4 <xPortStartScheduler+0x144>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a0f      	ldr	r2, [pc, #60]	@ (8006ec4 <xPortStartScheduler+0x144>)
 8006e88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006e8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006e8e:	f7ff ff63 	bl	8006d58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006e92:	f7ff fb9b 	bl	80065cc <vTaskSwitchContext>
	prvTaskExitError();
 8006e96:	f7ff ff1b 	bl	8006cd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006e9a:	2300      	movs	r3, #0
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3718      	adds	r7, #24
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}
 8006ea4:	e000ed00 	.word	0xe000ed00
 8006ea8:	410fc271 	.word	0x410fc271
 8006eac:	410fc270 	.word	0x410fc270
 8006eb0:	e000e400 	.word	0xe000e400
 8006eb4:	200006c0 	.word	0x200006c0
 8006eb8:	200006c4 	.word	0x200006c4
 8006ebc:	e000ed20 	.word	0xe000ed20
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	e000ef34 	.word	0xe000ef34

08006ec8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed2:	f383 8811 	msr	BASEPRI, r3
 8006ed6:	f3bf 8f6f 	isb	sy
 8006eda:	f3bf 8f4f 	dsb	sy
 8006ede:	607b      	str	r3, [r7, #4]
}
 8006ee0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ee2:	4b10      	ldr	r3, [pc, #64]	@ (8006f24 <vPortEnterCritical+0x5c>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	4a0e      	ldr	r2, [pc, #56]	@ (8006f24 <vPortEnterCritical+0x5c>)
 8006eea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006eec:	4b0d      	ldr	r3, [pc, #52]	@ (8006f24 <vPortEnterCritical+0x5c>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d110      	bne.n	8006f16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <vPortEnterCritical+0x60>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00b      	beq.n	8006f16 <vPortEnterCritical+0x4e>
	__asm volatile
 8006efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f02:	f383 8811 	msr	BASEPRI, r3
 8006f06:	f3bf 8f6f 	isb	sy
 8006f0a:	f3bf 8f4f 	dsb	sy
 8006f0e:	603b      	str	r3, [r7, #0]
}
 8006f10:	bf00      	nop
 8006f12:	bf00      	nop
 8006f14:	e7fd      	b.n	8006f12 <vPortEnterCritical+0x4a>
	}
}
 8006f16:	bf00      	nop
 8006f18:	370c      	adds	r7, #12
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f20:	4770      	bx	lr
 8006f22:	bf00      	nop
 8006f24:	2000000c 	.word	0x2000000c
 8006f28:	e000ed04 	.word	0xe000ed04

08006f2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006f32:	4b12      	ldr	r3, [pc, #72]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10b      	bne.n	8006f52 <vPortExitCritical+0x26>
	__asm volatile
 8006f3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	607b      	str	r3, [r7, #4]
}
 8006f4c:	bf00      	nop
 8006f4e:	bf00      	nop
 8006f50:	e7fd      	b.n	8006f4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006f52:	4b0a      	ldr	r3, [pc, #40]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	4a08      	ldr	r2, [pc, #32]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006f5c:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <vPortExitCritical+0x50>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d105      	bne.n	8006f70 <vPortExitCritical+0x44>
 8006f64:	2300      	movs	r3, #0
 8006f66:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr
 8006f7c:	2000000c 	.word	0x2000000c

08006f80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006f80:	f3ef 8009 	mrs	r0, PSP
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	4b15      	ldr	r3, [pc, #84]	@ (8006fe0 <pxCurrentTCBConst>)
 8006f8a:	681a      	ldr	r2, [r3, #0]
 8006f8c:	f01e 0f10 	tst.w	lr, #16
 8006f90:	bf08      	it	eq
 8006f92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006f96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f9a:	6010      	str	r0, [r2, #0]
 8006f9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006fa0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006fa4:	f380 8811 	msr	BASEPRI, r0
 8006fa8:	f3bf 8f4f 	dsb	sy
 8006fac:	f3bf 8f6f 	isb	sy
 8006fb0:	f7ff fb0c 	bl	80065cc <vTaskSwitchContext>
 8006fb4:	f04f 0000 	mov.w	r0, #0
 8006fb8:	f380 8811 	msr	BASEPRI, r0
 8006fbc:	bc09      	pop	{r0, r3}
 8006fbe:	6819      	ldr	r1, [r3, #0]
 8006fc0:	6808      	ldr	r0, [r1, #0]
 8006fc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc6:	f01e 0f10 	tst.w	lr, #16
 8006fca:	bf08      	it	eq
 8006fcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006fd0:	f380 8809 	msr	PSP, r0
 8006fd4:	f3bf 8f6f 	isb	sy
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	f3af 8000 	nop.w

08006fe0 <pxCurrentTCBConst>:
 8006fe0:	20000594 	.word	0x20000594
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006fe4:	bf00      	nop
 8006fe6:	bf00      	nop

08006fe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
	__asm volatile
 8006fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff2:	f383 8811 	msr	BASEPRI, r3
 8006ff6:	f3bf 8f6f 	isb	sy
 8006ffa:	f3bf 8f4f 	dsb	sy
 8006ffe:	607b      	str	r3, [r7, #4]
}
 8007000:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007002:	f7ff fa29 	bl	8006458 <xTaskIncrementTick>
 8007006:	4603      	mov	r3, r0
 8007008:	2b00      	cmp	r3, #0
 800700a:	d003      	beq.n	8007014 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800700c:	4b06      	ldr	r3, [pc, #24]	@ (8007028 <xPortSysTickHandler+0x40>)
 800700e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007012:	601a      	str	r2, [r3, #0]
 8007014:	2300      	movs	r3, #0
 8007016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	f383 8811 	msr	BASEPRI, r3
}
 800701e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007020:	bf00      	nop
 8007022:	3708      	adds	r7, #8
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}
 8007028:	e000ed04 	.word	0xe000ed04

0800702c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800702c:	b480      	push	{r7}
 800702e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007030:	4b0b      	ldr	r3, [pc, #44]	@ (8007060 <vPortSetupTimerInterrupt+0x34>)
 8007032:	2200      	movs	r2, #0
 8007034:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007036:	4b0b      	ldr	r3, [pc, #44]	@ (8007064 <vPortSetupTimerInterrupt+0x38>)
 8007038:	2200      	movs	r2, #0
 800703a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800703c:	4b0a      	ldr	r3, [pc, #40]	@ (8007068 <vPortSetupTimerInterrupt+0x3c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a0a      	ldr	r2, [pc, #40]	@ (800706c <vPortSetupTimerInterrupt+0x40>)
 8007042:	fba2 2303 	umull	r2, r3, r2, r3
 8007046:	099b      	lsrs	r3, r3, #6
 8007048:	4a09      	ldr	r2, [pc, #36]	@ (8007070 <vPortSetupTimerInterrupt+0x44>)
 800704a:	3b01      	subs	r3, #1
 800704c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800704e:	4b04      	ldr	r3, [pc, #16]	@ (8007060 <vPortSetupTimerInterrupt+0x34>)
 8007050:	2207      	movs	r2, #7
 8007052:	601a      	str	r2, [r3, #0]
}
 8007054:	bf00      	nop
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
 800705e:	bf00      	nop
 8007060:	e000e010 	.word	0xe000e010
 8007064:	e000e018 	.word	0xe000e018
 8007068:	20000000 	.word	0x20000000
 800706c:	10624dd3 	.word	0x10624dd3
 8007070:	e000e014 	.word	0xe000e014

08007074 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007074:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007084 <vPortEnableVFP+0x10>
 8007078:	6801      	ldr	r1, [r0, #0]
 800707a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800707e:	6001      	str	r1, [r0, #0]
 8007080:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007082:	bf00      	nop
 8007084:	e000ed88 	.word	0xe000ed88

08007088 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b08a      	sub	sp, #40	@ 0x28
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007090:	2300      	movs	r3, #0
 8007092:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007094:	f7ff f934 	bl	8006300 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007098:	4b5c      	ldr	r3, [pc, #368]	@ (800720c <pvPortMalloc+0x184>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d101      	bne.n	80070a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80070a0:	f000 f924 	bl	80072ec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80070a4:	4b5a      	ldr	r3, [pc, #360]	@ (8007210 <pvPortMalloc+0x188>)
 80070a6:	681a      	ldr	r2, [r3, #0]
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	4013      	ands	r3, r2
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	f040 8095 	bne.w	80071dc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d01e      	beq.n	80070f6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80070b8:	2208      	movs	r2, #8
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4413      	add	r3, r2
 80070be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	f003 0307 	and.w	r3, r3, #7
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d015      	beq.n	80070f6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f023 0307 	bic.w	r3, r3, #7
 80070d0:	3308      	adds	r3, #8
 80070d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f003 0307 	and.w	r3, r3, #7
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00b      	beq.n	80070f6 <pvPortMalloc+0x6e>
	__asm volatile
 80070de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070e2:	f383 8811 	msr	BASEPRI, r3
 80070e6:	f3bf 8f6f 	isb	sy
 80070ea:	f3bf 8f4f 	dsb	sy
 80070ee:	617b      	str	r3, [r7, #20]
}
 80070f0:	bf00      	nop
 80070f2:	bf00      	nop
 80070f4:	e7fd      	b.n	80070f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d06f      	beq.n	80071dc <pvPortMalloc+0x154>
 80070fc:	4b45      	ldr	r3, [pc, #276]	@ (8007214 <pvPortMalloc+0x18c>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	429a      	cmp	r2, r3
 8007104:	d86a      	bhi.n	80071dc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007106:	4b44      	ldr	r3, [pc, #272]	@ (8007218 <pvPortMalloc+0x190>)
 8007108:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800710a:	4b43      	ldr	r3, [pc, #268]	@ (8007218 <pvPortMalloc+0x190>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007110:	e004      	b.n	800711c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007114:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800711c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	429a      	cmp	r2, r3
 8007124:	d903      	bls.n	800712e <pvPortMalloc+0xa6>
 8007126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1f1      	bne.n	8007112 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800712e:	4b37      	ldr	r3, [pc, #220]	@ (800720c <pvPortMalloc+0x184>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007134:	429a      	cmp	r2, r3
 8007136:	d051      	beq.n	80071dc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007138:	6a3b      	ldr	r3, [r7, #32]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2208      	movs	r2, #8
 800713e:	4413      	add	r3, r2
 8007140:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	6a3b      	ldr	r3, [r7, #32]
 8007148:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800714a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800714c:	685a      	ldr	r2, [r3, #4]
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	1ad2      	subs	r2, r2, r3
 8007152:	2308      	movs	r3, #8
 8007154:	005b      	lsls	r3, r3, #1
 8007156:	429a      	cmp	r2, r3
 8007158:	d920      	bls.n	800719c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800715a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4413      	add	r3, r2
 8007160:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	f003 0307 	and.w	r3, r3, #7
 8007168:	2b00      	cmp	r3, #0
 800716a:	d00b      	beq.n	8007184 <pvPortMalloc+0xfc>
	__asm volatile
 800716c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007170:	f383 8811 	msr	BASEPRI, r3
 8007174:	f3bf 8f6f 	isb	sy
 8007178:	f3bf 8f4f 	dsb	sy
 800717c:	613b      	str	r3, [r7, #16]
}
 800717e:	bf00      	nop
 8007180:	bf00      	nop
 8007182:	e7fd      	b.n	8007180 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007186:	685a      	ldr	r2, [r3, #4]
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	1ad2      	subs	r2, r2, r3
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007196:	69b8      	ldr	r0, [r7, #24]
 8007198:	f000 f90a 	bl	80073b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800719c:	4b1d      	ldr	r3, [pc, #116]	@ (8007214 <pvPortMalloc+0x18c>)
 800719e:	681a      	ldr	r2, [r3, #0]
 80071a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	1ad3      	subs	r3, r2, r3
 80071a6:	4a1b      	ldr	r2, [pc, #108]	@ (8007214 <pvPortMalloc+0x18c>)
 80071a8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80071aa:	4b1a      	ldr	r3, [pc, #104]	@ (8007214 <pvPortMalloc+0x18c>)
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	4b1b      	ldr	r3, [pc, #108]	@ (800721c <pvPortMalloc+0x194>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d203      	bcs.n	80071be <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80071b6:	4b17      	ldr	r3, [pc, #92]	@ (8007214 <pvPortMalloc+0x18c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a18      	ldr	r2, [pc, #96]	@ (800721c <pvPortMalloc+0x194>)
 80071bc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	685a      	ldr	r2, [r3, #4]
 80071c2:	4b13      	ldr	r3, [pc, #76]	@ (8007210 <pvPortMalloc+0x188>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	431a      	orrs	r2, r3
 80071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80071cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ce:	2200      	movs	r2, #0
 80071d0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80071d2:	4b13      	ldr	r3, [pc, #76]	@ (8007220 <pvPortMalloc+0x198>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	3301      	adds	r3, #1
 80071d8:	4a11      	ldr	r2, [pc, #68]	@ (8007220 <pvPortMalloc+0x198>)
 80071da:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80071dc:	f7ff f89e 	bl	800631c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	f003 0307 	and.w	r3, r3, #7
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00b      	beq.n	8007202 <pvPortMalloc+0x17a>
	__asm volatile
 80071ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ee:	f383 8811 	msr	BASEPRI, r3
 80071f2:	f3bf 8f6f 	isb	sy
 80071f6:	f3bf 8f4f 	dsb	sy
 80071fa:	60fb      	str	r3, [r7, #12]
}
 80071fc:	bf00      	nop
 80071fe:	bf00      	nop
 8007200:	e7fd      	b.n	80071fe <pvPortMalloc+0x176>
	return pvReturn;
 8007202:	69fb      	ldr	r3, [r7, #28]
}
 8007204:	4618      	mov	r0, r3
 8007206:	3728      	adds	r7, #40	@ 0x28
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}
 800720c:	200058d8 	.word	0x200058d8
 8007210:	200058ec 	.word	0x200058ec
 8007214:	200058dc 	.word	0x200058dc
 8007218:	200058d0 	.word	0x200058d0
 800721c:	200058e0 	.word	0x200058e0
 8007220:	200058e4 	.word	0x200058e4

08007224 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d04f      	beq.n	80072d6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007236:	2308      	movs	r3, #8
 8007238:	425b      	negs	r3, r3
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	4413      	add	r3, r2
 800723e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007244:	693b      	ldr	r3, [r7, #16]
 8007246:	685a      	ldr	r2, [r3, #4]
 8007248:	4b25      	ldr	r3, [pc, #148]	@ (80072e0 <vPortFree+0xbc>)
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4013      	ands	r3, r2
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10b      	bne.n	800726a <vPortFree+0x46>
	__asm volatile
 8007252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007256:	f383 8811 	msr	BASEPRI, r3
 800725a:	f3bf 8f6f 	isb	sy
 800725e:	f3bf 8f4f 	dsb	sy
 8007262:	60fb      	str	r3, [r7, #12]
}
 8007264:	bf00      	nop
 8007266:	bf00      	nop
 8007268:	e7fd      	b.n	8007266 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00b      	beq.n	800728a <vPortFree+0x66>
	__asm volatile
 8007272:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007276:	f383 8811 	msr	BASEPRI, r3
 800727a:	f3bf 8f6f 	isb	sy
 800727e:	f3bf 8f4f 	dsb	sy
 8007282:	60bb      	str	r3, [r7, #8]
}
 8007284:	bf00      	nop
 8007286:	bf00      	nop
 8007288:	e7fd      	b.n	8007286 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	685a      	ldr	r2, [r3, #4]
 800728e:	4b14      	ldr	r3, [pc, #80]	@ (80072e0 <vPortFree+0xbc>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4013      	ands	r3, r2
 8007294:	2b00      	cmp	r3, #0
 8007296:	d01e      	beq.n	80072d6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d11a      	bne.n	80072d6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	685a      	ldr	r2, [r3, #4]
 80072a4:	4b0e      	ldr	r3, [pc, #56]	@ (80072e0 <vPortFree+0xbc>)
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	43db      	mvns	r3, r3
 80072aa:	401a      	ands	r2, r3
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80072b0:	f7ff f826 	bl	8006300 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	685a      	ldr	r2, [r3, #4]
 80072b8:	4b0a      	ldr	r3, [pc, #40]	@ (80072e4 <vPortFree+0xc0>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4413      	add	r3, r2
 80072be:	4a09      	ldr	r2, [pc, #36]	@ (80072e4 <vPortFree+0xc0>)
 80072c0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80072c2:	6938      	ldr	r0, [r7, #16]
 80072c4:	f000 f874 	bl	80073b0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80072c8:	4b07      	ldr	r3, [pc, #28]	@ (80072e8 <vPortFree+0xc4>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3301      	adds	r3, #1
 80072ce:	4a06      	ldr	r2, [pc, #24]	@ (80072e8 <vPortFree+0xc4>)
 80072d0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80072d2:	f7ff f823 	bl	800631c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80072d6:	bf00      	nop
 80072d8:	3718      	adds	r7, #24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
 80072de:	bf00      	nop
 80072e0:	200058ec 	.word	0x200058ec
 80072e4:	200058dc 	.word	0x200058dc
 80072e8:	200058e8 	.word	0x200058e8

080072ec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80072ec:	b480      	push	{r7}
 80072ee:	b085      	sub	sp, #20
 80072f0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80072f2:	f245 2308 	movw	r3, #21000	@ 0x5208
 80072f6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80072f8:	4b27      	ldr	r3, [pc, #156]	@ (8007398 <prvHeapInit+0xac>)
 80072fa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f003 0307 	and.w	r3, r3, #7
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00c      	beq.n	8007320 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	3307      	adds	r3, #7
 800730a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f023 0307 	bic.w	r3, r3, #7
 8007312:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007314:	68ba      	ldr	r2, [r7, #8]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	4a1f      	ldr	r2, [pc, #124]	@ (8007398 <prvHeapInit+0xac>)
 800731c:	4413      	add	r3, r2
 800731e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007324:	4a1d      	ldr	r2, [pc, #116]	@ (800739c <prvHeapInit+0xb0>)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800732a:	4b1c      	ldr	r3, [pc, #112]	@ (800739c <prvHeapInit+0xb0>)
 800732c:	2200      	movs	r2, #0
 800732e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	68ba      	ldr	r2, [r7, #8]
 8007334:	4413      	add	r3, r2
 8007336:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007338:	2208      	movs	r2, #8
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	1a9b      	subs	r3, r3, r2
 800733e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	f023 0307 	bic.w	r3, r3, #7
 8007346:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4a15      	ldr	r2, [pc, #84]	@ (80073a0 <prvHeapInit+0xb4>)
 800734c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800734e:	4b14      	ldr	r3, [pc, #80]	@ (80073a0 <prvHeapInit+0xb4>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	2200      	movs	r2, #0
 8007354:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007356:	4b12      	ldr	r3, [pc, #72]	@ (80073a0 <prvHeapInit+0xb4>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	68fa      	ldr	r2, [r7, #12]
 8007366:	1ad2      	subs	r2, r2, r3
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800736c:	4b0c      	ldr	r3, [pc, #48]	@ (80073a0 <prvHeapInit+0xb4>)
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	4a0a      	ldr	r2, [pc, #40]	@ (80073a4 <prvHeapInit+0xb8>)
 800737a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	4a09      	ldr	r2, [pc, #36]	@ (80073a8 <prvHeapInit+0xbc>)
 8007382:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007384:	4b09      	ldr	r3, [pc, #36]	@ (80073ac <prvHeapInit+0xc0>)
 8007386:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800738a:	601a      	str	r2, [r3, #0]
}
 800738c:	bf00      	nop
 800738e:	3714      	adds	r7, #20
 8007390:	46bd      	mov	sp, r7
 8007392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007396:	4770      	bx	lr
 8007398:	200006c8 	.word	0x200006c8
 800739c:	200058d0 	.word	0x200058d0
 80073a0:	200058d8 	.word	0x200058d8
 80073a4:	200058e0 	.word	0x200058e0
 80073a8:	200058dc 	.word	0x200058dc
 80073ac:	200058ec 	.word	0x200058ec

080073b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80073b8:	4b28      	ldr	r3, [pc, #160]	@ (800745c <prvInsertBlockIntoFreeList+0xac>)
 80073ba:	60fb      	str	r3, [r7, #12]
 80073bc:	e002      	b.n	80073c4 <prvInsertBlockIntoFreeList+0x14>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	60fb      	str	r3, [r7, #12]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d8f7      	bhi.n	80073be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	4413      	add	r3, r2
 80073da:	687a      	ldr	r2, [r7, #4]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d108      	bne.n	80073f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	685a      	ldr	r2, [r3, #4]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	441a      	add	r2, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	68ba      	ldr	r2, [r7, #8]
 80073fc:	441a      	add	r2, r3
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	429a      	cmp	r2, r3
 8007404:	d118      	bne.n	8007438 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681a      	ldr	r2, [r3, #0]
 800740a:	4b15      	ldr	r3, [pc, #84]	@ (8007460 <prvInsertBlockIntoFreeList+0xb0>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	429a      	cmp	r2, r3
 8007410:	d00d      	beq.n	800742e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685a      	ldr	r2, [r3, #4]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	441a      	add	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	e008      	b.n	8007440 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800742e:	4b0c      	ldr	r3, [pc, #48]	@ (8007460 <prvInsertBlockIntoFreeList+0xb0>)
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	e003      	b.n	8007440 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	429a      	cmp	r2, r3
 8007446:	d002      	beq.n	800744e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	687a      	ldr	r2, [r7, #4]
 800744c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800744e:	bf00      	nop
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	200058d0 	.word	0x200058d0
 8007460:	200058d8 	.word	0x200058d8

08007464 <__cvt>:
 8007464:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007468:	ec57 6b10 	vmov	r6, r7, d0
 800746c:	2f00      	cmp	r7, #0
 800746e:	460c      	mov	r4, r1
 8007470:	4619      	mov	r1, r3
 8007472:	463b      	mov	r3, r7
 8007474:	bfbb      	ittet	lt
 8007476:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800747a:	461f      	movlt	r7, r3
 800747c:	2300      	movge	r3, #0
 800747e:	232d      	movlt	r3, #45	@ 0x2d
 8007480:	700b      	strb	r3, [r1, #0]
 8007482:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007484:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007488:	4691      	mov	r9, r2
 800748a:	f023 0820 	bic.w	r8, r3, #32
 800748e:	bfbc      	itt	lt
 8007490:	4632      	movlt	r2, r6
 8007492:	4616      	movlt	r6, r2
 8007494:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007498:	d005      	beq.n	80074a6 <__cvt+0x42>
 800749a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800749e:	d100      	bne.n	80074a2 <__cvt+0x3e>
 80074a0:	3401      	adds	r4, #1
 80074a2:	2102      	movs	r1, #2
 80074a4:	e000      	b.n	80074a8 <__cvt+0x44>
 80074a6:	2103      	movs	r1, #3
 80074a8:	ab03      	add	r3, sp, #12
 80074aa:	9301      	str	r3, [sp, #4]
 80074ac:	ab02      	add	r3, sp, #8
 80074ae:	9300      	str	r3, [sp, #0]
 80074b0:	ec47 6b10 	vmov	d0, r6, r7
 80074b4:	4653      	mov	r3, sl
 80074b6:	4622      	mov	r2, r4
 80074b8:	f000 ff4a 	bl	8008350 <_dtoa_r>
 80074bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80074c0:	4605      	mov	r5, r0
 80074c2:	d119      	bne.n	80074f8 <__cvt+0x94>
 80074c4:	f019 0f01 	tst.w	r9, #1
 80074c8:	d00e      	beq.n	80074e8 <__cvt+0x84>
 80074ca:	eb00 0904 	add.w	r9, r0, r4
 80074ce:	2200      	movs	r2, #0
 80074d0:	2300      	movs	r3, #0
 80074d2:	4630      	mov	r0, r6
 80074d4:	4639      	mov	r1, r7
 80074d6:	f7f9 faf7 	bl	8000ac8 <__aeabi_dcmpeq>
 80074da:	b108      	cbz	r0, 80074e0 <__cvt+0x7c>
 80074dc:	f8cd 900c 	str.w	r9, [sp, #12]
 80074e0:	2230      	movs	r2, #48	@ 0x30
 80074e2:	9b03      	ldr	r3, [sp, #12]
 80074e4:	454b      	cmp	r3, r9
 80074e6:	d31e      	bcc.n	8007526 <__cvt+0xc2>
 80074e8:	9b03      	ldr	r3, [sp, #12]
 80074ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80074ec:	1b5b      	subs	r3, r3, r5
 80074ee:	4628      	mov	r0, r5
 80074f0:	6013      	str	r3, [r2, #0]
 80074f2:	b004      	add	sp, #16
 80074f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80074fc:	eb00 0904 	add.w	r9, r0, r4
 8007500:	d1e5      	bne.n	80074ce <__cvt+0x6a>
 8007502:	7803      	ldrb	r3, [r0, #0]
 8007504:	2b30      	cmp	r3, #48	@ 0x30
 8007506:	d10a      	bne.n	800751e <__cvt+0xba>
 8007508:	2200      	movs	r2, #0
 800750a:	2300      	movs	r3, #0
 800750c:	4630      	mov	r0, r6
 800750e:	4639      	mov	r1, r7
 8007510:	f7f9 fada 	bl	8000ac8 <__aeabi_dcmpeq>
 8007514:	b918      	cbnz	r0, 800751e <__cvt+0xba>
 8007516:	f1c4 0401 	rsb	r4, r4, #1
 800751a:	f8ca 4000 	str.w	r4, [sl]
 800751e:	f8da 3000 	ldr.w	r3, [sl]
 8007522:	4499      	add	r9, r3
 8007524:	e7d3      	b.n	80074ce <__cvt+0x6a>
 8007526:	1c59      	adds	r1, r3, #1
 8007528:	9103      	str	r1, [sp, #12]
 800752a:	701a      	strb	r2, [r3, #0]
 800752c:	e7d9      	b.n	80074e2 <__cvt+0x7e>

0800752e <__exponent>:
 800752e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007530:	2900      	cmp	r1, #0
 8007532:	bfba      	itte	lt
 8007534:	4249      	neglt	r1, r1
 8007536:	232d      	movlt	r3, #45	@ 0x2d
 8007538:	232b      	movge	r3, #43	@ 0x2b
 800753a:	2909      	cmp	r1, #9
 800753c:	7002      	strb	r2, [r0, #0]
 800753e:	7043      	strb	r3, [r0, #1]
 8007540:	dd29      	ble.n	8007596 <__exponent+0x68>
 8007542:	f10d 0307 	add.w	r3, sp, #7
 8007546:	461d      	mov	r5, r3
 8007548:	270a      	movs	r7, #10
 800754a:	461a      	mov	r2, r3
 800754c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007550:	fb07 1416 	mls	r4, r7, r6, r1
 8007554:	3430      	adds	r4, #48	@ 0x30
 8007556:	f802 4c01 	strb.w	r4, [r2, #-1]
 800755a:	460c      	mov	r4, r1
 800755c:	2c63      	cmp	r4, #99	@ 0x63
 800755e:	f103 33ff 	add.w	r3, r3, #4294967295
 8007562:	4631      	mov	r1, r6
 8007564:	dcf1      	bgt.n	800754a <__exponent+0x1c>
 8007566:	3130      	adds	r1, #48	@ 0x30
 8007568:	1e94      	subs	r4, r2, #2
 800756a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800756e:	1c41      	adds	r1, r0, #1
 8007570:	4623      	mov	r3, r4
 8007572:	42ab      	cmp	r3, r5
 8007574:	d30a      	bcc.n	800758c <__exponent+0x5e>
 8007576:	f10d 0309 	add.w	r3, sp, #9
 800757a:	1a9b      	subs	r3, r3, r2
 800757c:	42ac      	cmp	r4, r5
 800757e:	bf88      	it	hi
 8007580:	2300      	movhi	r3, #0
 8007582:	3302      	adds	r3, #2
 8007584:	4403      	add	r3, r0
 8007586:	1a18      	subs	r0, r3, r0
 8007588:	b003      	add	sp, #12
 800758a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800758c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007590:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007594:	e7ed      	b.n	8007572 <__exponent+0x44>
 8007596:	2330      	movs	r3, #48	@ 0x30
 8007598:	3130      	adds	r1, #48	@ 0x30
 800759a:	7083      	strb	r3, [r0, #2]
 800759c:	70c1      	strb	r1, [r0, #3]
 800759e:	1d03      	adds	r3, r0, #4
 80075a0:	e7f1      	b.n	8007586 <__exponent+0x58>
	...

080075a4 <_printf_float>:
 80075a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a8:	b08d      	sub	sp, #52	@ 0x34
 80075aa:	460c      	mov	r4, r1
 80075ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80075b0:	4616      	mov	r6, r2
 80075b2:	461f      	mov	r7, r3
 80075b4:	4605      	mov	r5, r0
 80075b6:	f000 fdbd 	bl	8008134 <_localeconv_r>
 80075ba:	6803      	ldr	r3, [r0, #0]
 80075bc:	9304      	str	r3, [sp, #16]
 80075be:	4618      	mov	r0, r3
 80075c0:	f7f8 fe56 	bl	8000270 <strlen>
 80075c4:	2300      	movs	r3, #0
 80075c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80075c8:	f8d8 3000 	ldr.w	r3, [r8]
 80075cc:	9005      	str	r0, [sp, #20]
 80075ce:	3307      	adds	r3, #7
 80075d0:	f023 0307 	bic.w	r3, r3, #7
 80075d4:	f103 0208 	add.w	r2, r3, #8
 80075d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80075dc:	f8d4 b000 	ldr.w	fp, [r4]
 80075e0:	f8c8 2000 	str.w	r2, [r8]
 80075e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80075e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80075ec:	9307      	str	r3, [sp, #28]
 80075ee:	f8cd 8018 	str.w	r8, [sp, #24]
 80075f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80075f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075fa:	4b9c      	ldr	r3, [pc, #624]	@ (800786c <_printf_float+0x2c8>)
 80075fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007600:	f7f9 fa94 	bl	8000b2c <__aeabi_dcmpun>
 8007604:	bb70      	cbnz	r0, 8007664 <_printf_float+0xc0>
 8007606:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800760a:	4b98      	ldr	r3, [pc, #608]	@ (800786c <_printf_float+0x2c8>)
 800760c:	f04f 32ff 	mov.w	r2, #4294967295
 8007610:	f7f9 fa6e 	bl	8000af0 <__aeabi_dcmple>
 8007614:	bb30      	cbnz	r0, 8007664 <_printf_float+0xc0>
 8007616:	2200      	movs	r2, #0
 8007618:	2300      	movs	r3, #0
 800761a:	4640      	mov	r0, r8
 800761c:	4649      	mov	r1, r9
 800761e:	f7f9 fa5d 	bl	8000adc <__aeabi_dcmplt>
 8007622:	b110      	cbz	r0, 800762a <_printf_float+0x86>
 8007624:	232d      	movs	r3, #45	@ 0x2d
 8007626:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800762a:	4a91      	ldr	r2, [pc, #580]	@ (8007870 <_printf_float+0x2cc>)
 800762c:	4b91      	ldr	r3, [pc, #580]	@ (8007874 <_printf_float+0x2d0>)
 800762e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007632:	bf8c      	ite	hi
 8007634:	4690      	movhi	r8, r2
 8007636:	4698      	movls	r8, r3
 8007638:	2303      	movs	r3, #3
 800763a:	6123      	str	r3, [r4, #16]
 800763c:	f02b 0304 	bic.w	r3, fp, #4
 8007640:	6023      	str	r3, [r4, #0]
 8007642:	f04f 0900 	mov.w	r9, #0
 8007646:	9700      	str	r7, [sp, #0]
 8007648:	4633      	mov	r3, r6
 800764a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800764c:	4621      	mov	r1, r4
 800764e:	4628      	mov	r0, r5
 8007650:	f000 f9d2 	bl	80079f8 <_printf_common>
 8007654:	3001      	adds	r0, #1
 8007656:	f040 808d 	bne.w	8007774 <_printf_float+0x1d0>
 800765a:	f04f 30ff 	mov.w	r0, #4294967295
 800765e:	b00d      	add	sp, #52	@ 0x34
 8007660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007664:	4642      	mov	r2, r8
 8007666:	464b      	mov	r3, r9
 8007668:	4640      	mov	r0, r8
 800766a:	4649      	mov	r1, r9
 800766c:	f7f9 fa5e 	bl	8000b2c <__aeabi_dcmpun>
 8007670:	b140      	cbz	r0, 8007684 <_printf_float+0xe0>
 8007672:	464b      	mov	r3, r9
 8007674:	2b00      	cmp	r3, #0
 8007676:	bfbc      	itt	lt
 8007678:	232d      	movlt	r3, #45	@ 0x2d
 800767a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800767e:	4a7e      	ldr	r2, [pc, #504]	@ (8007878 <_printf_float+0x2d4>)
 8007680:	4b7e      	ldr	r3, [pc, #504]	@ (800787c <_printf_float+0x2d8>)
 8007682:	e7d4      	b.n	800762e <_printf_float+0x8a>
 8007684:	6863      	ldr	r3, [r4, #4]
 8007686:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800768a:	9206      	str	r2, [sp, #24]
 800768c:	1c5a      	adds	r2, r3, #1
 800768e:	d13b      	bne.n	8007708 <_printf_float+0x164>
 8007690:	2306      	movs	r3, #6
 8007692:	6063      	str	r3, [r4, #4]
 8007694:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007698:	2300      	movs	r3, #0
 800769a:	6022      	str	r2, [r4, #0]
 800769c:	9303      	str	r3, [sp, #12]
 800769e:	ab0a      	add	r3, sp, #40	@ 0x28
 80076a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80076a4:	ab09      	add	r3, sp, #36	@ 0x24
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	6861      	ldr	r1, [r4, #4]
 80076aa:	ec49 8b10 	vmov	d0, r8, r9
 80076ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80076b2:	4628      	mov	r0, r5
 80076b4:	f7ff fed6 	bl	8007464 <__cvt>
 80076b8:	9b06      	ldr	r3, [sp, #24]
 80076ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80076bc:	2b47      	cmp	r3, #71	@ 0x47
 80076be:	4680      	mov	r8, r0
 80076c0:	d129      	bne.n	8007716 <_printf_float+0x172>
 80076c2:	1cc8      	adds	r0, r1, #3
 80076c4:	db02      	blt.n	80076cc <_printf_float+0x128>
 80076c6:	6863      	ldr	r3, [r4, #4]
 80076c8:	4299      	cmp	r1, r3
 80076ca:	dd41      	ble.n	8007750 <_printf_float+0x1ac>
 80076cc:	f1aa 0a02 	sub.w	sl, sl, #2
 80076d0:	fa5f fa8a 	uxtb.w	sl, sl
 80076d4:	3901      	subs	r1, #1
 80076d6:	4652      	mov	r2, sl
 80076d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80076dc:	9109      	str	r1, [sp, #36]	@ 0x24
 80076de:	f7ff ff26 	bl	800752e <__exponent>
 80076e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076e4:	1813      	adds	r3, r2, r0
 80076e6:	2a01      	cmp	r2, #1
 80076e8:	4681      	mov	r9, r0
 80076ea:	6123      	str	r3, [r4, #16]
 80076ec:	dc02      	bgt.n	80076f4 <_printf_float+0x150>
 80076ee:	6822      	ldr	r2, [r4, #0]
 80076f0:	07d2      	lsls	r2, r2, #31
 80076f2:	d501      	bpl.n	80076f8 <_printf_float+0x154>
 80076f4:	3301      	adds	r3, #1
 80076f6:	6123      	str	r3, [r4, #16]
 80076f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d0a2      	beq.n	8007646 <_printf_float+0xa2>
 8007700:	232d      	movs	r3, #45	@ 0x2d
 8007702:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007706:	e79e      	b.n	8007646 <_printf_float+0xa2>
 8007708:	9a06      	ldr	r2, [sp, #24]
 800770a:	2a47      	cmp	r2, #71	@ 0x47
 800770c:	d1c2      	bne.n	8007694 <_printf_float+0xf0>
 800770e:	2b00      	cmp	r3, #0
 8007710:	d1c0      	bne.n	8007694 <_printf_float+0xf0>
 8007712:	2301      	movs	r3, #1
 8007714:	e7bd      	b.n	8007692 <_printf_float+0xee>
 8007716:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800771a:	d9db      	bls.n	80076d4 <_printf_float+0x130>
 800771c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007720:	d118      	bne.n	8007754 <_printf_float+0x1b0>
 8007722:	2900      	cmp	r1, #0
 8007724:	6863      	ldr	r3, [r4, #4]
 8007726:	dd0b      	ble.n	8007740 <_printf_float+0x19c>
 8007728:	6121      	str	r1, [r4, #16]
 800772a:	b913      	cbnz	r3, 8007732 <_printf_float+0x18e>
 800772c:	6822      	ldr	r2, [r4, #0]
 800772e:	07d0      	lsls	r0, r2, #31
 8007730:	d502      	bpl.n	8007738 <_printf_float+0x194>
 8007732:	3301      	adds	r3, #1
 8007734:	440b      	add	r3, r1
 8007736:	6123      	str	r3, [r4, #16]
 8007738:	65a1      	str	r1, [r4, #88]	@ 0x58
 800773a:	f04f 0900 	mov.w	r9, #0
 800773e:	e7db      	b.n	80076f8 <_printf_float+0x154>
 8007740:	b913      	cbnz	r3, 8007748 <_printf_float+0x1a4>
 8007742:	6822      	ldr	r2, [r4, #0]
 8007744:	07d2      	lsls	r2, r2, #31
 8007746:	d501      	bpl.n	800774c <_printf_float+0x1a8>
 8007748:	3302      	adds	r3, #2
 800774a:	e7f4      	b.n	8007736 <_printf_float+0x192>
 800774c:	2301      	movs	r3, #1
 800774e:	e7f2      	b.n	8007736 <_printf_float+0x192>
 8007750:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007754:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007756:	4299      	cmp	r1, r3
 8007758:	db05      	blt.n	8007766 <_printf_float+0x1c2>
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	6121      	str	r1, [r4, #16]
 800775e:	07d8      	lsls	r0, r3, #31
 8007760:	d5ea      	bpl.n	8007738 <_printf_float+0x194>
 8007762:	1c4b      	adds	r3, r1, #1
 8007764:	e7e7      	b.n	8007736 <_printf_float+0x192>
 8007766:	2900      	cmp	r1, #0
 8007768:	bfd4      	ite	le
 800776a:	f1c1 0202 	rsble	r2, r1, #2
 800776e:	2201      	movgt	r2, #1
 8007770:	4413      	add	r3, r2
 8007772:	e7e0      	b.n	8007736 <_printf_float+0x192>
 8007774:	6823      	ldr	r3, [r4, #0]
 8007776:	055a      	lsls	r2, r3, #21
 8007778:	d407      	bmi.n	800778a <_printf_float+0x1e6>
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	4642      	mov	r2, r8
 800777e:	4631      	mov	r1, r6
 8007780:	4628      	mov	r0, r5
 8007782:	47b8      	blx	r7
 8007784:	3001      	adds	r0, #1
 8007786:	d12b      	bne.n	80077e0 <_printf_float+0x23c>
 8007788:	e767      	b.n	800765a <_printf_float+0xb6>
 800778a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800778e:	f240 80dd 	bls.w	800794c <_printf_float+0x3a8>
 8007792:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007796:	2200      	movs	r2, #0
 8007798:	2300      	movs	r3, #0
 800779a:	f7f9 f995 	bl	8000ac8 <__aeabi_dcmpeq>
 800779e:	2800      	cmp	r0, #0
 80077a0:	d033      	beq.n	800780a <_printf_float+0x266>
 80077a2:	4a37      	ldr	r2, [pc, #220]	@ (8007880 <_printf_float+0x2dc>)
 80077a4:	2301      	movs	r3, #1
 80077a6:	4631      	mov	r1, r6
 80077a8:	4628      	mov	r0, r5
 80077aa:	47b8      	blx	r7
 80077ac:	3001      	adds	r0, #1
 80077ae:	f43f af54 	beq.w	800765a <_printf_float+0xb6>
 80077b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80077b6:	4543      	cmp	r3, r8
 80077b8:	db02      	blt.n	80077c0 <_printf_float+0x21c>
 80077ba:	6823      	ldr	r3, [r4, #0]
 80077bc:	07d8      	lsls	r0, r3, #31
 80077be:	d50f      	bpl.n	80077e0 <_printf_float+0x23c>
 80077c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80077c4:	4631      	mov	r1, r6
 80077c6:	4628      	mov	r0, r5
 80077c8:	47b8      	blx	r7
 80077ca:	3001      	adds	r0, #1
 80077cc:	f43f af45 	beq.w	800765a <_printf_float+0xb6>
 80077d0:	f04f 0900 	mov.w	r9, #0
 80077d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80077d8:	f104 0a1a 	add.w	sl, r4, #26
 80077dc:	45c8      	cmp	r8, r9
 80077de:	dc09      	bgt.n	80077f4 <_printf_float+0x250>
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	079b      	lsls	r3, r3, #30
 80077e4:	f100 8103 	bmi.w	80079ee <_printf_float+0x44a>
 80077e8:	68e0      	ldr	r0, [r4, #12]
 80077ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077ec:	4298      	cmp	r0, r3
 80077ee:	bfb8      	it	lt
 80077f0:	4618      	movlt	r0, r3
 80077f2:	e734      	b.n	800765e <_printf_float+0xba>
 80077f4:	2301      	movs	r3, #1
 80077f6:	4652      	mov	r2, sl
 80077f8:	4631      	mov	r1, r6
 80077fa:	4628      	mov	r0, r5
 80077fc:	47b8      	blx	r7
 80077fe:	3001      	adds	r0, #1
 8007800:	f43f af2b 	beq.w	800765a <_printf_float+0xb6>
 8007804:	f109 0901 	add.w	r9, r9, #1
 8007808:	e7e8      	b.n	80077dc <_printf_float+0x238>
 800780a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800780c:	2b00      	cmp	r3, #0
 800780e:	dc39      	bgt.n	8007884 <_printf_float+0x2e0>
 8007810:	4a1b      	ldr	r2, [pc, #108]	@ (8007880 <_printf_float+0x2dc>)
 8007812:	2301      	movs	r3, #1
 8007814:	4631      	mov	r1, r6
 8007816:	4628      	mov	r0, r5
 8007818:	47b8      	blx	r7
 800781a:	3001      	adds	r0, #1
 800781c:	f43f af1d 	beq.w	800765a <_printf_float+0xb6>
 8007820:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007824:	ea59 0303 	orrs.w	r3, r9, r3
 8007828:	d102      	bne.n	8007830 <_printf_float+0x28c>
 800782a:	6823      	ldr	r3, [r4, #0]
 800782c:	07d9      	lsls	r1, r3, #31
 800782e:	d5d7      	bpl.n	80077e0 <_printf_float+0x23c>
 8007830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007834:	4631      	mov	r1, r6
 8007836:	4628      	mov	r0, r5
 8007838:	47b8      	blx	r7
 800783a:	3001      	adds	r0, #1
 800783c:	f43f af0d 	beq.w	800765a <_printf_float+0xb6>
 8007840:	f04f 0a00 	mov.w	sl, #0
 8007844:	f104 0b1a 	add.w	fp, r4, #26
 8007848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800784a:	425b      	negs	r3, r3
 800784c:	4553      	cmp	r3, sl
 800784e:	dc01      	bgt.n	8007854 <_printf_float+0x2b0>
 8007850:	464b      	mov	r3, r9
 8007852:	e793      	b.n	800777c <_printf_float+0x1d8>
 8007854:	2301      	movs	r3, #1
 8007856:	465a      	mov	r2, fp
 8007858:	4631      	mov	r1, r6
 800785a:	4628      	mov	r0, r5
 800785c:	47b8      	blx	r7
 800785e:	3001      	adds	r0, #1
 8007860:	f43f aefb 	beq.w	800765a <_printf_float+0xb6>
 8007864:	f10a 0a01 	add.w	sl, sl, #1
 8007868:	e7ee      	b.n	8007848 <_printf_float+0x2a4>
 800786a:	bf00      	nop
 800786c:	7fefffff 	.word	0x7fefffff
 8007870:	0800a038 	.word	0x0800a038
 8007874:	0800a034 	.word	0x0800a034
 8007878:	0800a040 	.word	0x0800a040
 800787c:	0800a03c 	.word	0x0800a03c
 8007880:	0800a044 	.word	0x0800a044
 8007884:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007886:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800788a:	4553      	cmp	r3, sl
 800788c:	bfa8      	it	ge
 800788e:	4653      	movge	r3, sl
 8007890:	2b00      	cmp	r3, #0
 8007892:	4699      	mov	r9, r3
 8007894:	dc36      	bgt.n	8007904 <_printf_float+0x360>
 8007896:	f04f 0b00 	mov.w	fp, #0
 800789a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800789e:	f104 021a 	add.w	r2, r4, #26
 80078a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80078a4:	9306      	str	r3, [sp, #24]
 80078a6:	eba3 0309 	sub.w	r3, r3, r9
 80078aa:	455b      	cmp	r3, fp
 80078ac:	dc31      	bgt.n	8007912 <_printf_float+0x36e>
 80078ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078b0:	459a      	cmp	sl, r3
 80078b2:	dc3a      	bgt.n	800792a <_printf_float+0x386>
 80078b4:	6823      	ldr	r3, [r4, #0]
 80078b6:	07da      	lsls	r2, r3, #31
 80078b8:	d437      	bmi.n	800792a <_printf_float+0x386>
 80078ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078bc:	ebaa 0903 	sub.w	r9, sl, r3
 80078c0:	9b06      	ldr	r3, [sp, #24]
 80078c2:	ebaa 0303 	sub.w	r3, sl, r3
 80078c6:	4599      	cmp	r9, r3
 80078c8:	bfa8      	it	ge
 80078ca:	4699      	movge	r9, r3
 80078cc:	f1b9 0f00 	cmp.w	r9, #0
 80078d0:	dc33      	bgt.n	800793a <_printf_float+0x396>
 80078d2:	f04f 0800 	mov.w	r8, #0
 80078d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80078da:	f104 0b1a 	add.w	fp, r4, #26
 80078de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078e0:	ebaa 0303 	sub.w	r3, sl, r3
 80078e4:	eba3 0309 	sub.w	r3, r3, r9
 80078e8:	4543      	cmp	r3, r8
 80078ea:	f77f af79 	ble.w	80077e0 <_printf_float+0x23c>
 80078ee:	2301      	movs	r3, #1
 80078f0:	465a      	mov	r2, fp
 80078f2:	4631      	mov	r1, r6
 80078f4:	4628      	mov	r0, r5
 80078f6:	47b8      	blx	r7
 80078f8:	3001      	adds	r0, #1
 80078fa:	f43f aeae 	beq.w	800765a <_printf_float+0xb6>
 80078fe:	f108 0801 	add.w	r8, r8, #1
 8007902:	e7ec      	b.n	80078de <_printf_float+0x33a>
 8007904:	4642      	mov	r2, r8
 8007906:	4631      	mov	r1, r6
 8007908:	4628      	mov	r0, r5
 800790a:	47b8      	blx	r7
 800790c:	3001      	adds	r0, #1
 800790e:	d1c2      	bne.n	8007896 <_printf_float+0x2f2>
 8007910:	e6a3      	b.n	800765a <_printf_float+0xb6>
 8007912:	2301      	movs	r3, #1
 8007914:	4631      	mov	r1, r6
 8007916:	4628      	mov	r0, r5
 8007918:	9206      	str	r2, [sp, #24]
 800791a:	47b8      	blx	r7
 800791c:	3001      	adds	r0, #1
 800791e:	f43f ae9c 	beq.w	800765a <_printf_float+0xb6>
 8007922:	9a06      	ldr	r2, [sp, #24]
 8007924:	f10b 0b01 	add.w	fp, fp, #1
 8007928:	e7bb      	b.n	80078a2 <_printf_float+0x2fe>
 800792a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800792e:	4631      	mov	r1, r6
 8007930:	4628      	mov	r0, r5
 8007932:	47b8      	blx	r7
 8007934:	3001      	adds	r0, #1
 8007936:	d1c0      	bne.n	80078ba <_printf_float+0x316>
 8007938:	e68f      	b.n	800765a <_printf_float+0xb6>
 800793a:	9a06      	ldr	r2, [sp, #24]
 800793c:	464b      	mov	r3, r9
 800793e:	4442      	add	r2, r8
 8007940:	4631      	mov	r1, r6
 8007942:	4628      	mov	r0, r5
 8007944:	47b8      	blx	r7
 8007946:	3001      	adds	r0, #1
 8007948:	d1c3      	bne.n	80078d2 <_printf_float+0x32e>
 800794a:	e686      	b.n	800765a <_printf_float+0xb6>
 800794c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007950:	f1ba 0f01 	cmp.w	sl, #1
 8007954:	dc01      	bgt.n	800795a <_printf_float+0x3b6>
 8007956:	07db      	lsls	r3, r3, #31
 8007958:	d536      	bpl.n	80079c8 <_printf_float+0x424>
 800795a:	2301      	movs	r3, #1
 800795c:	4642      	mov	r2, r8
 800795e:	4631      	mov	r1, r6
 8007960:	4628      	mov	r0, r5
 8007962:	47b8      	blx	r7
 8007964:	3001      	adds	r0, #1
 8007966:	f43f ae78 	beq.w	800765a <_printf_float+0xb6>
 800796a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800796e:	4631      	mov	r1, r6
 8007970:	4628      	mov	r0, r5
 8007972:	47b8      	blx	r7
 8007974:	3001      	adds	r0, #1
 8007976:	f43f ae70 	beq.w	800765a <_printf_float+0xb6>
 800797a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800797e:	2200      	movs	r2, #0
 8007980:	2300      	movs	r3, #0
 8007982:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007986:	f7f9 f89f 	bl	8000ac8 <__aeabi_dcmpeq>
 800798a:	b9c0      	cbnz	r0, 80079be <_printf_float+0x41a>
 800798c:	4653      	mov	r3, sl
 800798e:	f108 0201 	add.w	r2, r8, #1
 8007992:	4631      	mov	r1, r6
 8007994:	4628      	mov	r0, r5
 8007996:	47b8      	blx	r7
 8007998:	3001      	adds	r0, #1
 800799a:	d10c      	bne.n	80079b6 <_printf_float+0x412>
 800799c:	e65d      	b.n	800765a <_printf_float+0xb6>
 800799e:	2301      	movs	r3, #1
 80079a0:	465a      	mov	r2, fp
 80079a2:	4631      	mov	r1, r6
 80079a4:	4628      	mov	r0, r5
 80079a6:	47b8      	blx	r7
 80079a8:	3001      	adds	r0, #1
 80079aa:	f43f ae56 	beq.w	800765a <_printf_float+0xb6>
 80079ae:	f108 0801 	add.w	r8, r8, #1
 80079b2:	45d0      	cmp	r8, sl
 80079b4:	dbf3      	blt.n	800799e <_printf_float+0x3fa>
 80079b6:	464b      	mov	r3, r9
 80079b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80079bc:	e6df      	b.n	800777e <_printf_float+0x1da>
 80079be:	f04f 0800 	mov.w	r8, #0
 80079c2:	f104 0b1a 	add.w	fp, r4, #26
 80079c6:	e7f4      	b.n	80079b2 <_printf_float+0x40e>
 80079c8:	2301      	movs	r3, #1
 80079ca:	4642      	mov	r2, r8
 80079cc:	e7e1      	b.n	8007992 <_printf_float+0x3ee>
 80079ce:	2301      	movs	r3, #1
 80079d0:	464a      	mov	r2, r9
 80079d2:	4631      	mov	r1, r6
 80079d4:	4628      	mov	r0, r5
 80079d6:	47b8      	blx	r7
 80079d8:	3001      	adds	r0, #1
 80079da:	f43f ae3e 	beq.w	800765a <_printf_float+0xb6>
 80079de:	f108 0801 	add.w	r8, r8, #1
 80079e2:	68e3      	ldr	r3, [r4, #12]
 80079e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80079e6:	1a5b      	subs	r3, r3, r1
 80079e8:	4543      	cmp	r3, r8
 80079ea:	dcf0      	bgt.n	80079ce <_printf_float+0x42a>
 80079ec:	e6fc      	b.n	80077e8 <_printf_float+0x244>
 80079ee:	f04f 0800 	mov.w	r8, #0
 80079f2:	f104 0919 	add.w	r9, r4, #25
 80079f6:	e7f4      	b.n	80079e2 <_printf_float+0x43e>

080079f8 <_printf_common>:
 80079f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079fc:	4616      	mov	r6, r2
 80079fe:	4698      	mov	r8, r3
 8007a00:	688a      	ldr	r2, [r1, #8]
 8007a02:	690b      	ldr	r3, [r1, #16]
 8007a04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	bfb8      	it	lt
 8007a0c:	4613      	movlt	r3, r2
 8007a0e:	6033      	str	r3, [r6, #0]
 8007a10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007a14:	4607      	mov	r7, r0
 8007a16:	460c      	mov	r4, r1
 8007a18:	b10a      	cbz	r2, 8007a1e <_printf_common+0x26>
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	6033      	str	r3, [r6, #0]
 8007a1e:	6823      	ldr	r3, [r4, #0]
 8007a20:	0699      	lsls	r1, r3, #26
 8007a22:	bf42      	ittt	mi
 8007a24:	6833      	ldrmi	r3, [r6, #0]
 8007a26:	3302      	addmi	r3, #2
 8007a28:	6033      	strmi	r3, [r6, #0]
 8007a2a:	6825      	ldr	r5, [r4, #0]
 8007a2c:	f015 0506 	ands.w	r5, r5, #6
 8007a30:	d106      	bne.n	8007a40 <_printf_common+0x48>
 8007a32:	f104 0a19 	add.w	sl, r4, #25
 8007a36:	68e3      	ldr	r3, [r4, #12]
 8007a38:	6832      	ldr	r2, [r6, #0]
 8007a3a:	1a9b      	subs	r3, r3, r2
 8007a3c:	42ab      	cmp	r3, r5
 8007a3e:	dc26      	bgt.n	8007a8e <_printf_common+0x96>
 8007a40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a44:	6822      	ldr	r2, [r4, #0]
 8007a46:	3b00      	subs	r3, #0
 8007a48:	bf18      	it	ne
 8007a4a:	2301      	movne	r3, #1
 8007a4c:	0692      	lsls	r2, r2, #26
 8007a4e:	d42b      	bmi.n	8007aa8 <_printf_common+0xb0>
 8007a50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a54:	4641      	mov	r1, r8
 8007a56:	4638      	mov	r0, r7
 8007a58:	47c8      	blx	r9
 8007a5a:	3001      	adds	r0, #1
 8007a5c:	d01e      	beq.n	8007a9c <_printf_common+0xa4>
 8007a5e:	6823      	ldr	r3, [r4, #0]
 8007a60:	6922      	ldr	r2, [r4, #16]
 8007a62:	f003 0306 	and.w	r3, r3, #6
 8007a66:	2b04      	cmp	r3, #4
 8007a68:	bf02      	ittt	eq
 8007a6a:	68e5      	ldreq	r5, [r4, #12]
 8007a6c:	6833      	ldreq	r3, [r6, #0]
 8007a6e:	1aed      	subeq	r5, r5, r3
 8007a70:	68a3      	ldr	r3, [r4, #8]
 8007a72:	bf0c      	ite	eq
 8007a74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a78:	2500      	movne	r5, #0
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	bfc4      	itt	gt
 8007a7e:	1a9b      	subgt	r3, r3, r2
 8007a80:	18ed      	addgt	r5, r5, r3
 8007a82:	2600      	movs	r6, #0
 8007a84:	341a      	adds	r4, #26
 8007a86:	42b5      	cmp	r5, r6
 8007a88:	d11a      	bne.n	8007ac0 <_printf_common+0xc8>
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	e008      	b.n	8007aa0 <_printf_common+0xa8>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4652      	mov	r2, sl
 8007a92:	4641      	mov	r1, r8
 8007a94:	4638      	mov	r0, r7
 8007a96:	47c8      	blx	r9
 8007a98:	3001      	adds	r0, #1
 8007a9a:	d103      	bne.n	8007aa4 <_printf_common+0xac>
 8007a9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aa4:	3501      	adds	r5, #1
 8007aa6:	e7c6      	b.n	8007a36 <_printf_common+0x3e>
 8007aa8:	18e1      	adds	r1, r4, r3
 8007aaa:	1c5a      	adds	r2, r3, #1
 8007aac:	2030      	movs	r0, #48	@ 0x30
 8007aae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007ab2:	4422      	add	r2, r4
 8007ab4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007ab8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007abc:	3302      	adds	r3, #2
 8007abe:	e7c7      	b.n	8007a50 <_printf_common+0x58>
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	4641      	mov	r1, r8
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	47c8      	blx	r9
 8007aca:	3001      	adds	r0, #1
 8007acc:	d0e6      	beq.n	8007a9c <_printf_common+0xa4>
 8007ace:	3601      	adds	r6, #1
 8007ad0:	e7d9      	b.n	8007a86 <_printf_common+0x8e>
	...

08007ad4 <_printf_i>:
 8007ad4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ad8:	7e0f      	ldrb	r7, [r1, #24]
 8007ada:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007adc:	2f78      	cmp	r7, #120	@ 0x78
 8007ade:	4691      	mov	r9, r2
 8007ae0:	4680      	mov	r8, r0
 8007ae2:	460c      	mov	r4, r1
 8007ae4:	469a      	mov	sl, r3
 8007ae6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007aea:	d807      	bhi.n	8007afc <_printf_i+0x28>
 8007aec:	2f62      	cmp	r7, #98	@ 0x62
 8007aee:	d80a      	bhi.n	8007b06 <_printf_i+0x32>
 8007af0:	2f00      	cmp	r7, #0
 8007af2:	f000 80d1 	beq.w	8007c98 <_printf_i+0x1c4>
 8007af6:	2f58      	cmp	r7, #88	@ 0x58
 8007af8:	f000 80b8 	beq.w	8007c6c <_printf_i+0x198>
 8007afc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b04:	e03a      	b.n	8007b7c <_printf_i+0xa8>
 8007b06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b0a:	2b15      	cmp	r3, #21
 8007b0c:	d8f6      	bhi.n	8007afc <_printf_i+0x28>
 8007b0e:	a101      	add	r1, pc, #4	@ (adr r1, 8007b14 <_printf_i+0x40>)
 8007b10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007b14:	08007b6d 	.word	0x08007b6d
 8007b18:	08007b81 	.word	0x08007b81
 8007b1c:	08007afd 	.word	0x08007afd
 8007b20:	08007afd 	.word	0x08007afd
 8007b24:	08007afd 	.word	0x08007afd
 8007b28:	08007afd 	.word	0x08007afd
 8007b2c:	08007b81 	.word	0x08007b81
 8007b30:	08007afd 	.word	0x08007afd
 8007b34:	08007afd 	.word	0x08007afd
 8007b38:	08007afd 	.word	0x08007afd
 8007b3c:	08007afd 	.word	0x08007afd
 8007b40:	08007c7f 	.word	0x08007c7f
 8007b44:	08007bab 	.word	0x08007bab
 8007b48:	08007c39 	.word	0x08007c39
 8007b4c:	08007afd 	.word	0x08007afd
 8007b50:	08007afd 	.word	0x08007afd
 8007b54:	08007ca1 	.word	0x08007ca1
 8007b58:	08007afd 	.word	0x08007afd
 8007b5c:	08007bab 	.word	0x08007bab
 8007b60:	08007afd 	.word	0x08007afd
 8007b64:	08007afd 	.word	0x08007afd
 8007b68:	08007c41 	.word	0x08007c41
 8007b6c:	6833      	ldr	r3, [r6, #0]
 8007b6e:	1d1a      	adds	r2, r3, #4
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	6032      	str	r2, [r6, #0]
 8007b74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e09c      	b.n	8007cba <_printf_i+0x1e6>
 8007b80:	6833      	ldr	r3, [r6, #0]
 8007b82:	6820      	ldr	r0, [r4, #0]
 8007b84:	1d19      	adds	r1, r3, #4
 8007b86:	6031      	str	r1, [r6, #0]
 8007b88:	0606      	lsls	r6, r0, #24
 8007b8a:	d501      	bpl.n	8007b90 <_printf_i+0xbc>
 8007b8c:	681d      	ldr	r5, [r3, #0]
 8007b8e:	e003      	b.n	8007b98 <_printf_i+0xc4>
 8007b90:	0645      	lsls	r5, r0, #25
 8007b92:	d5fb      	bpl.n	8007b8c <_printf_i+0xb8>
 8007b94:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b98:	2d00      	cmp	r5, #0
 8007b9a:	da03      	bge.n	8007ba4 <_printf_i+0xd0>
 8007b9c:	232d      	movs	r3, #45	@ 0x2d
 8007b9e:	426d      	negs	r5, r5
 8007ba0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ba4:	4858      	ldr	r0, [pc, #352]	@ (8007d08 <_printf_i+0x234>)
 8007ba6:	230a      	movs	r3, #10
 8007ba8:	e011      	b.n	8007bce <_printf_i+0xfa>
 8007baa:	6821      	ldr	r1, [r4, #0]
 8007bac:	6833      	ldr	r3, [r6, #0]
 8007bae:	0608      	lsls	r0, r1, #24
 8007bb0:	f853 5b04 	ldr.w	r5, [r3], #4
 8007bb4:	d402      	bmi.n	8007bbc <_printf_i+0xe8>
 8007bb6:	0649      	lsls	r1, r1, #25
 8007bb8:	bf48      	it	mi
 8007bba:	b2ad      	uxthmi	r5, r5
 8007bbc:	2f6f      	cmp	r7, #111	@ 0x6f
 8007bbe:	4852      	ldr	r0, [pc, #328]	@ (8007d08 <_printf_i+0x234>)
 8007bc0:	6033      	str	r3, [r6, #0]
 8007bc2:	bf14      	ite	ne
 8007bc4:	230a      	movne	r3, #10
 8007bc6:	2308      	moveq	r3, #8
 8007bc8:	2100      	movs	r1, #0
 8007bca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bce:	6866      	ldr	r6, [r4, #4]
 8007bd0:	60a6      	str	r6, [r4, #8]
 8007bd2:	2e00      	cmp	r6, #0
 8007bd4:	db05      	blt.n	8007be2 <_printf_i+0x10e>
 8007bd6:	6821      	ldr	r1, [r4, #0]
 8007bd8:	432e      	orrs	r6, r5
 8007bda:	f021 0104 	bic.w	r1, r1, #4
 8007bde:	6021      	str	r1, [r4, #0]
 8007be0:	d04b      	beq.n	8007c7a <_printf_i+0x1a6>
 8007be2:	4616      	mov	r6, r2
 8007be4:	fbb5 f1f3 	udiv	r1, r5, r3
 8007be8:	fb03 5711 	mls	r7, r3, r1, r5
 8007bec:	5dc7      	ldrb	r7, [r0, r7]
 8007bee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bf2:	462f      	mov	r7, r5
 8007bf4:	42bb      	cmp	r3, r7
 8007bf6:	460d      	mov	r5, r1
 8007bf8:	d9f4      	bls.n	8007be4 <_printf_i+0x110>
 8007bfa:	2b08      	cmp	r3, #8
 8007bfc:	d10b      	bne.n	8007c16 <_printf_i+0x142>
 8007bfe:	6823      	ldr	r3, [r4, #0]
 8007c00:	07df      	lsls	r7, r3, #31
 8007c02:	d508      	bpl.n	8007c16 <_printf_i+0x142>
 8007c04:	6923      	ldr	r3, [r4, #16]
 8007c06:	6861      	ldr	r1, [r4, #4]
 8007c08:	4299      	cmp	r1, r3
 8007c0a:	bfde      	ittt	le
 8007c0c:	2330      	movle	r3, #48	@ 0x30
 8007c0e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c12:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c16:	1b92      	subs	r2, r2, r6
 8007c18:	6122      	str	r2, [r4, #16]
 8007c1a:	f8cd a000 	str.w	sl, [sp]
 8007c1e:	464b      	mov	r3, r9
 8007c20:	aa03      	add	r2, sp, #12
 8007c22:	4621      	mov	r1, r4
 8007c24:	4640      	mov	r0, r8
 8007c26:	f7ff fee7 	bl	80079f8 <_printf_common>
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	d14a      	bne.n	8007cc4 <_printf_i+0x1f0>
 8007c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007c32:	b004      	add	sp, #16
 8007c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	f043 0320 	orr.w	r3, r3, #32
 8007c3e:	6023      	str	r3, [r4, #0]
 8007c40:	4832      	ldr	r0, [pc, #200]	@ (8007d0c <_printf_i+0x238>)
 8007c42:	2778      	movs	r7, #120	@ 0x78
 8007c44:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	6831      	ldr	r1, [r6, #0]
 8007c4c:	061f      	lsls	r7, r3, #24
 8007c4e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c52:	d402      	bmi.n	8007c5a <_printf_i+0x186>
 8007c54:	065f      	lsls	r7, r3, #25
 8007c56:	bf48      	it	mi
 8007c58:	b2ad      	uxthmi	r5, r5
 8007c5a:	6031      	str	r1, [r6, #0]
 8007c5c:	07d9      	lsls	r1, r3, #31
 8007c5e:	bf44      	itt	mi
 8007c60:	f043 0320 	orrmi.w	r3, r3, #32
 8007c64:	6023      	strmi	r3, [r4, #0]
 8007c66:	b11d      	cbz	r5, 8007c70 <_printf_i+0x19c>
 8007c68:	2310      	movs	r3, #16
 8007c6a:	e7ad      	b.n	8007bc8 <_printf_i+0xf4>
 8007c6c:	4826      	ldr	r0, [pc, #152]	@ (8007d08 <_printf_i+0x234>)
 8007c6e:	e7e9      	b.n	8007c44 <_printf_i+0x170>
 8007c70:	6823      	ldr	r3, [r4, #0]
 8007c72:	f023 0320 	bic.w	r3, r3, #32
 8007c76:	6023      	str	r3, [r4, #0]
 8007c78:	e7f6      	b.n	8007c68 <_printf_i+0x194>
 8007c7a:	4616      	mov	r6, r2
 8007c7c:	e7bd      	b.n	8007bfa <_printf_i+0x126>
 8007c7e:	6833      	ldr	r3, [r6, #0]
 8007c80:	6825      	ldr	r5, [r4, #0]
 8007c82:	6961      	ldr	r1, [r4, #20]
 8007c84:	1d18      	adds	r0, r3, #4
 8007c86:	6030      	str	r0, [r6, #0]
 8007c88:	062e      	lsls	r6, r5, #24
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	d501      	bpl.n	8007c92 <_printf_i+0x1be>
 8007c8e:	6019      	str	r1, [r3, #0]
 8007c90:	e002      	b.n	8007c98 <_printf_i+0x1c4>
 8007c92:	0668      	lsls	r0, r5, #25
 8007c94:	d5fb      	bpl.n	8007c8e <_printf_i+0x1ba>
 8007c96:	8019      	strh	r1, [r3, #0]
 8007c98:	2300      	movs	r3, #0
 8007c9a:	6123      	str	r3, [r4, #16]
 8007c9c:	4616      	mov	r6, r2
 8007c9e:	e7bc      	b.n	8007c1a <_printf_i+0x146>
 8007ca0:	6833      	ldr	r3, [r6, #0]
 8007ca2:	1d1a      	adds	r2, r3, #4
 8007ca4:	6032      	str	r2, [r6, #0]
 8007ca6:	681e      	ldr	r6, [r3, #0]
 8007ca8:	6862      	ldr	r2, [r4, #4]
 8007caa:	2100      	movs	r1, #0
 8007cac:	4630      	mov	r0, r6
 8007cae:	f7f8 fa8f 	bl	80001d0 <memchr>
 8007cb2:	b108      	cbz	r0, 8007cb8 <_printf_i+0x1e4>
 8007cb4:	1b80      	subs	r0, r0, r6
 8007cb6:	6060      	str	r0, [r4, #4]
 8007cb8:	6863      	ldr	r3, [r4, #4]
 8007cba:	6123      	str	r3, [r4, #16]
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007cc2:	e7aa      	b.n	8007c1a <_printf_i+0x146>
 8007cc4:	6923      	ldr	r3, [r4, #16]
 8007cc6:	4632      	mov	r2, r6
 8007cc8:	4649      	mov	r1, r9
 8007cca:	4640      	mov	r0, r8
 8007ccc:	47d0      	blx	sl
 8007cce:	3001      	adds	r0, #1
 8007cd0:	d0ad      	beq.n	8007c2e <_printf_i+0x15a>
 8007cd2:	6823      	ldr	r3, [r4, #0]
 8007cd4:	079b      	lsls	r3, r3, #30
 8007cd6:	d413      	bmi.n	8007d00 <_printf_i+0x22c>
 8007cd8:	68e0      	ldr	r0, [r4, #12]
 8007cda:	9b03      	ldr	r3, [sp, #12]
 8007cdc:	4298      	cmp	r0, r3
 8007cde:	bfb8      	it	lt
 8007ce0:	4618      	movlt	r0, r3
 8007ce2:	e7a6      	b.n	8007c32 <_printf_i+0x15e>
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	4632      	mov	r2, r6
 8007ce8:	4649      	mov	r1, r9
 8007cea:	4640      	mov	r0, r8
 8007cec:	47d0      	blx	sl
 8007cee:	3001      	adds	r0, #1
 8007cf0:	d09d      	beq.n	8007c2e <_printf_i+0x15a>
 8007cf2:	3501      	adds	r5, #1
 8007cf4:	68e3      	ldr	r3, [r4, #12]
 8007cf6:	9903      	ldr	r1, [sp, #12]
 8007cf8:	1a5b      	subs	r3, r3, r1
 8007cfa:	42ab      	cmp	r3, r5
 8007cfc:	dcf2      	bgt.n	8007ce4 <_printf_i+0x210>
 8007cfe:	e7eb      	b.n	8007cd8 <_printf_i+0x204>
 8007d00:	2500      	movs	r5, #0
 8007d02:	f104 0619 	add.w	r6, r4, #25
 8007d06:	e7f5      	b.n	8007cf4 <_printf_i+0x220>
 8007d08:	0800a046 	.word	0x0800a046
 8007d0c:	0800a057 	.word	0x0800a057

08007d10 <std>:
 8007d10:	2300      	movs	r3, #0
 8007d12:	b510      	push	{r4, lr}
 8007d14:	4604      	mov	r4, r0
 8007d16:	e9c0 3300 	strd	r3, r3, [r0]
 8007d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d1e:	6083      	str	r3, [r0, #8]
 8007d20:	8181      	strh	r1, [r0, #12]
 8007d22:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d24:	81c2      	strh	r2, [r0, #14]
 8007d26:	6183      	str	r3, [r0, #24]
 8007d28:	4619      	mov	r1, r3
 8007d2a:	2208      	movs	r2, #8
 8007d2c:	305c      	adds	r0, #92	@ 0x5c
 8007d2e:	f000 f9f9 	bl	8008124 <memset>
 8007d32:	4b0d      	ldr	r3, [pc, #52]	@ (8007d68 <std+0x58>)
 8007d34:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d36:	4b0d      	ldr	r3, [pc, #52]	@ (8007d6c <std+0x5c>)
 8007d38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d70 <std+0x60>)
 8007d3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d74 <std+0x64>)
 8007d40:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d42:	4b0d      	ldr	r3, [pc, #52]	@ (8007d78 <std+0x68>)
 8007d44:	6224      	str	r4, [r4, #32]
 8007d46:	429c      	cmp	r4, r3
 8007d48:	d006      	beq.n	8007d58 <std+0x48>
 8007d4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d4e:	4294      	cmp	r4, r2
 8007d50:	d002      	beq.n	8007d58 <std+0x48>
 8007d52:	33d0      	adds	r3, #208	@ 0xd0
 8007d54:	429c      	cmp	r4, r3
 8007d56:	d105      	bne.n	8007d64 <std+0x54>
 8007d58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d60:	f000 ba5c 	b.w	800821c <__retarget_lock_init_recursive>
 8007d64:	bd10      	pop	{r4, pc}
 8007d66:	bf00      	nop
 8007d68:	08007f75 	.word	0x08007f75
 8007d6c:	08007f97 	.word	0x08007f97
 8007d70:	08007fcf 	.word	0x08007fcf
 8007d74:	08007ff3 	.word	0x08007ff3
 8007d78:	200058f0 	.word	0x200058f0

08007d7c <stdio_exit_handler>:
 8007d7c:	4a02      	ldr	r2, [pc, #8]	@ (8007d88 <stdio_exit_handler+0xc>)
 8007d7e:	4903      	ldr	r1, [pc, #12]	@ (8007d8c <stdio_exit_handler+0x10>)
 8007d80:	4803      	ldr	r0, [pc, #12]	@ (8007d90 <stdio_exit_handler+0x14>)
 8007d82:	f000 b869 	b.w	8007e58 <_fwalk_sglue>
 8007d86:	bf00      	nop
 8007d88:	20000010 	.word	0x20000010
 8007d8c:	08009b71 	.word	0x08009b71
 8007d90:	20000020 	.word	0x20000020

08007d94 <cleanup_stdio>:
 8007d94:	6841      	ldr	r1, [r0, #4]
 8007d96:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc8 <cleanup_stdio+0x34>)
 8007d98:	4299      	cmp	r1, r3
 8007d9a:	b510      	push	{r4, lr}
 8007d9c:	4604      	mov	r4, r0
 8007d9e:	d001      	beq.n	8007da4 <cleanup_stdio+0x10>
 8007da0:	f001 fee6 	bl	8009b70 <_fflush_r>
 8007da4:	68a1      	ldr	r1, [r4, #8]
 8007da6:	4b09      	ldr	r3, [pc, #36]	@ (8007dcc <cleanup_stdio+0x38>)
 8007da8:	4299      	cmp	r1, r3
 8007daa:	d002      	beq.n	8007db2 <cleanup_stdio+0x1e>
 8007dac:	4620      	mov	r0, r4
 8007dae:	f001 fedf 	bl	8009b70 <_fflush_r>
 8007db2:	68e1      	ldr	r1, [r4, #12]
 8007db4:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <cleanup_stdio+0x3c>)
 8007db6:	4299      	cmp	r1, r3
 8007db8:	d004      	beq.n	8007dc4 <cleanup_stdio+0x30>
 8007dba:	4620      	mov	r0, r4
 8007dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc0:	f001 bed6 	b.w	8009b70 <_fflush_r>
 8007dc4:	bd10      	pop	{r4, pc}
 8007dc6:	bf00      	nop
 8007dc8:	200058f0 	.word	0x200058f0
 8007dcc:	20005958 	.word	0x20005958
 8007dd0:	200059c0 	.word	0x200059c0

08007dd4 <global_stdio_init.part.0>:
 8007dd4:	b510      	push	{r4, lr}
 8007dd6:	4b0b      	ldr	r3, [pc, #44]	@ (8007e04 <global_stdio_init.part.0+0x30>)
 8007dd8:	4c0b      	ldr	r4, [pc, #44]	@ (8007e08 <global_stdio_init.part.0+0x34>)
 8007dda:	4a0c      	ldr	r2, [pc, #48]	@ (8007e0c <global_stdio_init.part.0+0x38>)
 8007ddc:	601a      	str	r2, [r3, #0]
 8007dde:	4620      	mov	r0, r4
 8007de0:	2200      	movs	r2, #0
 8007de2:	2104      	movs	r1, #4
 8007de4:	f7ff ff94 	bl	8007d10 <std>
 8007de8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007dec:	2201      	movs	r2, #1
 8007dee:	2109      	movs	r1, #9
 8007df0:	f7ff ff8e 	bl	8007d10 <std>
 8007df4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007df8:	2202      	movs	r2, #2
 8007dfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dfe:	2112      	movs	r1, #18
 8007e00:	f7ff bf86 	b.w	8007d10 <std>
 8007e04:	20005a28 	.word	0x20005a28
 8007e08:	200058f0 	.word	0x200058f0
 8007e0c:	08007d7d 	.word	0x08007d7d

08007e10 <__sfp_lock_acquire>:
 8007e10:	4801      	ldr	r0, [pc, #4]	@ (8007e18 <__sfp_lock_acquire+0x8>)
 8007e12:	f000 ba04 	b.w	800821e <__retarget_lock_acquire_recursive>
 8007e16:	bf00      	nop
 8007e18:	20005a31 	.word	0x20005a31

08007e1c <__sfp_lock_release>:
 8007e1c:	4801      	ldr	r0, [pc, #4]	@ (8007e24 <__sfp_lock_release+0x8>)
 8007e1e:	f000 b9ff 	b.w	8008220 <__retarget_lock_release_recursive>
 8007e22:	bf00      	nop
 8007e24:	20005a31 	.word	0x20005a31

08007e28 <__sinit>:
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	f7ff fff0 	bl	8007e10 <__sfp_lock_acquire>
 8007e30:	6a23      	ldr	r3, [r4, #32]
 8007e32:	b11b      	cbz	r3, 8007e3c <__sinit+0x14>
 8007e34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e38:	f7ff bff0 	b.w	8007e1c <__sfp_lock_release>
 8007e3c:	4b04      	ldr	r3, [pc, #16]	@ (8007e50 <__sinit+0x28>)
 8007e3e:	6223      	str	r3, [r4, #32]
 8007e40:	4b04      	ldr	r3, [pc, #16]	@ (8007e54 <__sinit+0x2c>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d1f5      	bne.n	8007e34 <__sinit+0xc>
 8007e48:	f7ff ffc4 	bl	8007dd4 <global_stdio_init.part.0>
 8007e4c:	e7f2      	b.n	8007e34 <__sinit+0xc>
 8007e4e:	bf00      	nop
 8007e50:	08007d95 	.word	0x08007d95
 8007e54:	20005a28 	.word	0x20005a28

08007e58 <_fwalk_sglue>:
 8007e58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e5c:	4607      	mov	r7, r0
 8007e5e:	4688      	mov	r8, r1
 8007e60:	4614      	mov	r4, r2
 8007e62:	2600      	movs	r6, #0
 8007e64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e68:	f1b9 0901 	subs.w	r9, r9, #1
 8007e6c:	d505      	bpl.n	8007e7a <_fwalk_sglue+0x22>
 8007e6e:	6824      	ldr	r4, [r4, #0]
 8007e70:	2c00      	cmp	r4, #0
 8007e72:	d1f7      	bne.n	8007e64 <_fwalk_sglue+0xc>
 8007e74:	4630      	mov	r0, r6
 8007e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e7a:	89ab      	ldrh	r3, [r5, #12]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d907      	bls.n	8007e90 <_fwalk_sglue+0x38>
 8007e80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e84:	3301      	adds	r3, #1
 8007e86:	d003      	beq.n	8007e90 <_fwalk_sglue+0x38>
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	47c0      	blx	r8
 8007e8e:	4306      	orrs	r6, r0
 8007e90:	3568      	adds	r5, #104	@ 0x68
 8007e92:	e7e9      	b.n	8007e68 <_fwalk_sglue+0x10>

08007e94 <iprintf>:
 8007e94:	b40f      	push	{r0, r1, r2, r3}
 8007e96:	b507      	push	{r0, r1, r2, lr}
 8007e98:	4906      	ldr	r1, [pc, #24]	@ (8007eb4 <iprintf+0x20>)
 8007e9a:	ab04      	add	r3, sp, #16
 8007e9c:	6808      	ldr	r0, [r1, #0]
 8007e9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ea2:	6881      	ldr	r1, [r0, #8]
 8007ea4:	9301      	str	r3, [sp, #4]
 8007ea6:	f001 fcc7 	bl	8009838 <_vfiprintf_r>
 8007eaa:	b003      	add	sp, #12
 8007eac:	f85d eb04 	ldr.w	lr, [sp], #4
 8007eb0:	b004      	add	sp, #16
 8007eb2:	4770      	bx	lr
 8007eb4:	2000001c 	.word	0x2000001c

08007eb8 <_puts_r>:
 8007eb8:	6a03      	ldr	r3, [r0, #32]
 8007eba:	b570      	push	{r4, r5, r6, lr}
 8007ebc:	6884      	ldr	r4, [r0, #8]
 8007ebe:	4605      	mov	r5, r0
 8007ec0:	460e      	mov	r6, r1
 8007ec2:	b90b      	cbnz	r3, 8007ec8 <_puts_r+0x10>
 8007ec4:	f7ff ffb0 	bl	8007e28 <__sinit>
 8007ec8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007eca:	07db      	lsls	r3, r3, #31
 8007ecc:	d405      	bmi.n	8007eda <_puts_r+0x22>
 8007ece:	89a3      	ldrh	r3, [r4, #12]
 8007ed0:	0598      	lsls	r0, r3, #22
 8007ed2:	d402      	bmi.n	8007eda <_puts_r+0x22>
 8007ed4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ed6:	f000 f9a2 	bl	800821e <__retarget_lock_acquire_recursive>
 8007eda:	89a3      	ldrh	r3, [r4, #12]
 8007edc:	0719      	lsls	r1, r3, #28
 8007ede:	d502      	bpl.n	8007ee6 <_puts_r+0x2e>
 8007ee0:	6923      	ldr	r3, [r4, #16]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d135      	bne.n	8007f52 <_puts_r+0x9a>
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	4628      	mov	r0, r5
 8007eea:	f000 f8c5 	bl	8008078 <__swsetup_r>
 8007eee:	b380      	cbz	r0, 8007f52 <_puts_r+0x9a>
 8007ef0:	f04f 35ff 	mov.w	r5, #4294967295
 8007ef4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ef6:	07da      	lsls	r2, r3, #31
 8007ef8:	d405      	bmi.n	8007f06 <_puts_r+0x4e>
 8007efa:	89a3      	ldrh	r3, [r4, #12]
 8007efc:	059b      	lsls	r3, r3, #22
 8007efe:	d402      	bmi.n	8007f06 <_puts_r+0x4e>
 8007f00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007f02:	f000 f98d 	bl	8008220 <__retarget_lock_release_recursive>
 8007f06:	4628      	mov	r0, r5
 8007f08:	bd70      	pop	{r4, r5, r6, pc}
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	da04      	bge.n	8007f18 <_puts_r+0x60>
 8007f0e:	69a2      	ldr	r2, [r4, #24]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	dc17      	bgt.n	8007f44 <_puts_r+0x8c>
 8007f14:	290a      	cmp	r1, #10
 8007f16:	d015      	beq.n	8007f44 <_puts_r+0x8c>
 8007f18:	6823      	ldr	r3, [r4, #0]
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	6022      	str	r2, [r4, #0]
 8007f1e:	7019      	strb	r1, [r3, #0]
 8007f20:	68a3      	ldr	r3, [r4, #8]
 8007f22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007f26:	3b01      	subs	r3, #1
 8007f28:	60a3      	str	r3, [r4, #8]
 8007f2a:	2900      	cmp	r1, #0
 8007f2c:	d1ed      	bne.n	8007f0a <_puts_r+0x52>
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	da11      	bge.n	8007f56 <_puts_r+0x9e>
 8007f32:	4622      	mov	r2, r4
 8007f34:	210a      	movs	r1, #10
 8007f36:	4628      	mov	r0, r5
 8007f38:	f000 f85f 	bl	8007ffa <__swbuf_r>
 8007f3c:	3001      	adds	r0, #1
 8007f3e:	d0d7      	beq.n	8007ef0 <_puts_r+0x38>
 8007f40:	250a      	movs	r5, #10
 8007f42:	e7d7      	b.n	8007ef4 <_puts_r+0x3c>
 8007f44:	4622      	mov	r2, r4
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 f857 	bl	8007ffa <__swbuf_r>
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d1e7      	bne.n	8007f20 <_puts_r+0x68>
 8007f50:	e7ce      	b.n	8007ef0 <_puts_r+0x38>
 8007f52:	3e01      	subs	r6, #1
 8007f54:	e7e4      	b.n	8007f20 <_puts_r+0x68>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	1c5a      	adds	r2, r3, #1
 8007f5a:	6022      	str	r2, [r4, #0]
 8007f5c:	220a      	movs	r2, #10
 8007f5e:	701a      	strb	r2, [r3, #0]
 8007f60:	e7ee      	b.n	8007f40 <_puts_r+0x88>
	...

08007f64 <puts>:
 8007f64:	4b02      	ldr	r3, [pc, #8]	@ (8007f70 <puts+0xc>)
 8007f66:	4601      	mov	r1, r0
 8007f68:	6818      	ldr	r0, [r3, #0]
 8007f6a:	f7ff bfa5 	b.w	8007eb8 <_puts_r>
 8007f6e:	bf00      	nop
 8007f70:	2000001c 	.word	0x2000001c

08007f74 <__sread>:
 8007f74:	b510      	push	{r4, lr}
 8007f76:	460c      	mov	r4, r1
 8007f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f7c:	f000 f900 	bl	8008180 <_read_r>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	bfab      	itete	ge
 8007f84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f86:	89a3      	ldrhlt	r3, [r4, #12]
 8007f88:	181b      	addge	r3, r3, r0
 8007f8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f8e:	bfac      	ite	ge
 8007f90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f92:	81a3      	strhlt	r3, [r4, #12]
 8007f94:	bd10      	pop	{r4, pc}

08007f96 <__swrite>:
 8007f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f9a:	461f      	mov	r7, r3
 8007f9c:	898b      	ldrh	r3, [r1, #12]
 8007f9e:	05db      	lsls	r3, r3, #23
 8007fa0:	4605      	mov	r5, r0
 8007fa2:	460c      	mov	r4, r1
 8007fa4:	4616      	mov	r6, r2
 8007fa6:	d505      	bpl.n	8007fb4 <__swrite+0x1e>
 8007fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fac:	2302      	movs	r3, #2
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f000 f8d4 	bl	800815c <_lseek_r>
 8007fb4:	89a3      	ldrh	r3, [r4, #12]
 8007fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007fba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007fbe:	81a3      	strh	r3, [r4, #12]
 8007fc0:	4632      	mov	r2, r6
 8007fc2:	463b      	mov	r3, r7
 8007fc4:	4628      	mov	r0, r5
 8007fc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fca:	f000 b8eb 	b.w	80081a4 <_write_r>

08007fce <__sseek>:
 8007fce:	b510      	push	{r4, lr}
 8007fd0:	460c      	mov	r4, r1
 8007fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fd6:	f000 f8c1 	bl	800815c <_lseek_r>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	89a3      	ldrh	r3, [r4, #12]
 8007fde:	bf15      	itete	ne
 8007fe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007fe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007fe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007fea:	81a3      	strheq	r3, [r4, #12]
 8007fec:	bf18      	it	ne
 8007fee:	81a3      	strhne	r3, [r4, #12]
 8007ff0:	bd10      	pop	{r4, pc}

08007ff2 <__sclose>:
 8007ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ff6:	f000 b8a1 	b.w	800813c <_close_r>

08007ffa <__swbuf_r>:
 8007ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffc:	460e      	mov	r6, r1
 8007ffe:	4614      	mov	r4, r2
 8008000:	4605      	mov	r5, r0
 8008002:	b118      	cbz	r0, 800800c <__swbuf_r+0x12>
 8008004:	6a03      	ldr	r3, [r0, #32]
 8008006:	b90b      	cbnz	r3, 800800c <__swbuf_r+0x12>
 8008008:	f7ff ff0e 	bl	8007e28 <__sinit>
 800800c:	69a3      	ldr	r3, [r4, #24]
 800800e:	60a3      	str	r3, [r4, #8]
 8008010:	89a3      	ldrh	r3, [r4, #12]
 8008012:	071a      	lsls	r2, r3, #28
 8008014:	d501      	bpl.n	800801a <__swbuf_r+0x20>
 8008016:	6923      	ldr	r3, [r4, #16]
 8008018:	b943      	cbnz	r3, 800802c <__swbuf_r+0x32>
 800801a:	4621      	mov	r1, r4
 800801c:	4628      	mov	r0, r5
 800801e:	f000 f82b 	bl	8008078 <__swsetup_r>
 8008022:	b118      	cbz	r0, 800802c <__swbuf_r+0x32>
 8008024:	f04f 37ff 	mov.w	r7, #4294967295
 8008028:	4638      	mov	r0, r7
 800802a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800802c:	6823      	ldr	r3, [r4, #0]
 800802e:	6922      	ldr	r2, [r4, #16]
 8008030:	1a98      	subs	r0, r3, r2
 8008032:	6963      	ldr	r3, [r4, #20]
 8008034:	b2f6      	uxtb	r6, r6
 8008036:	4283      	cmp	r3, r0
 8008038:	4637      	mov	r7, r6
 800803a:	dc05      	bgt.n	8008048 <__swbuf_r+0x4e>
 800803c:	4621      	mov	r1, r4
 800803e:	4628      	mov	r0, r5
 8008040:	f001 fd96 	bl	8009b70 <_fflush_r>
 8008044:	2800      	cmp	r0, #0
 8008046:	d1ed      	bne.n	8008024 <__swbuf_r+0x2a>
 8008048:	68a3      	ldr	r3, [r4, #8]
 800804a:	3b01      	subs	r3, #1
 800804c:	60a3      	str	r3, [r4, #8]
 800804e:	6823      	ldr	r3, [r4, #0]
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	6022      	str	r2, [r4, #0]
 8008054:	701e      	strb	r6, [r3, #0]
 8008056:	6962      	ldr	r2, [r4, #20]
 8008058:	1c43      	adds	r3, r0, #1
 800805a:	429a      	cmp	r2, r3
 800805c:	d004      	beq.n	8008068 <__swbuf_r+0x6e>
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	07db      	lsls	r3, r3, #31
 8008062:	d5e1      	bpl.n	8008028 <__swbuf_r+0x2e>
 8008064:	2e0a      	cmp	r6, #10
 8008066:	d1df      	bne.n	8008028 <__swbuf_r+0x2e>
 8008068:	4621      	mov	r1, r4
 800806a:	4628      	mov	r0, r5
 800806c:	f001 fd80 	bl	8009b70 <_fflush_r>
 8008070:	2800      	cmp	r0, #0
 8008072:	d0d9      	beq.n	8008028 <__swbuf_r+0x2e>
 8008074:	e7d6      	b.n	8008024 <__swbuf_r+0x2a>
	...

08008078 <__swsetup_r>:
 8008078:	b538      	push	{r3, r4, r5, lr}
 800807a:	4b29      	ldr	r3, [pc, #164]	@ (8008120 <__swsetup_r+0xa8>)
 800807c:	4605      	mov	r5, r0
 800807e:	6818      	ldr	r0, [r3, #0]
 8008080:	460c      	mov	r4, r1
 8008082:	b118      	cbz	r0, 800808c <__swsetup_r+0x14>
 8008084:	6a03      	ldr	r3, [r0, #32]
 8008086:	b90b      	cbnz	r3, 800808c <__swsetup_r+0x14>
 8008088:	f7ff fece 	bl	8007e28 <__sinit>
 800808c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008090:	0719      	lsls	r1, r3, #28
 8008092:	d422      	bmi.n	80080da <__swsetup_r+0x62>
 8008094:	06da      	lsls	r2, r3, #27
 8008096:	d407      	bmi.n	80080a8 <__swsetup_r+0x30>
 8008098:	2209      	movs	r2, #9
 800809a:	602a      	str	r2, [r5, #0]
 800809c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80080a0:	81a3      	strh	r3, [r4, #12]
 80080a2:	f04f 30ff 	mov.w	r0, #4294967295
 80080a6:	e033      	b.n	8008110 <__swsetup_r+0x98>
 80080a8:	0758      	lsls	r0, r3, #29
 80080aa:	d512      	bpl.n	80080d2 <__swsetup_r+0x5a>
 80080ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80080ae:	b141      	cbz	r1, 80080c2 <__swsetup_r+0x4a>
 80080b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80080b4:	4299      	cmp	r1, r3
 80080b6:	d002      	beq.n	80080be <__swsetup_r+0x46>
 80080b8:	4628      	mov	r0, r5
 80080ba:	f000 ff19 	bl	8008ef0 <_free_r>
 80080be:	2300      	movs	r3, #0
 80080c0:	6363      	str	r3, [r4, #52]	@ 0x34
 80080c2:	89a3      	ldrh	r3, [r4, #12]
 80080c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80080c8:	81a3      	strh	r3, [r4, #12]
 80080ca:	2300      	movs	r3, #0
 80080cc:	6063      	str	r3, [r4, #4]
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	f043 0308 	orr.w	r3, r3, #8
 80080d8:	81a3      	strh	r3, [r4, #12]
 80080da:	6923      	ldr	r3, [r4, #16]
 80080dc:	b94b      	cbnz	r3, 80080f2 <__swsetup_r+0x7a>
 80080de:	89a3      	ldrh	r3, [r4, #12]
 80080e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80080e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80080e8:	d003      	beq.n	80080f2 <__swsetup_r+0x7a>
 80080ea:	4621      	mov	r1, r4
 80080ec:	4628      	mov	r0, r5
 80080ee:	f001 fd8d 	bl	8009c0c <__smakebuf_r>
 80080f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080f6:	f013 0201 	ands.w	r2, r3, #1
 80080fa:	d00a      	beq.n	8008112 <__swsetup_r+0x9a>
 80080fc:	2200      	movs	r2, #0
 80080fe:	60a2      	str	r2, [r4, #8]
 8008100:	6962      	ldr	r2, [r4, #20]
 8008102:	4252      	negs	r2, r2
 8008104:	61a2      	str	r2, [r4, #24]
 8008106:	6922      	ldr	r2, [r4, #16]
 8008108:	b942      	cbnz	r2, 800811c <__swsetup_r+0xa4>
 800810a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800810e:	d1c5      	bne.n	800809c <__swsetup_r+0x24>
 8008110:	bd38      	pop	{r3, r4, r5, pc}
 8008112:	0799      	lsls	r1, r3, #30
 8008114:	bf58      	it	pl
 8008116:	6962      	ldrpl	r2, [r4, #20]
 8008118:	60a2      	str	r2, [r4, #8]
 800811a:	e7f4      	b.n	8008106 <__swsetup_r+0x8e>
 800811c:	2000      	movs	r0, #0
 800811e:	e7f7      	b.n	8008110 <__swsetup_r+0x98>
 8008120:	2000001c 	.word	0x2000001c

08008124 <memset>:
 8008124:	4402      	add	r2, r0
 8008126:	4603      	mov	r3, r0
 8008128:	4293      	cmp	r3, r2
 800812a:	d100      	bne.n	800812e <memset+0xa>
 800812c:	4770      	bx	lr
 800812e:	f803 1b01 	strb.w	r1, [r3], #1
 8008132:	e7f9      	b.n	8008128 <memset+0x4>

08008134 <_localeconv_r>:
 8008134:	4800      	ldr	r0, [pc, #0]	@ (8008138 <_localeconv_r+0x4>)
 8008136:	4770      	bx	lr
 8008138:	2000015c 	.word	0x2000015c

0800813c <_close_r>:
 800813c:	b538      	push	{r3, r4, r5, lr}
 800813e:	4d06      	ldr	r5, [pc, #24]	@ (8008158 <_close_r+0x1c>)
 8008140:	2300      	movs	r3, #0
 8008142:	4604      	mov	r4, r0
 8008144:	4608      	mov	r0, r1
 8008146:	602b      	str	r3, [r5, #0]
 8008148:	f7f9 fae8 	bl	800171c <_close>
 800814c:	1c43      	adds	r3, r0, #1
 800814e:	d102      	bne.n	8008156 <_close_r+0x1a>
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	b103      	cbz	r3, 8008156 <_close_r+0x1a>
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	bd38      	pop	{r3, r4, r5, pc}
 8008158:	20005a2c 	.word	0x20005a2c

0800815c <_lseek_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d07      	ldr	r5, [pc, #28]	@ (800817c <_lseek_r+0x20>)
 8008160:	4604      	mov	r4, r0
 8008162:	4608      	mov	r0, r1
 8008164:	4611      	mov	r1, r2
 8008166:	2200      	movs	r2, #0
 8008168:	602a      	str	r2, [r5, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	f7f9 fafd 	bl	800176a <_lseek>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_lseek_r+0x1e>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_lseek_r+0x1e>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	20005a2c 	.word	0x20005a2c

08008180 <_read_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	4d07      	ldr	r5, [pc, #28]	@ (80081a0 <_read_r+0x20>)
 8008184:	4604      	mov	r4, r0
 8008186:	4608      	mov	r0, r1
 8008188:	4611      	mov	r1, r2
 800818a:	2200      	movs	r2, #0
 800818c:	602a      	str	r2, [r5, #0]
 800818e:	461a      	mov	r2, r3
 8008190:	f7f9 fa8b 	bl	80016aa <_read>
 8008194:	1c43      	adds	r3, r0, #1
 8008196:	d102      	bne.n	800819e <_read_r+0x1e>
 8008198:	682b      	ldr	r3, [r5, #0]
 800819a:	b103      	cbz	r3, 800819e <_read_r+0x1e>
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	bd38      	pop	{r3, r4, r5, pc}
 80081a0:	20005a2c 	.word	0x20005a2c

080081a4 <_write_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	4d07      	ldr	r5, [pc, #28]	@ (80081c4 <_write_r+0x20>)
 80081a8:	4604      	mov	r4, r0
 80081aa:	4608      	mov	r0, r1
 80081ac:	4611      	mov	r1, r2
 80081ae:	2200      	movs	r2, #0
 80081b0:	602a      	str	r2, [r5, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	f7f9 fa96 	bl	80016e4 <_write>
 80081b8:	1c43      	adds	r3, r0, #1
 80081ba:	d102      	bne.n	80081c2 <_write_r+0x1e>
 80081bc:	682b      	ldr	r3, [r5, #0]
 80081be:	b103      	cbz	r3, 80081c2 <_write_r+0x1e>
 80081c0:	6023      	str	r3, [r4, #0]
 80081c2:	bd38      	pop	{r3, r4, r5, pc}
 80081c4:	20005a2c 	.word	0x20005a2c

080081c8 <__errno>:
 80081c8:	4b01      	ldr	r3, [pc, #4]	@ (80081d0 <__errno+0x8>)
 80081ca:	6818      	ldr	r0, [r3, #0]
 80081cc:	4770      	bx	lr
 80081ce:	bf00      	nop
 80081d0:	2000001c 	.word	0x2000001c

080081d4 <__libc_init_array>:
 80081d4:	b570      	push	{r4, r5, r6, lr}
 80081d6:	4d0d      	ldr	r5, [pc, #52]	@ (800820c <__libc_init_array+0x38>)
 80081d8:	4c0d      	ldr	r4, [pc, #52]	@ (8008210 <__libc_init_array+0x3c>)
 80081da:	1b64      	subs	r4, r4, r5
 80081dc:	10a4      	asrs	r4, r4, #2
 80081de:	2600      	movs	r6, #0
 80081e0:	42a6      	cmp	r6, r4
 80081e2:	d109      	bne.n	80081f8 <__libc_init_array+0x24>
 80081e4:	4d0b      	ldr	r5, [pc, #44]	@ (8008214 <__libc_init_array+0x40>)
 80081e6:	4c0c      	ldr	r4, [pc, #48]	@ (8008218 <__libc_init_array+0x44>)
 80081e8:	f001 fe2e 	bl	8009e48 <_init>
 80081ec:	1b64      	subs	r4, r4, r5
 80081ee:	10a4      	asrs	r4, r4, #2
 80081f0:	2600      	movs	r6, #0
 80081f2:	42a6      	cmp	r6, r4
 80081f4:	d105      	bne.n	8008202 <__libc_init_array+0x2e>
 80081f6:	bd70      	pop	{r4, r5, r6, pc}
 80081f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80081fc:	4798      	blx	r3
 80081fe:	3601      	adds	r6, #1
 8008200:	e7ee      	b.n	80081e0 <__libc_init_array+0xc>
 8008202:	f855 3b04 	ldr.w	r3, [r5], #4
 8008206:	4798      	blx	r3
 8008208:	3601      	adds	r6, #1
 800820a:	e7f2      	b.n	80081f2 <__libc_init_array+0x1e>
 800820c:	0800a3b4 	.word	0x0800a3b4
 8008210:	0800a3b4 	.word	0x0800a3b4
 8008214:	0800a3b4 	.word	0x0800a3b4
 8008218:	0800a3b8 	.word	0x0800a3b8

0800821c <__retarget_lock_init_recursive>:
 800821c:	4770      	bx	lr

0800821e <__retarget_lock_acquire_recursive>:
 800821e:	4770      	bx	lr

08008220 <__retarget_lock_release_recursive>:
 8008220:	4770      	bx	lr

08008222 <memcpy>:
 8008222:	440a      	add	r2, r1
 8008224:	4291      	cmp	r1, r2
 8008226:	f100 33ff 	add.w	r3, r0, #4294967295
 800822a:	d100      	bne.n	800822e <memcpy+0xc>
 800822c:	4770      	bx	lr
 800822e:	b510      	push	{r4, lr}
 8008230:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008234:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008238:	4291      	cmp	r1, r2
 800823a:	d1f9      	bne.n	8008230 <memcpy+0xe>
 800823c:	bd10      	pop	{r4, pc}

0800823e <quorem>:
 800823e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008242:	6903      	ldr	r3, [r0, #16]
 8008244:	690c      	ldr	r4, [r1, #16]
 8008246:	42a3      	cmp	r3, r4
 8008248:	4607      	mov	r7, r0
 800824a:	db7e      	blt.n	800834a <quorem+0x10c>
 800824c:	3c01      	subs	r4, #1
 800824e:	f101 0814 	add.w	r8, r1, #20
 8008252:	00a3      	lsls	r3, r4, #2
 8008254:	f100 0514 	add.w	r5, r0, #20
 8008258:	9300      	str	r3, [sp, #0]
 800825a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800825e:	9301      	str	r3, [sp, #4]
 8008260:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008264:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008268:	3301      	adds	r3, #1
 800826a:	429a      	cmp	r2, r3
 800826c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008270:	fbb2 f6f3 	udiv	r6, r2, r3
 8008274:	d32e      	bcc.n	80082d4 <quorem+0x96>
 8008276:	f04f 0a00 	mov.w	sl, #0
 800827a:	46c4      	mov	ip, r8
 800827c:	46ae      	mov	lr, r5
 800827e:	46d3      	mov	fp, sl
 8008280:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008284:	b298      	uxth	r0, r3
 8008286:	fb06 a000 	mla	r0, r6, r0, sl
 800828a:	0c02      	lsrs	r2, r0, #16
 800828c:	0c1b      	lsrs	r3, r3, #16
 800828e:	fb06 2303 	mla	r3, r6, r3, r2
 8008292:	f8de 2000 	ldr.w	r2, [lr]
 8008296:	b280      	uxth	r0, r0
 8008298:	b292      	uxth	r2, r2
 800829a:	1a12      	subs	r2, r2, r0
 800829c:	445a      	add	r2, fp
 800829e:	f8de 0000 	ldr.w	r0, [lr]
 80082a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80082ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80082b0:	b292      	uxth	r2, r2
 80082b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80082b6:	45e1      	cmp	r9, ip
 80082b8:	f84e 2b04 	str.w	r2, [lr], #4
 80082bc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80082c0:	d2de      	bcs.n	8008280 <quorem+0x42>
 80082c2:	9b00      	ldr	r3, [sp, #0]
 80082c4:	58eb      	ldr	r3, [r5, r3]
 80082c6:	b92b      	cbnz	r3, 80082d4 <quorem+0x96>
 80082c8:	9b01      	ldr	r3, [sp, #4]
 80082ca:	3b04      	subs	r3, #4
 80082cc:	429d      	cmp	r5, r3
 80082ce:	461a      	mov	r2, r3
 80082d0:	d32f      	bcc.n	8008332 <quorem+0xf4>
 80082d2:	613c      	str	r4, [r7, #16]
 80082d4:	4638      	mov	r0, r7
 80082d6:	f001 f97d 	bl	80095d4 <__mcmp>
 80082da:	2800      	cmp	r0, #0
 80082dc:	db25      	blt.n	800832a <quorem+0xec>
 80082de:	4629      	mov	r1, r5
 80082e0:	2000      	movs	r0, #0
 80082e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80082e6:	f8d1 c000 	ldr.w	ip, [r1]
 80082ea:	fa1f fe82 	uxth.w	lr, r2
 80082ee:	fa1f f38c 	uxth.w	r3, ip
 80082f2:	eba3 030e 	sub.w	r3, r3, lr
 80082f6:	4403      	add	r3, r0
 80082f8:	0c12      	lsrs	r2, r2, #16
 80082fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80082fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008302:	b29b      	uxth	r3, r3
 8008304:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008308:	45c1      	cmp	r9, r8
 800830a:	f841 3b04 	str.w	r3, [r1], #4
 800830e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008312:	d2e6      	bcs.n	80082e2 <quorem+0xa4>
 8008314:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008318:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800831c:	b922      	cbnz	r2, 8008328 <quorem+0xea>
 800831e:	3b04      	subs	r3, #4
 8008320:	429d      	cmp	r5, r3
 8008322:	461a      	mov	r2, r3
 8008324:	d30b      	bcc.n	800833e <quorem+0x100>
 8008326:	613c      	str	r4, [r7, #16]
 8008328:	3601      	adds	r6, #1
 800832a:	4630      	mov	r0, r6
 800832c:	b003      	add	sp, #12
 800832e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008332:	6812      	ldr	r2, [r2, #0]
 8008334:	3b04      	subs	r3, #4
 8008336:	2a00      	cmp	r2, #0
 8008338:	d1cb      	bne.n	80082d2 <quorem+0x94>
 800833a:	3c01      	subs	r4, #1
 800833c:	e7c6      	b.n	80082cc <quorem+0x8e>
 800833e:	6812      	ldr	r2, [r2, #0]
 8008340:	3b04      	subs	r3, #4
 8008342:	2a00      	cmp	r2, #0
 8008344:	d1ef      	bne.n	8008326 <quorem+0xe8>
 8008346:	3c01      	subs	r4, #1
 8008348:	e7ea      	b.n	8008320 <quorem+0xe2>
 800834a:	2000      	movs	r0, #0
 800834c:	e7ee      	b.n	800832c <quorem+0xee>
	...

08008350 <_dtoa_r>:
 8008350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008354:	69c7      	ldr	r7, [r0, #28]
 8008356:	b097      	sub	sp, #92	@ 0x5c
 8008358:	ed8d 0b04 	vstr	d0, [sp, #16]
 800835c:	ec55 4b10 	vmov	r4, r5, d0
 8008360:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008362:	9107      	str	r1, [sp, #28]
 8008364:	4681      	mov	r9, r0
 8008366:	920c      	str	r2, [sp, #48]	@ 0x30
 8008368:	9311      	str	r3, [sp, #68]	@ 0x44
 800836a:	b97f      	cbnz	r7, 800838c <_dtoa_r+0x3c>
 800836c:	2010      	movs	r0, #16
 800836e:	f000 fe09 	bl	8008f84 <malloc>
 8008372:	4602      	mov	r2, r0
 8008374:	f8c9 001c 	str.w	r0, [r9, #28]
 8008378:	b920      	cbnz	r0, 8008384 <_dtoa_r+0x34>
 800837a:	4ba9      	ldr	r3, [pc, #676]	@ (8008620 <_dtoa_r+0x2d0>)
 800837c:	21ef      	movs	r1, #239	@ 0xef
 800837e:	48a9      	ldr	r0, [pc, #676]	@ (8008624 <_dtoa_r+0x2d4>)
 8008380:	f001 fcb2 	bl	8009ce8 <__assert_func>
 8008384:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008388:	6007      	str	r7, [r0, #0]
 800838a:	60c7      	str	r7, [r0, #12]
 800838c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008390:	6819      	ldr	r1, [r3, #0]
 8008392:	b159      	cbz	r1, 80083ac <_dtoa_r+0x5c>
 8008394:	685a      	ldr	r2, [r3, #4]
 8008396:	604a      	str	r2, [r1, #4]
 8008398:	2301      	movs	r3, #1
 800839a:	4093      	lsls	r3, r2
 800839c:	608b      	str	r3, [r1, #8]
 800839e:	4648      	mov	r0, r9
 80083a0:	f000 fee6 	bl	8009170 <_Bfree>
 80083a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80083a8:	2200      	movs	r2, #0
 80083aa:	601a      	str	r2, [r3, #0]
 80083ac:	1e2b      	subs	r3, r5, #0
 80083ae:	bfb9      	ittee	lt
 80083b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80083b4:	9305      	strlt	r3, [sp, #20]
 80083b6:	2300      	movge	r3, #0
 80083b8:	6033      	strge	r3, [r6, #0]
 80083ba:	9f05      	ldr	r7, [sp, #20]
 80083bc:	4b9a      	ldr	r3, [pc, #616]	@ (8008628 <_dtoa_r+0x2d8>)
 80083be:	bfbc      	itt	lt
 80083c0:	2201      	movlt	r2, #1
 80083c2:	6032      	strlt	r2, [r6, #0]
 80083c4:	43bb      	bics	r3, r7
 80083c6:	d112      	bne.n	80083ee <_dtoa_r+0x9e>
 80083c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80083ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80083ce:	6013      	str	r3, [r2, #0]
 80083d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80083d4:	4323      	orrs	r3, r4
 80083d6:	f000 855a 	beq.w	8008e8e <_dtoa_r+0xb3e>
 80083da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80083dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800863c <_dtoa_r+0x2ec>
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 855c 	beq.w	8008e9e <_dtoa_r+0xb4e>
 80083e6:	f10a 0303 	add.w	r3, sl, #3
 80083ea:	f000 bd56 	b.w	8008e9a <_dtoa_r+0xb4a>
 80083ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80083f2:	2200      	movs	r2, #0
 80083f4:	ec51 0b17 	vmov	r0, r1, d7
 80083f8:	2300      	movs	r3, #0
 80083fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80083fe:	f7f8 fb63 	bl	8000ac8 <__aeabi_dcmpeq>
 8008402:	4680      	mov	r8, r0
 8008404:	b158      	cbz	r0, 800841e <_dtoa_r+0xce>
 8008406:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008408:	2301      	movs	r3, #1
 800840a:	6013      	str	r3, [r2, #0]
 800840c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800840e:	b113      	cbz	r3, 8008416 <_dtoa_r+0xc6>
 8008410:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008412:	4b86      	ldr	r3, [pc, #536]	@ (800862c <_dtoa_r+0x2dc>)
 8008414:	6013      	str	r3, [r2, #0]
 8008416:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008640 <_dtoa_r+0x2f0>
 800841a:	f000 bd40 	b.w	8008e9e <_dtoa_r+0xb4e>
 800841e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008422:	aa14      	add	r2, sp, #80	@ 0x50
 8008424:	a915      	add	r1, sp, #84	@ 0x54
 8008426:	4648      	mov	r0, r9
 8008428:	f001 f984 	bl	8009734 <__d2b>
 800842c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008430:	9002      	str	r0, [sp, #8]
 8008432:	2e00      	cmp	r6, #0
 8008434:	d078      	beq.n	8008528 <_dtoa_r+0x1d8>
 8008436:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008438:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800843c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008440:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008444:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008448:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800844c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008450:	4619      	mov	r1, r3
 8008452:	2200      	movs	r2, #0
 8008454:	4b76      	ldr	r3, [pc, #472]	@ (8008630 <_dtoa_r+0x2e0>)
 8008456:	f7f7 ff17 	bl	8000288 <__aeabi_dsub>
 800845a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008608 <_dtoa_r+0x2b8>)
 800845c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008460:	f7f8 f8ca 	bl	80005f8 <__aeabi_dmul>
 8008464:	a36a      	add	r3, pc, #424	@ (adr r3, 8008610 <_dtoa_r+0x2c0>)
 8008466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800846a:	f7f7 ff0f 	bl	800028c <__adddf3>
 800846e:	4604      	mov	r4, r0
 8008470:	4630      	mov	r0, r6
 8008472:	460d      	mov	r5, r1
 8008474:	f7f8 f856 	bl	8000524 <__aeabi_i2d>
 8008478:	a367      	add	r3, pc, #412	@ (adr r3, 8008618 <_dtoa_r+0x2c8>)
 800847a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847e:	f7f8 f8bb 	bl	80005f8 <__aeabi_dmul>
 8008482:	4602      	mov	r2, r0
 8008484:	460b      	mov	r3, r1
 8008486:	4620      	mov	r0, r4
 8008488:	4629      	mov	r1, r5
 800848a:	f7f7 feff 	bl	800028c <__adddf3>
 800848e:	4604      	mov	r4, r0
 8008490:	460d      	mov	r5, r1
 8008492:	f7f8 fb61 	bl	8000b58 <__aeabi_d2iz>
 8008496:	2200      	movs	r2, #0
 8008498:	4607      	mov	r7, r0
 800849a:	2300      	movs	r3, #0
 800849c:	4620      	mov	r0, r4
 800849e:	4629      	mov	r1, r5
 80084a0:	f7f8 fb1c 	bl	8000adc <__aeabi_dcmplt>
 80084a4:	b140      	cbz	r0, 80084b8 <_dtoa_r+0x168>
 80084a6:	4638      	mov	r0, r7
 80084a8:	f7f8 f83c 	bl	8000524 <__aeabi_i2d>
 80084ac:	4622      	mov	r2, r4
 80084ae:	462b      	mov	r3, r5
 80084b0:	f7f8 fb0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80084b4:	b900      	cbnz	r0, 80084b8 <_dtoa_r+0x168>
 80084b6:	3f01      	subs	r7, #1
 80084b8:	2f16      	cmp	r7, #22
 80084ba:	d852      	bhi.n	8008562 <_dtoa_r+0x212>
 80084bc:	4b5d      	ldr	r3, [pc, #372]	@ (8008634 <_dtoa_r+0x2e4>)
 80084be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80084c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084ca:	f7f8 fb07 	bl	8000adc <__aeabi_dcmplt>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	d049      	beq.n	8008566 <_dtoa_r+0x216>
 80084d2:	3f01      	subs	r7, #1
 80084d4:	2300      	movs	r3, #0
 80084d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80084d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80084da:	1b9b      	subs	r3, r3, r6
 80084dc:	1e5a      	subs	r2, r3, #1
 80084de:	bf45      	ittet	mi
 80084e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80084e4:	9300      	strmi	r3, [sp, #0]
 80084e6:	2300      	movpl	r3, #0
 80084e8:	2300      	movmi	r3, #0
 80084ea:	9206      	str	r2, [sp, #24]
 80084ec:	bf54      	ite	pl
 80084ee:	9300      	strpl	r3, [sp, #0]
 80084f0:	9306      	strmi	r3, [sp, #24]
 80084f2:	2f00      	cmp	r7, #0
 80084f4:	db39      	blt.n	800856a <_dtoa_r+0x21a>
 80084f6:	9b06      	ldr	r3, [sp, #24]
 80084f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80084fa:	443b      	add	r3, r7
 80084fc:	9306      	str	r3, [sp, #24]
 80084fe:	2300      	movs	r3, #0
 8008500:	9308      	str	r3, [sp, #32]
 8008502:	9b07      	ldr	r3, [sp, #28]
 8008504:	2b09      	cmp	r3, #9
 8008506:	d863      	bhi.n	80085d0 <_dtoa_r+0x280>
 8008508:	2b05      	cmp	r3, #5
 800850a:	bfc4      	itt	gt
 800850c:	3b04      	subgt	r3, #4
 800850e:	9307      	strgt	r3, [sp, #28]
 8008510:	9b07      	ldr	r3, [sp, #28]
 8008512:	f1a3 0302 	sub.w	r3, r3, #2
 8008516:	bfcc      	ite	gt
 8008518:	2400      	movgt	r4, #0
 800851a:	2401      	movle	r4, #1
 800851c:	2b03      	cmp	r3, #3
 800851e:	d863      	bhi.n	80085e8 <_dtoa_r+0x298>
 8008520:	e8df f003 	tbb	[pc, r3]
 8008524:	2b375452 	.word	0x2b375452
 8008528:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800852c:	441e      	add	r6, r3
 800852e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008532:	2b20      	cmp	r3, #32
 8008534:	bfc1      	itttt	gt
 8008536:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800853a:	409f      	lslgt	r7, r3
 800853c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008540:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008544:	bfd6      	itet	le
 8008546:	f1c3 0320 	rsble	r3, r3, #32
 800854a:	ea47 0003 	orrgt.w	r0, r7, r3
 800854e:	fa04 f003 	lslle.w	r0, r4, r3
 8008552:	f7f7 ffd7 	bl	8000504 <__aeabi_ui2d>
 8008556:	2201      	movs	r2, #1
 8008558:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800855c:	3e01      	subs	r6, #1
 800855e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008560:	e776      	b.n	8008450 <_dtoa_r+0x100>
 8008562:	2301      	movs	r3, #1
 8008564:	e7b7      	b.n	80084d6 <_dtoa_r+0x186>
 8008566:	9010      	str	r0, [sp, #64]	@ 0x40
 8008568:	e7b6      	b.n	80084d8 <_dtoa_r+0x188>
 800856a:	9b00      	ldr	r3, [sp, #0]
 800856c:	1bdb      	subs	r3, r3, r7
 800856e:	9300      	str	r3, [sp, #0]
 8008570:	427b      	negs	r3, r7
 8008572:	9308      	str	r3, [sp, #32]
 8008574:	2300      	movs	r3, #0
 8008576:	930d      	str	r3, [sp, #52]	@ 0x34
 8008578:	e7c3      	b.n	8008502 <_dtoa_r+0x1b2>
 800857a:	2301      	movs	r3, #1
 800857c:	9309      	str	r3, [sp, #36]	@ 0x24
 800857e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008580:	eb07 0b03 	add.w	fp, r7, r3
 8008584:	f10b 0301 	add.w	r3, fp, #1
 8008588:	2b01      	cmp	r3, #1
 800858a:	9303      	str	r3, [sp, #12]
 800858c:	bfb8      	it	lt
 800858e:	2301      	movlt	r3, #1
 8008590:	e006      	b.n	80085a0 <_dtoa_r+0x250>
 8008592:	2301      	movs	r3, #1
 8008594:	9309      	str	r3, [sp, #36]	@ 0x24
 8008596:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008598:	2b00      	cmp	r3, #0
 800859a:	dd28      	ble.n	80085ee <_dtoa_r+0x29e>
 800859c:	469b      	mov	fp, r3
 800859e:	9303      	str	r3, [sp, #12]
 80085a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80085a4:	2100      	movs	r1, #0
 80085a6:	2204      	movs	r2, #4
 80085a8:	f102 0514 	add.w	r5, r2, #20
 80085ac:	429d      	cmp	r5, r3
 80085ae:	d926      	bls.n	80085fe <_dtoa_r+0x2ae>
 80085b0:	6041      	str	r1, [r0, #4]
 80085b2:	4648      	mov	r0, r9
 80085b4:	f000 fd9c 	bl	80090f0 <_Balloc>
 80085b8:	4682      	mov	sl, r0
 80085ba:	2800      	cmp	r0, #0
 80085bc:	d142      	bne.n	8008644 <_dtoa_r+0x2f4>
 80085be:	4b1e      	ldr	r3, [pc, #120]	@ (8008638 <_dtoa_r+0x2e8>)
 80085c0:	4602      	mov	r2, r0
 80085c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80085c6:	e6da      	b.n	800837e <_dtoa_r+0x2e>
 80085c8:	2300      	movs	r3, #0
 80085ca:	e7e3      	b.n	8008594 <_dtoa_r+0x244>
 80085cc:	2300      	movs	r3, #0
 80085ce:	e7d5      	b.n	800857c <_dtoa_r+0x22c>
 80085d0:	2401      	movs	r4, #1
 80085d2:	2300      	movs	r3, #0
 80085d4:	9307      	str	r3, [sp, #28]
 80085d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80085d8:	f04f 3bff 	mov.w	fp, #4294967295
 80085dc:	2200      	movs	r2, #0
 80085de:	f8cd b00c 	str.w	fp, [sp, #12]
 80085e2:	2312      	movs	r3, #18
 80085e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80085e6:	e7db      	b.n	80085a0 <_dtoa_r+0x250>
 80085e8:	2301      	movs	r3, #1
 80085ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80085ec:	e7f4      	b.n	80085d8 <_dtoa_r+0x288>
 80085ee:	f04f 0b01 	mov.w	fp, #1
 80085f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80085f6:	465b      	mov	r3, fp
 80085f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80085fc:	e7d0      	b.n	80085a0 <_dtoa_r+0x250>
 80085fe:	3101      	adds	r1, #1
 8008600:	0052      	lsls	r2, r2, #1
 8008602:	e7d1      	b.n	80085a8 <_dtoa_r+0x258>
 8008604:	f3af 8000 	nop.w
 8008608:	636f4361 	.word	0x636f4361
 800860c:	3fd287a7 	.word	0x3fd287a7
 8008610:	8b60c8b3 	.word	0x8b60c8b3
 8008614:	3fc68a28 	.word	0x3fc68a28
 8008618:	509f79fb 	.word	0x509f79fb
 800861c:	3fd34413 	.word	0x3fd34413
 8008620:	0800a075 	.word	0x0800a075
 8008624:	0800a08c 	.word	0x0800a08c
 8008628:	7ff00000 	.word	0x7ff00000
 800862c:	0800a045 	.word	0x0800a045
 8008630:	3ff80000 	.word	0x3ff80000
 8008634:	0800a1e0 	.word	0x0800a1e0
 8008638:	0800a0e4 	.word	0x0800a0e4
 800863c:	0800a071 	.word	0x0800a071
 8008640:	0800a044 	.word	0x0800a044
 8008644:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008648:	6018      	str	r0, [r3, #0]
 800864a:	9b03      	ldr	r3, [sp, #12]
 800864c:	2b0e      	cmp	r3, #14
 800864e:	f200 80a1 	bhi.w	8008794 <_dtoa_r+0x444>
 8008652:	2c00      	cmp	r4, #0
 8008654:	f000 809e 	beq.w	8008794 <_dtoa_r+0x444>
 8008658:	2f00      	cmp	r7, #0
 800865a:	dd33      	ble.n	80086c4 <_dtoa_r+0x374>
 800865c:	4b9c      	ldr	r3, [pc, #624]	@ (80088d0 <_dtoa_r+0x580>)
 800865e:	f007 020f 	and.w	r2, r7, #15
 8008662:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008666:	ed93 7b00 	vldr	d7, [r3]
 800866a:	05f8      	lsls	r0, r7, #23
 800866c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008670:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008674:	d516      	bpl.n	80086a4 <_dtoa_r+0x354>
 8008676:	4b97      	ldr	r3, [pc, #604]	@ (80088d4 <_dtoa_r+0x584>)
 8008678:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800867c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008680:	f7f8 f8e4 	bl	800084c <__aeabi_ddiv>
 8008684:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008688:	f004 040f 	and.w	r4, r4, #15
 800868c:	2603      	movs	r6, #3
 800868e:	4d91      	ldr	r5, [pc, #580]	@ (80088d4 <_dtoa_r+0x584>)
 8008690:	b954      	cbnz	r4, 80086a8 <_dtoa_r+0x358>
 8008692:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008696:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800869a:	f7f8 f8d7 	bl	800084c <__aeabi_ddiv>
 800869e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086a2:	e028      	b.n	80086f6 <_dtoa_r+0x3a6>
 80086a4:	2602      	movs	r6, #2
 80086a6:	e7f2      	b.n	800868e <_dtoa_r+0x33e>
 80086a8:	07e1      	lsls	r1, r4, #31
 80086aa:	d508      	bpl.n	80086be <_dtoa_r+0x36e>
 80086ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80086b4:	f7f7 ffa0 	bl	80005f8 <__aeabi_dmul>
 80086b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086bc:	3601      	adds	r6, #1
 80086be:	1064      	asrs	r4, r4, #1
 80086c0:	3508      	adds	r5, #8
 80086c2:	e7e5      	b.n	8008690 <_dtoa_r+0x340>
 80086c4:	f000 80af 	beq.w	8008826 <_dtoa_r+0x4d6>
 80086c8:	427c      	negs	r4, r7
 80086ca:	4b81      	ldr	r3, [pc, #516]	@ (80088d0 <_dtoa_r+0x580>)
 80086cc:	4d81      	ldr	r5, [pc, #516]	@ (80088d4 <_dtoa_r+0x584>)
 80086ce:	f004 020f 	and.w	r2, r4, #15
 80086d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80086de:	f7f7 ff8b 	bl	80005f8 <__aeabi_dmul>
 80086e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086e6:	1124      	asrs	r4, r4, #4
 80086e8:	2300      	movs	r3, #0
 80086ea:	2602      	movs	r6, #2
 80086ec:	2c00      	cmp	r4, #0
 80086ee:	f040 808f 	bne.w	8008810 <_dtoa_r+0x4c0>
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d1d3      	bne.n	800869e <_dtoa_r+0x34e>
 80086f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	f000 8094 	beq.w	800882a <_dtoa_r+0x4da>
 8008702:	4b75      	ldr	r3, [pc, #468]	@ (80088d8 <_dtoa_r+0x588>)
 8008704:	2200      	movs	r2, #0
 8008706:	4620      	mov	r0, r4
 8008708:	4629      	mov	r1, r5
 800870a:	f7f8 f9e7 	bl	8000adc <__aeabi_dcmplt>
 800870e:	2800      	cmp	r0, #0
 8008710:	f000 808b 	beq.w	800882a <_dtoa_r+0x4da>
 8008714:	9b03      	ldr	r3, [sp, #12]
 8008716:	2b00      	cmp	r3, #0
 8008718:	f000 8087 	beq.w	800882a <_dtoa_r+0x4da>
 800871c:	f1bb 0f00 	cmp.w	fp, #0
 8008720:	dd34      	ble.n	800878c <_dtoa_r+0x43c>
 8008722:	4620      	mov	r0, r4
 8008724:	4b6d      	ldr	r3, [pc, #436]	@ (80088dc <_dtoa_r+0x58c>)
 8008726:	2200      	movs	r2, #0
 8008728:	4629      	mov	r1, r5
 800872a:	f7f7 ff65 	bl	80005f8 <__aeabi_dmul>
 800872e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008732:	f107 38ff 	add.w	r8, r7, #4294967295
 8008736:	3601      	adds	r6, #1
 8008738:	465c      	mov	r4, fp
 800873a:	4630      	mov	r0, r6
 800873c:	f7f7 fef2 	bl	8000524 <__aeabi_i2d>
 8008740:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008744:	f7f7 ff58 	bl	80005f8 <__aeabi_dmul>
 8008748:	4b65      	ldr	r3, [pc, #404]	@ (80088e0 <_dtoa_r+0x590>)
 800874a:	2200      	movs	r2, #0
 800874c:	f7f7 fd9e 	bl	800028c <__adddf3>
 8008750:	4605      	mov	r5, r0
 8008752:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008756:	2c00      	cmp	r4, #0
 8008758:	d16a      	bne.n	8008830 <_dtoa_r+0x4e0>
 800875a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800875e:	4b61      	ldr	r3, [pc, #388]	@ (80088e4 <_dtoa_r+0x594>)
 8008760:	2200      	movs	r2, #0
 8008762:	f7f7 fd91 	bl	8000288 <__aeabi_dsub>
 8008766:	4602      	mov	r2, r0
 8008768:	460b      	mov	r3, r1
 800876a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800876e:	462a      	mov	r2, r5
 8008770:	4633      	mov	r3, r6
 8008772:	f7f8 f9d1 	bl	8000b18 <__aeabi_dcmpgt>
 8008776:	2800      	cmp	r0, #0
 8008778:	f040 8298 	bne.w	8008cac <_dtoa_r+0x95c>
 800877c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008780:	462a      	mov	r2, r5
 8008782:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008786:	f7f8 f9a9 	bl	8000adc <__aeabi_dcmplt>
 800878a:	bb38      	cbnz	r0, 80087dc <_dtoa_r+0x48c>
 800878c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008790:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008794:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008796:	2b00      	cmp	r3, #0
 8008798:	f2c0 8157 	blt.w	8008a4a <_dtoa_r+0x6fa>
 800879c:	2f0e      	cmp	r7, #14
 800879e:	f300 8154 	bgt.w	8008a4a <_dtoa_r+0x6fa>
 80087a2:	4b4b      	ldr	r3, [pc, #300]	@ (80088d0 <_dtoa_r+0x580>)
 80087a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80087a8:	ed93 7b00 	vldr	d7, [r3]
 80087ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	ed8d 7b00 	vstr	d7, [sp]
 80087b4:	f280 80e5 	bge.w	8008982 <_dtoa_r+0x632>
 80087b8:	9b03      	ldr	r3, [sp, #12]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	f300 80e1 	bgt.w	8008982 <_dtoa_r+0x632>
 80087c0:	d10c      	bne.n	80087dc <_dtoa_r+0x48c>
 80087c2:	4b48      	ldr	r3, [pc, #288]	@ (80088e4 <_dtoa_r+0x594>)
 80087c4:	2200      	movs	r2, #0
 80087c6:	ec51 0b17 	vmov	r0, r1, d7
 80087ca:	f7f7 ff15 	bl	80005f8 <__aeabi_dmul>
 80087ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087d2:	f7f8 f997 	bl	8000b04 <__aeabi_dcmpge>
 80087d6:	2800      	cmp	r0, #0
 80087d8:	f000 8266 	beq.w	8008ca8 <_dtoa_r+0x958>
 80087dc:	2400      	movs	r4, #0
 80087de:	4625      	mov	r5, r4
 80087e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087e2:	4656      	mov	r6, sl
 80087e4:	ea6f 0803 	mvn.w	r8, r3
 80087e8:	2700      	movs	r7, #0
 80087ea:	4621      	mov	r1, r4
 80087ec:	4648      	mov	r0, r9
 80087ee:	f000 fcbf 	bl	8009170 <_Bfree>
 80087f2:	2d00      	cmp	r5, #0
 80087f4:	f000 80bd 	beq.w	8008972 <_dtoa_r+0x622>
 80087f8:	b12f      	cbz	r7, 8008806 <_dtoa_r+0x4b6>
 80087fa:	42af      	cmp	r7, r5
 80087fc:	d003      	beq.n	8008806 <_dtoa_r+0x4b6>
 80087fe:	4639      	mov	r1, r7
 8008800:	4648      	mov	r0, r9
 8008802:	f000 fcb5 	bl	8009170 <_Bfree>
 8008806:	4629      	mov	r1, r5
 8008808:	4648      	mov	r0, r9
 800880a:	f000 fcb1 	bl	8009170 <_Bfree>
 800880e:	e0b0      	b.n	8008972 <_dtoa_r+0x622>
 8008810:	07e2      	lsls	r2, r4, #31
 8008812:	d505      	bpl.n	8008820 <_dtoa_r+0x4d0>
 8008814:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008818:	f7f7 feee 	bl	80005f8 <__aeabi_dmul>
 800881c:	3601      	adds	r6, #1
 800881e:	2301      	movs	r3, #1
 8008820:	1064      	asrs	r4, r4, #1
 8008822:	3508      	adds	r5, #8
 8008824:	e762      	b.n	80086ec <_dtoa_r+0x39c>
 8008826:	2602      	movs	r6, #2
 8008828:	e765      	b.n	80086f6 <_dtoa_r+0x3a6>
 800882a:	9c03      	ldr	r4, [sp, #12]
 800882c:	46b8      	mov	r8, r7
 800882e:	e784      	b.n	800873a <_dtoa_r+0x3ea>
 8008830:	4b27      	ldr	r3, [pc, #156]	@ (80088d0 <_dtoa_r+0x580>)
 8008832:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008834:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008838:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800883c:	4454      	add	r4, sl
 800883e:	2900      	cmp	r1, #0
 8008840:	d054      	beq.n	80088ec <_dtoa_r+0x59c>
 8008842:	4929      	ldr	r1, [pc, #164]	@ (80088e8 <_dtoa_r+0x598>)
 8008844:	2000      	movs	r0, #0
 8008846:	f7f8 f801 	bl	800084c <__aeabi_ddiv>
 800884a:	4633      	mov	r3, r6
 800884c:	462a      	mov	r2, r5
 800884e:	f7f7 fd1b 	bl	8000288 <__aeabi_dsub>
 8008852:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008856:	4656      	mov	r6, sl
 8008858:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800885c:	f7f8 f97c 	bl	8000b58 <__aeabi_d2iz>
 8008860:	4605      	mov	r5, r0
 8008862:	f7f7 fe5f 	bl	8000524 <__aeabi_i2d>
 8008866:	4602      	mov	r2, r0
 8008868:	460b      	mov	r3, r1
 800886a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800886e:	f7f7 fd0b 	bl	8000288 <__aeabi_dsub>
 8008872:	3530      	adds	r5, #48	@ 0x30
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800887c:	f806 5b01 	strb.w	r5, [r6], #1
 8008880:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008884:	f7f8 f92a 	bl	8000adc <__aeabi_dcmplt>
 8008888:	2800      	cmp	r0, #0
 800888a:	d172      	bne.n	8008972 <_dtoa_r+0x622>
 800888c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008890:	4911      	ldr	r1, [pc, #68]	@ (80088d8 <_dtoa_r+0x588>)
 8008892:	2000      	movs	r0, #0
 8008894:	f7f7 fcf8 	bl	8000288 <__aeabi_dsub>
 8008898:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800889c:	f7f8 f91e 	bl	8000adc <__aeabi_dcmplt>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	f040 80b4 	bne.w	8008a0e <_dtoa_r+0x6be>
 80088a6:	42a6      	cmp	r6, r4
 80088a8:	f43f af70 	beq.w	800878c <_dtoa_r+0x43c>
 80088ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80088b0:	4b0a      	ldr	r3, [pc, #40]	@ (80088dc <_dtoa_r+0x58c>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	f7f7 fea0 	bl	80005f8 <__aeabi_dmul>
 80088b8:	4b08      	ldr	r3, [pc, #32]	@ (80088dc <_dtoa_r+0x58c>)
 80088ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80088be:	2200      	movs	r2, #0
 80088c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088c4:	f7f7 fe98 	bl	80005f8 <__aeabi_dmul>
 80088c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088cc:	e7c4      	b.n	8008858 <_dtoa_r+0x508>
 80088ce:	bf00      	nop
 80088d0:	0800a1e0 	.word	0x0800a1e0
 80088d4:	0800a1b8 	.word	0x0800a1b8
 80088d8:	3ff00000 	.word	0x3ff00000
 80088dc:	40240000 	.word	0x40240000
 80088e0:	401c0000 	.word	0x401c0000
 80088e4:	40140000 	.word	0x40140000
 80088e8:	3fe00000 	.word	0x3fe00000
 80088ec:	4631      	mov	r1, r6
 80088ee:	4628      	mov	r0, r5
 80088f0:	f7f7 fe82 	bl	80005f8 <__aeabi_dmul>
 80088f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80088f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80088fa:	4656      	mov	r6, sl
 80088fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008900:	f7f8 f92a 	bl	8000b58 <__aeabi_d2iz>
 8008904:	4605      	mov	r5, r0
 8008906:	f7f7 fe0d 	bl	8000524 <__aeabi_i2d>
 800890a:	4602      	mov	r2, r0
 800890c:	460b      	mov	r3, r1
 800890e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008912:	f7f7 fcb9 	bl	8000288 <__aeabi_dsub>
 8008916:	3530      	adds	r5, #48	@ 0x30
 8008918:	f806 5b01 	strb.w	r5, [r6], #1
 800891c:	4602      	mov	r2, r0
 800891e:	460b      	mov	r3, r1
 8008920:	42a6      	cmp	r6, r4
 8008922:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008926:	f04f 0200 	mov.w	r2, #0
 800892a:	d124      	bne.n	8008976 <_dtoa_r+0x626>
 800892c:	4baf      	ldr	r3, [pc, #700]	@ (8008bec <_dtoa_r+0x89c>)
 800892e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008932:	f7f7 fcab 	bl	800028c <__adddf3>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800893e:	f7f8 f8eb 	bl	8000b18 <__aeabi_dcmpgt>
 8008942:	2800      	cmp	r0, #0
 8008944:	d163      	bne.n	8008a0e <_dtoa_r+0x6be>
 8008946:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800894a:	49a8      	ldr	r1, [pc, #672]	@ (8008bec <_dtoa_r+0x89c>)
 800894c:	2000      	movs	r0, #0
 800894e:	f7f7 fc9b 	bl	8000288 <__aeabi_dsub>
 8008952:	4602      	mov	r2, r0
 8008954:	460b      	mov	r3, r1
 8008956:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800895a:	f7f8 f8bf 	bl	8000adc <__aeabi_dcmplt>
 800895e:	2800      	cmp	r0, #0
 8008960:	f43f af14 	beq.w	800878c <_dtoa_r+0x43c>
 8008964:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008966:	1e73      	subs	r3, r6, #1
 8008968:	9313      	str	r3, [sp, #76]	@ 0x4c
 800896a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800896e:	2b30      	cmp	r3, #48	@ 0x30
 8008970:	d0f8      	beq.n	8008964 <_dtoa_r+0x614>
 8008972:	4647      	mov	r7, r8
 8008974:	e03b      	b.n	80089ee <_dtoa_r+0x69e>
 8008976:	4b9e      	ldr	r3, [pc, #632]	@ (8008bf0 <_dtoa_r+0x8a0>)
 8008978:	f7f7 fe3e 	bl	80005f8 <__aeabi_dmul>
 800897c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008980:	e7bc      	b.n	80088fc <_dtoa_r+0x5ac>
 8008982:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008986:	4656      	mov	r6, sl
 8008988:	e9dd 2300 	ldrd	r2, r3, [sp]
 800898c:	4620      	mov	r0, r4
 800898e:	4629      	mov	r1, r5
 8008990:	f7f7 ff5c 	bl	800084c <__aeabi_ddiv>
 8008994:	f7f8 f8e0 	bl	8000b58 <__aeabi_d2iz>
 8008998:	4680      	mov	r8, r0
 800899a:	f7f7 fdc3 	bl	8000524 <__aeabi_i2d>
 800899e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089a2:	f7f7 fe29 	bl	80005f8 <__aeabi_dmul>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	4620      	mov	r0, r4
 80089ac:	4629      	mov	r1, r5
 80089ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80089b2:	f7f7 fc69 	bl	8000288 <__aeabi_dsub>
 80089b6:	f806 4b01 	strb.w	r4, [r6], #1
 80089ba:	9d03      	ldr	r5, [sp, #12]
 80089bc:	eba6 040a 	sub.w	r4, r6, sl
 80089c0:	42a5      	cmp	r5, r4
 80089c2:	4602      	mov	r2, r0
 80089c4:	460b      	mov	r3, r1
 80089c6:	d133      	bne.n	8008a30 <_dtoa_r+0x6e0>
 80089c8:	f7f7 fc60 	bl	800028c <__adddf3>
 80089cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089d0:	4604      	mov	r4, r0
 80089d2:	460d      	mov	r5, r1
 80089d4:	f7f8 f8a0 	bl	8000b18 <__aeabi_dcmpgt>
 80089d8:	b9c0      	cbnz	r0, 8008a0c <_dtoa_r+0x6bc>
 80089da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80089de:	4620      	mov	r0, r4
 80089e0:	4629      	mov	r1, r5
 80089e2:	f7f8 f871 	bl	8000ac8 <__aeabi_dcmpeq>
 80089e6:	b110      	cbz	r0, 80089ee <_dtoa_r+0x69e>
 80089e8:	f018 0f01 	tst.w	r8, #1
 80089ec:	d10e      	bne.n	8008a0c <_dtoa_r+0x6bc>
 80089ee:	9902      	ldr	r1, [sp, #8]
 80089f0:	4648      	mov	r0, r9
 80089f2:	f000 fbbd 	bl	8009170 <_Bfree>
 80089f6:	2300      	movs	r3, #0
 80089f8:	7033      	strb	r3, [r6, #0]
 80089fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80089fc:	3701      	adds	r7, #1
 80089fe:	601f      	str	r7, [r3, #0]
 8008a00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	f000 824b 	beq.w	8008e9e <_dtoa_r+0xb4e>
 8008a08:	601e      	str	r6, [r3, #0]
 8008a0a:	e248      	b.n	8008e9e <_dtoa_r+0xb4e>
 8008a0c:	46b8      	mov	r8, r7
 8008a0e:	4633      	mov	r3, r6
 8008a10:	461e      	mov	r6, r3
 8008a12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a16:	2a39      	cmp	r2, #57	@ 0x39
 8008a18:	d106      	bne.n	8008a28 <_dtoa_r+0x6d8>
 8008a1a:	459a      	cmp	sl, r3
 8008a1c:	d1f8      	bne.n	8008a10 <_dtoa_r+0x6c0>
 8008a1e:	2230      	movs	r2, #48	@ 0x30
 8008a20:	f108 0801 	add.w	r8, r8, #1
 8008a24:	f88a 2000 	strb.w	r2, [sl]
 8008a28:	781a      	ldrb	r2, [r3, #0]
 8008a2a:	3201      	adds	r2, #1
 8008a2c:	701a      	strb	r2, [r3, #0]
 8008a2e:	e7a0      	b.n	8008972 <_dtoa_r+0x622>
 8008a30:	4b6f      	ldr	r3, [pc, #444]	@ (8008bf0 <_dtoa_r+0x8a0>)
 8008a32:	2200      	movs	r2, #0
 8008a34:	f7f7 fde0 	bl	80005f8 <__aeabi_dmul>
 8008a38:	2200      	movs	r2, #0
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	4604      	mov	r4, r0
 8008a3e:	460d      	mov	r5, r1
 8008a40:	f7f8 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d09f      	beq.n	8008988 <_dtoa_r+0x638>
 8008a48:	e7d1      	b.n	80089ee <_dtoa_r+0x69e>
 8008a4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a4c:	2a00      	cmp	r2, #0
 8008a4e:	f000 80ea 	beq.w	8008c26 <_dtoa_r+0x8d6>
 8008a52:	9a07      	ldr	r2, [sp, #28]
 8008a54:	2a01      	cmp	r2, #1
 8008a56:	f300 80cd 	bgt.w	8008bf4 <_dtoa_r+0x8a4>
 8008a5a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008a5c:	2a00      	cmp	r2, #0
 8008a5e:	f000 80c1 	beq.w	8008be4 <_dtoa_r+0x894>
 8008a62:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008a66:	9c08      	ldr	r4, [sp, #32]
 8008a68:	9e00      	ldr	r6, [sp, #0]
 8008a6a:	9a00      	ldr	r2, [sp, #0]
 8008a6c:	441a      	add	r2, r3
 8008a6e:	9200      	str	r2, [sp, #0]
 8008a70:	9a06      	ldr	r2, [sp, #24]
 8008a72:	2101      	movs	r1, #1
 8008a74:	441a      	add	r2, r3
 8008a76:	4648      	mov	r0, r9
 8008a78:	9206      	str	r2, [sp, #24]
 8008a7a:	f000 fc2d 	bl	80092d8 <__i2b>
 8008a7e:	4605      	mov	r5, r0
 8008a80:	b166      	cbz	r6, 8008a9c <_dtoa_r+0x74c>
 8008a82:	9b06      	ldr	r3, [sp, #24]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	dd09      	ble.n	8008a9c <_dtoa_r+0x74c>
 8008a88:	42b3      	cmp	r3, r6
 8008a8a:	9a00      	ldr	r2, [sp, #0]
 8008a8c:	bfa8      	it	ge
 8008a8e:	4633      	movge	r3, r6
 8008a90:	1ad2      	subs	r2, r2, r3
 8008a92:	9200      	str	r2, [sp, #0]
 8008a94:	9a06      	ldr	r2, [sp, #24]
 8008a96:	1af6      	subs	r6, r6, r3
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	9306      	str	r3, [sp, #24]
 8008a9c:	9b08      	ldr	r3, [sp, #32]
 8008a9e:	b30b      	cbz	r3, 8008ae4 <_dtoa_r+0x794>
 8008aa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	f000 80c6 	beq.w	8008c34 <_dtoa_r+0x8e4>
 8008aa8:	2c00      	cmp	r4, #0
 8008aaa:	f000 80c0 	beq.w	8008c2e <_dtoa_r+0x8de>
 8008aae:	4629      	mov	r1, r5
 8008ab0:	4622      	mov	r2, r4
 8008ab2:	4648      	mov	r0, r9
 8008ab4:	f000 fcc8 	bl	8009448 <__pow5mult>
 8008ab8:	9a02      	ldr	r2, [sp, #8]
 8008aba:	4601      	mov	r1, r0
 8008abc:	4605      	mov	r5, r0
 8008abe:	4648      	mov	r0, r9
 8008ac0:	f000 fc20 	bl	8009304 <__multiply>
 8008ac4:	9902      	ldr	r1, [sp, #8]
 8008ac6:	4680      	mov	r8, r0
 8008ac8:	4648      	mov	r0, r9
 8008aca:	f000 fb51 	bl	8009170 <_Bfree>
 8008ace:	9b08      	ldr	r3, [sp, #32]
 8008ad0:	1b1b      	subs	r3, r3, r4
 8008ad2:	9308      	str	r3, [sp, #32]
 8008ad4:	f000 80b1 	beq.w	8008c3a <_dtoa_r+0x8ea>
 8008ad8:	9a08      	ldr	r2, [sp, #32]
 8008ada:	4641      	mov	r1, r8
 8008adc:	4648      	mov	r0, r9
 8008ade:	f000 fcb3 	bl	8009448 <__pow5mult>
 8008ae2:	9002      	str	r0, [sp, #8]
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	4648      	mov	r0, r9
 8008ae8:	f000 fbf6 	bl	80092d8 <__i2b>
 8008aec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008aee:	4604      	mov	r4, r0
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f000 81d8 	beq.w	8008ea6 <_dtoa_r+0xb56>
 8008af6:	461a      	mov	r2, r3
 8008af8:	4601      	mov	r1, r0
 8008afa:	4648      	mov	r0, r9
 8008afc:	f000 fca4 	bl	8009448 <__pow5mult>
 8008b00:	9b07      	ldr	r3, [sp, #28]
 8008b02:	2b01      	cmp	r3, #1
 8008b04:	4604      	mov	r4, r0
 8008b06:	f300 809f 	bgt.w	8008c48 <_dtoa_r+0x8f8>
 8008b0a:	9b04      	ldr	r3, [sp, #16]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f040 8097 	bne.w	8008c40 <_dtoa_r+0x8f0>
 8008b12:	9b05      	ldr	r3, [sp, #20]
 8008b14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f040 8093 	bne.w	8008c44 <_dtoa_r+0x8f4>
 8008b1e:	9b05      	ldr	r3, [sp, #20]
 8008b20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b24:	0d1b      	lsrs	r3, r3, #20
 8008b26:	051b      	lsls	r3, r3, #20
 8008b28:	b133      	cbz	r3, 8008b38 <_dtoa_r+0x7e8>
 8008b2a:	9b00      	ldr	r3, [sp, #0]
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	9300      	str	r3, [sp, #0]
 8008b30:	9b06      	ldr	r3, [sp, #24]
 8008b32:	3301      	adds	r3, #1
 8008b34:	9306      	str	r3, [sp, #24]
 8008b36:	2301      	movs	r3, #1
 8008b38:	9308      	str	r3, [sp, #32]
 8008b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f000 81b8 	beq.w	8008eb2 <_dtoa_r+0xb62>
 8008b42:	6923      	ldr	r3, [r4, #16]
 8008b44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b48:	6918      	ldr	r0, [r3, #16]
 8008b4a:	f000 fb79 	bl	8009240 <__hi0bits>
 8008b4e:	f1c0 0020 	rsb	r0, r0, #32
 8008b52:	9b06      	ldr	r3, [sp, #24]
 8008b54:	4418      	add	r0, r3
 8008b56:	f010 001f 	ands.w	r0, r0, #31
 8008b5a:	f000 8082 	beq.w	8008c62 <_dtoa_r+0x912>
 8008b5e:	f1c0 0320 	rsb	r3, r0, #32
 8008b62:	2b04      	cmp	r3, #4
 8008b64:	dd73      	ble.n	8008c4e <_dtoa_r+0x8fe>
 8008b66:	9b00      	ldr	r3, [sp, #0]
 8008b68:	f1c0 001c 	rsb	r0, r0, #28
 8008b6c:	4403      	add	r3, r0
 8008b6e:	9300      	str	r3, [sp, #0]
 8008b70:	9b06      	ldr	r3, [sp, #24]
 8008b72:	4403      	add	r3, r0
 8008b74:	4406      	add	r6, r0
 8008b76:	9306      	str	r3, [sp, #24]
 8008b78:	9b00      	ldr	r3, [sp, #0]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	dd05      	ble.n	8008b8a <_dtoa_r+0x83a>
 8008b7e:	9902      	ldr	r1, [sp, #8]
 8008b80:	461a      	mov	r2, r3
 8008b82:	4648      	mov	r0, r9
 8008b84:	f000 fcba 	bl	80094fc <__lshift>
 8008b88:	9002      	str	r0, [sp, #8]
 8008b8a:	9b06      	ldr	r3, [sp, #24]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	dd05      	ble.n	8008b9c <_dtoa_r+0x84c>
 8008b90:	4621      	mov	r1, r4
 8008b92:	461a      	mov	r2, r3
 8008b94:	4648      	mov	r0, r9
 8008b96:	f000 fcb1 	bl	80094fc <__lshift>
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d061      	beq.n	8008c66 <_dtoa_r+0x916>
 8008ba2:	9802      	ldr	r0, [sp, #8]
 8008ba4:	4621      	mov	r1, r4
 8008ba6:	f000 fd15 	bl	80095d4 <__mcmp>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	da5b      	bge.n	8008c66 <_dtoa_r+0x916>
 8008bae:	2300      	movs	r3, #0
 8008bb0:	9902      	ldr	r1, [sp, #8]
 8008bb2:	220a      	movs	r2, #10
 8008bb4:	4648      	mov	r0, r9
 8008bb6:	f000 fafd 	bl	80091b4 <__multadd>
 8008bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bbc:	9002      	str	r0, [sp, #8]
 8008bbe:	f107 38ff 	add.w	r8, r7, #4294967295
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	f000 8177 	beq.w	8008eb6 <_dtoa_r+0xb66>
 8008bc8:	4629      	mov	r1, r5
 8008bca:	2300      	movs	r3, #0
 8008bcc:	220a      	movs	r2, #10
 8008bce:	4648      	mov	r0, r9
 8008bd0:	f000 faf0 	bl	80091b4 <__multadd>
 8008bd4:	f1bb 0f00 	cmp.w	fp, #0
 8008bd8:	4605      	mov	r5, r0
 8008bda:	dc6f      	bgt.n	8008cbc <_dtoa_r+0x96c>
 8008bdc:	9b07      	ldr	r3, [sp, #28]
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	dc49      	bgt.n	8008c76 <_dtoa_r+0x926>
 8008be2:	e06b      	b.n	8008cbc <_dtoa_r+0x96c>
 8008be4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008be6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008bea:	e73c      	b.n	8008a66 <_dtoa_r+0x716>
 8008bec:	3fe00000 	.word	0x3fe00000
 8008bf0:	40240000 	.word	0x40240000
 8008bf4:	9b03      	ldr	r3, [sp, #12]
 8008bf6:	1e5c      	subs	r4, r3, #1
 8008bf8:	9b08      	ldr	r3, [sp, #32]
 8008bfa:	42a3      	cmp	r3, r4
 8008bfc:	db09      	blt.n	8008c12 <_dtoa_r+0x8c2>
 8008bfe:	1b1c      	subs	r4, r3, r4
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	f6bf af30 	bge.w	8008a68 <_dtoa_r+0x718>
 8008c08:	9b00      	ldr	r3, [sp, #0]
 8008c0a:	9a03      	ldr	r2, [sp, #12]
 8008c0c:	1a9e      	subs	r6, r3, r2
 8008c0e:	2300      	movs	r3, #0
 8008c10:	e72b      	b.n	8008a6a <_dtoa_r+0x71a>
 8008c12:	9b08      	ldr	r3, [sp, #32]
 8008c14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008c16:	9408      	str	r4, [sp, #32]
 8008c18:	1ae3      	subs	r3, r4, r3
 8008c1a:	441a      	add	r2, r3
 8008c1c:	9e00      	ldr	r6, [sp, #0]
 8008c1e:	9b03      	ldr	r3, [sp, #12]
 8008c20:	920d      	str	r2, [sp, #52]	@ 0x34
 8008c22:	2400      	movs	r4, #0
 8008c24:	e721      	b.n	8008a6a <_dtoa_r+0x71a>
 8008c26:	9c08      	ldr	r4, [sp, #32]
 8008c28:	9e00      	ldr	r6, [sp, #0]
 8008c2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008c2c:	e728      	b.n	8008a80 <_dtoa_r+0x730>
 8008c2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008c32:	e751      	b.n	8008ad8 <_dtoa_r+0x788>
 8008c34:	9a08      	ldr	r2, [sp, #32]
 8008c36:	9902      	ldr	r1, [sp, #8]
 8008c38:	e750      	b.n	8008adc <_dtoa_r+0x78c>
 8008c3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8008c3e:	e751      	b.n	8008ae4 <_dtoa_r+0x794>
 8008c40:	2300      	movs	r3, #0
 8008c42:	e779      	b.n	8008b38 <_dtoa_r+0x7e8>
 8008c44:	9b04      	ldr	r3, [sp, #16]
 8008c46:	e777      	b.n	8008b38 <_dtoa_r+0x7e8>
 8008c48:	2300      	movs	r3, #0
 8008c4a:	9308      	str	r3, [sp, #32]
 8008c4c:	e779      	b.n	8008b42 <_dtoa_r+0x7f2>
 8008c4e:	d093      	beq.n	8008b78 <_dtoa_r+0x828>
 8008c50:	9a00      	ldr	r2, [sp, #0]
 8008c52:	331c      	adds	r3, #28
 8008c54:	441a      	add	r2, r3
 8008c56:	9200      	str	r2, [sp, #0]
 8008c58:	9a06      	ldr	r2, [sp, #24]
 8008c5a:	441a      	add	r2, r3
 8008c5c:	441e      	add	r6, r3
 8008c5e:	9206      	str	r2, [sp, #24]
 8008c60:	e78a      	b.n	8008b78 <_dtoa_r+0x828>
 8008c62:	4603      	mov	r3, r0
 8008c64:	e7f4      	b.n	8008c50 <_dtoa_r+0x900>
 8008c66:	9b03      	ldr	r3, [sp, #12]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	46b8      	mov	r8, r7
 8008c6c:	dc20      	bgt.n	8008cb0 <_dtoa_r+0x960>
 8008c6e:	469b      	mov	fp, r3
 8008c70:	9b07      	ldr	r3, [sp, #28]
 8008c72:	2b02      	cmp	r3, #2
 8008c74:	dd1e      	ble.n	8008cb4 <_dtoa_r+0x964>
 8008c76:	f1bb 0f00 	cmp.w	fp, #0
 8008c7a:	f47f adb1 	bne.w	80087e0 <_dtoa_r+0x490>
 8008c7e:	4621      	mov	r1, r4
 8008c80:	465b      	mov	r3, fp
 8008c82:	2205      	movs	r2, #5
 8008c84:	4648      	mov	r0, r9
 8008c86:	f000 fa95 	bl	80091b4 <__multadd>
 8008c8a:	4601      	mov	r1, r0
 8008c8c:	4604      	mov	r4, r0
 8008c8e:	9802      	ldr	r0, [sp, #8]
 8008c90:	f000 fca0 	bl	80095d4 <__mcmp>
 8008c94:	2800      	cmp	r0, #0
 8008c96:	f77f ada3 	ble.w	80087e0 <_dtoa_r+0x490>
 8008c9a:	4656      	mov	r6, sl
 8008c9c:	2331      	movs	r3, #49	@ 0x31
 8008c9e:	f806 3b01 	strb.w	r3, [r6], #1
 8008ca2:	f108 0801 	add.w	r8, r8, #1
 8008ca6:	e59f      	b.n	80087e8 <_dtoa_r+0x498>
 8008ca8:	9c03      	ldr	r4, [sp, #12]
 8008caa:	46b8      	mov	r8, r7
 8008cac:	4625      	mov	r5, r4
 8008cae:	e7f4      	b.n	8008c9a <_dtoa_r+0x94a>
 8008cb0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008cb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	f000 8101 	beq.w	8008ebe <_dtoa_r+0xb6e>
 8008cbc:	2e00      	cmp	r6, #0
 8008cbe:	dd05      	ble.n	8008ccc <_dtoa_r+0x97c>
 8008cc0:	4629      	mov	r1, r5
 8008cc2:	4632      	mov	r2, r6
 8008cc4:	4648      	mov	r0, r9
 8008cc6:	f000 fc19 	bl	80094fc <__lshift>
 8008cca:	4605      	mov	r5, r0
 8008ccc:	9b08      	ldr	r3, [sp, #32]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d05c      	beq.n	8008d8c <_dtoa_r+0xa3c>
 8008cd2:	6869      	ldr	r1, [r5, #4]
 8008cd4:	4648      	mov	r0, r9
 8008cd6:	f000 fa0b 	bl	80090f0 <_Balloc>
 8008cda:	4606      	mov	r6, r0
 8008cdc:	b928      	cbnz	r0, 8008cea <_dtoa_r+0x99a>
 8008cde:	4b82      	ldr	r3, [pc, #520]	@ (8008ee8 <_dtoa_r+0xb98>)
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008ce6:	f7ff bb4a 	b.w	800837e <_dtoa_r+0x2e>
 8008cea:	692a      	ldr	r2, [r5, #16]
 8008cec:	3202      	adds	r2, #2
 8008cee:	0092      	lsls	r2, r2, #2
 8008cf0:	f105 010c 	add.w	r1, r5, #12
 8008cf4:	300c      	adds	r0, #12
 8008cf6:	f7ff fa94 	bl	8008222 <memcpy>
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	4631      	mov	r1, r6
 8008cfe:	4648      	mov	r0, r9
 8008d00:	f000 fbfc 	bl	80094fc <__lshift>
 8008d04:	f10a 0301 	add.w	r3, sl, #1
 8008d08:	9300      	str	r3, [sp, #0]
 8008d0a:	eb0a 030b 	add.w	r3, sl, fp
 8008d0e:	9308      	str	r3, [sp, #32]
 8008d10:	9b04      	ldr	r3, [sp, #16]
 8008d12:	f003 0301 	and.w	r3, r3, #1
 8008d16:	462f      	mov	r7, r5
 8008d18:	9306      	str	r3, [sp, #24]
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	9b00      	ldr	r3, [sp, #0]
 8008d1e:	9802      	ldr	r0, [sp, #8]
 8008d20:	4621      	mov	r1, r4
 8008d22:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d26:	f7ff fa8a 	bl	800823e <quorem>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	3330      	adds	r3, #48	@ 0x30
 8008d2e:	9003      	str	r0, [sp, #12]
 8008d30:	4639      	mov	r1, r7
 8008d32:	9802      	ldr	r0, [sp, #8]
 8008d34:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d36:	f000 fc4d 	bl	80095d4 <__mcmp>
 8008d3a:	462a      	mov	r2, r5
 8008d3c:	9004      	str	r0, [sp, #16]
 8008d3e:	4621      	mov	r1, r4
 8008d40:	4648      	mov	r0, r9
 8008d42:	f000 fc63 	bl	800960c <__mdiff>
 8008d46:	68c2      	ldr	r2, [r0, #12]
 8008d48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d4a:	4606      	mov	r6, r0
 8008d4c:	bb02      	cbnz	r2, 8008d90 <_dtoa_r+0xa40>
 8008d4e:	4601      	mov	r1, r0
 8008d50:	9802      	ldr	r0, [sp, #8]
 8008d52:	f000 fc3f 	bl	80095d4 <__mcmp>
 8008d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d58:	4602      	mov	r2, r0
 8008d5a:	4631      	mov	r1, r6
 8008d5c:	4648      	mov	r0, r9
 8008d5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008d60:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d62:	f000 fa05 	bl	8009170 <_Bfree>
 8008d66:	9b07      	ldr	r3, [sp, #28]
 8008d68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008d6a:	9e00      	ldr	r6, [sp, #0]
 8008d6c:	ea42 0103 	orr.w	r1, r2, r3
 8008d70:	9b06      	ldr	r3, [sp, #24]
 8008d72:	4319      	orrs	r1, r3
 8008d74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d76:	d10d      	bne.n	8008d94 <_dtoa_r+0xa44>
 8008d78:	2b39      	cmp	r3, #57	@ 0x39
 8008d7a:	d027      	beq.n	8008dcc <_dtoa_r+0xa7c>
 8008d7c:	9a04      	ldr	r2, [sp, #16]
 8008d7e:	2a00      	cmp	r2, #0
 8008d80:	dd01      	ble.n	8008d86 <_dtoa_r+0xa36>
 8008d82:	9b03      	ldr	r3, [sp, #12]
 8008d84:	3331      	adds	r3, #49	@ 0x31
 8008d86:	f88b 3000 	strb.w	r3, [fp]
 8008d8a:	e52e      	b.n	80087ea <_dtoa_r+0x49a>
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	e7b9      	b.n	8008d04 <_dtoa_r+0x9b4>
 8008d90:	2201      	movs	r2, #1
 8008d92:	e7e2      	b.n	8008d5a <_dtoa_r+0xa0a>
 8008d94:	9904      	ldr	r1, [sp, #16]
 8008d96:	2900      	cmp	r1, #0
 8008d98:	db04      	blt.n	8008da4 <_dtoa_r+0xa54>
 8008d9a:	9807      	ldr	r0, [sp, #28]
 8008d9c:	4301      	orrs	r1, r0
 8008d9e:	9806      	ldr	r0, [sp, #24]
 8008da0:	4301      	orrs	r1, r0
 8008da2:	d120      	bne.n	8008de6 <_dtoa_r+0xa96>
 8008da4:	2a00      	cmp	r2, #0
 8008da6:	ddee      	ble.n	8008d86 <_dtoa_r+0xa36>
 8008da8:	9902      	ldr	r1, [sp, #8]
 8008daa:	9300      	str	r3, [sp, #0]
 8008dac:	2201      	movs	r2, #1
 8008dae:	4648      	mov	r0, r9
 8008db0:	f000 fba4 	bl	80094fc <__lshift>
 8008db4:	4621      	mov	r1, r4
 8008db6:	9002      	str	r0, [sp, #8]
 8008db8:	f000 fc0c 	bl	80095d4 <__mcmp>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	9b00      	ldr	r3, [sp, #0]
 8008dc0:	dc02      	bgt.n	8008dc8 <_dtoa_r+0xa78>
 8008dc2:	d1e0      	bne.n	8008d86 <_dtoa_r+0xa36>
 8008dc4:	07da      	lsls	r2, r3, #31
 8008dc6:	d5de      	bpl.n	8008d86 <_dtoa_r+0xa36>
 8008dc8:	2b39      	cmp	r3, #57	@ 0x39
 8008dca:	d1da      	bne.n	8008d82 <_dtoa_r+0xa32>
 8008dcc:	2339      	movs	r3, #57	@ 0x39
 8008dce:	f88b 3000 	strb.w	r3, [fp]
 8008dd2:	4633      	mov	r3, r6
 8008dd4:	461e      	mov	r6, r3
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008ddc:	2a39      	cmp	r2, #57	@ 0x39
 8008dde:	d04e      	beq.n	8008e7e <_dtoa_r+0xb2e>
 8008de0:	3201      	adds	r2, #1
 8008de2:	701a      	strb	r2, [r3, #0]
 8008de4:	e501      	b.n	80087ea <_dtoa_r+0x49a>
 8008de6:	2a00      	cmp	r2, #0
 8008de8:	dd03      	ble.n	8008df2 <_dtoa_r+0xaa2>
 8008dea:	2b39      	cmp	r3, #57	@ 0x39
 8008dec:	d0ee      	beq.n	8008dcc <_dtoa_r+0xa7c>
 8008dee:	3301      	adds	r3, #1
 8008df0:	e7c9      	b.n	8008d86 <_dtoa_r+0xa36>
 8008df2:	9a00      	ldr	r2, [sp, #0]
 8008df4:	9908      	ldr	r1, [sp, #32]
 8008df6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008dfa:	428a      	cmp	r2, r1
 8008dfc:	d028      	beq.n	8008e50 <_dtoa_r+0xb00>
 8008dfe:	9902      	ldr	r1, [sp, #8]
 8008e00:	2300      	movs	r3, #0
 8008e02:	220a      	movs	r2, #10
 8008e04:	4648      	mov	r0, r9
 8008e06:	f000 f9d5 	bl	80091b4 <__multadd>
 8008e0a:	42af      	cmp	r7, r5
 8008e0c:	9002      	str	r0, [sp, #8]
 8008e0e:	f04f 0300 	mov.w	r3, #0
 8008e12:	f04f 020a 	mov.w	r2, #10
 8008e16:	4639      	mov	r1, r7
 8008e18:	4648      	mov	r0, r9
 8008e1a:	d107      	bne.n	8008e2c <_dtoa_r+0xadc>
 8008e1c:	f000 f9ca 	bl	80091b4 <__multadd>
 8008e20:	4607      	mov	r7, r0
 8008e22:	4605      	mov	r5, r0
 8008e24:	9b00      	ldr	r3, [sp, #0]
 8008e26:	3301      	adds	r3, #1
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	e777      	b.n	8008d1c <_dtoa_r+0x9cc>
 8008e2c:	f000 f9c2 	bl	80091b4 <__multadd>
 8008e30:	4629      	mov	r1, r5
 8008e32:	4607      	mov	r7, r0
 8008e34:	2300      	movs	r3, #0
 8008e36:	220a      	movs	r2, #10
 8008e38:	4648      	mov	r0, r9
 8008e3a:	f000 f9bb 	bl	80091b4 <__multadd>
 8008e3e:	4605      	mov	r5, r0
 8008e40:	e7f0      	b.n	8008e24 <_dtoa_r+0xad4>
 8008e42:	f1bb 0f00 	cmp.w	fp, #0
 8008e46:	bfcc      	ite	gt
 8008e48:	465e      	movgt	r6, fp
 8008e4a:	2601      	movle	r6, #1
 8008e4c:	4456      	add	r6, sl
 8008e4e:	2700      	movs	r7, #0
 8008e50:	9902      	ldr	r1, [sp, #8]
 8008e52:	9300      	str	r3, [sp, #0]
 8008e54:	2201      	movs	r2, #1
 8008e56:	4648      	mov	r0, r9
 8008e58:	f000 fb50 	bl	80094fc <__lshift>
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	9002      	str	r0, [sp, #8]
 8008e60:	f000 fbb8 	bl	80095d4 <__mcmp>
 8008e64:	2800      	cmp	r0, #0
 8008e66:	dcb4      	bgt.n	8008dd2 <_dtoa_r+0xa82>
 8008e68:	d102      	bne.n	8008e70 <_dtoa_r+0xb20>
 8008e6a:	9b00      	ldr	r3, [sp, #0]
 8008e6c:	07db      	lsls	r3, r3, #31
 8008e6e:	d4b0      	bmi.n	8008dd2 <_dtoa_r+0xa82>
 8008e70:	4633      	mov	r3, r6
 8008e72:	461e      	mov	r6, r3
 8008e74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e78:	2a30      	cmp	r2, #48	@ 0x30
 8008e7a:	d0fa      	beq.n	8008e72 <_dtoa_r+0xb22>
 8008e7c:	e4b5      	b.n	80087ea <_dtoa_r+0x49a>
 8008e7e:	459a      	cmp	sl, r3
 8008e80:	d1a8      	bne.n	8008dd4 <_dtoa_r+0xa84>
 8008e82:	2331      	movs	r3, #49	@ 0x31
 8008e84:	f108 0801 	add.w	r8, r8, #1
 8008e88:	f88a 3000 	strb.w	r3, [sl]
 8008e8c:	e4ad      	b.n	80087ea <_dtoa_r+0x49a>
 8008e8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008eec <_dtoa_r+0xb9c>
 8008e94:	b11b      	cbz	r3, 8008e9e <_dtoa_r+0xb4e>
 8008e96:	f10a 0308 	add.w	r3, sl, #8
 8008e9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008e9c:	6013      	str	r3, [r2, #0]
 8008e9e:	4650      	mov	r0, sl
 8008ea0:	b017      	add	sp, #92	@ 0x5c
 8008ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea6:	9b07      	ldr	r3, [sp, #28]
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	f77f ae2e 	ble.w	8008b0a <_dtoa_r+0x7ba>
 8008eae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008eb0:	9308      	str	r3, [sp, #32]
 8008eb2:	2001      	movs	r0, #1
 8008eb4:	e64d      	b.n	8008b52 <_dtoa_r+0x802>
 8008eb6:	f1bb 0f00 	cmp.w	fp, #0
 8008eba:	f77f aed9 	ble.w	8008c70 <_dtoa_r+0x920>
 8008ebe:	4656      	mov	r6, sl
 8008ec0:	9802      	ldr	r0, [sp, #8]
 8008ec2:	4621      	mov	r1, r4
 8008ec4:	f7ff f9bb 	bl	800823e <quorem>
 8008ec8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008ecc:	f806 3b01 	strb.w	r3, [r6], #1
 8008ed0:	eba6 020a 	sub.w	r2, r6, sl
 8008ed4:	4593      	cmp	fp, r2
 8008ed6:	ddb4      	ble.n	8008e42 <_dtoa_r+0xaf2>
 8008ed8:	9902      	ldr	r1, [sp, #8]
 8008eda:	2300      	movs	r3, #0
 8008edc:	220a      	movs	r2, #10
 8008ede:	4648      	mov	r0, r9
 8008ee0:	f000 f968 	bl	80091b4 <__multadd>
 8008ee4:	9002      	str	r0, [sp, #8]
 8008ee6:	e7eb      	b.n	8008ec0 <_dtoa_r+0xb70>
 8008ee8:	0800a0e4 	.word	0x0800a0e4
 8008eec:	0800a068 	.word	0x0800a068

08008ef0 <_free_r>:
 8008ef0:	b538      	push	{r3, r4, r5, lr}
 8008ef2:	4605      	mov	r5, r0
 8008ef4:	2900      	cmp	r1, #0
 8008ef6:	d041      	beq.n	8008f7c <_free_r+0x8c>
 8008ef8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008efc:	1f0c      	subs	r4, r1, #4
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	bfb8      	it	lt
 8008f02:	18e4      	addlt	r4, r4, r3
 8008f04:	f000 f8e8 	bl	80090d8 <__malloc_lock>
 8008f08:	4a1d      	ldr	r2, [pc, #116]	@ (8008f80 <_free_r+0x90>)
 8008f0a:	6813      	ldr	r3, [r2, #0]
 8008f0c:	b933      	cbnz	r3, 8008f1c <_free_r+0x2c>
 8008f0e:	6063      	str	r3, [r4, #4]
 8008f10:	6014      	str	r4, [r2, #0]
 8008f12:	4628      	mov	r0, r5
 8008f14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f18:	f000 b8e4 	b.w	80090e4 <__malloc_unlock>
 8008f1c:	42a3      	cmp	r3, r4
 8008f1e:	d908      	bls.n	8008f32 <_free_r+0x42>
 8008f20:	6820      	ldr	r0, [r4, #0]
 8008f22:	1821      	adds	r1, r4, r0
 8008f24:	428b      	cmp	r3, r1
 8008f26:	bf01      	itttt	eq
 8008f28:	6819      	ldreq	r1, [r3, #0]
 8008f2a:	685b      	ldreq	r3, [r3, #4]
 8008f2c:	1809      	addeq	r1, r1, r0
 8008f2e:	6021      	streq	r1, [r4, #0]
 8008f30:	e7ed      	b.n	8008f0e <_free_r+0x1e>
 8008f32:	461a      	mov	r2, r3
 8008f34:	685b      	ldr	r3, [r3, #4]
 8008f36:	b10b      	cbz	r3, 8008f3c <_free_r+0x4c>
 8008f38:	42a3      	cmp	r3, r4
 8008f3a:	d9fa      	bls.n	8008f32 <_free_r+0x42>
 8008f3c:	6811      	ldr	r1, [r2, #0]
 8008f3e:	1850      	adds	r0, r2, r1
 8008f40:	42a0      	cmp	r0, r4
 8008f42:	d10b      	bne.n	8008f5c <_free_r+0x6c>
 8008f44:	6820      	ldr	r0, [r4, #0]
 8008f46:	4401      	add	r1, r0
 8008f48:	1850      	adds	r0, r2, r1
 8008f4a:	4283      	cmp	r3, r0
 8008f4c:	6011      	str	r1, [r2, #0]
 8008f4e:	d1e0      	bne.n	8008f12 <_free_r+0x22>
 8008f50:	6818      	ldr	r0, [r3, #0]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	6053      	str	r3, [r2, #4]
 8008f56:	4408      	add	r0, r1
 8008f58:	6010      	str	r0, [r2, #0]
 8008f5a:	e7da      	b.n	8008f12 <_free_r+0x22>
 8008f5c:	d902      	bls.n	8008f64 <_free_r+0x74>
 8008f5e:	230c      	movs	r3, #12
 8008f60:	602b      	str	r3, [r5, #0]
 8008f62:	e7d6      	b.n	8008f12 <_free_r+0x22>
 8008f64:	6820      	ldr	r0, [r4, #0]
 8008f66:	1821      	adds	r1, r4, r0
 8008f68:	428b      	cmp	r3, r1
 8008f6a:	bf04      	itt	eq
 8008f6c:	6819      	ldreq	r1, [r3, #0]
 8008f6e:	685b      	ldreq	r3, [r3, #4]
 8008f70:	6063      	str	r3, [r4, #4]
 8008f72:	bf04      	itt	eq
 8008f74:	1809      	addeq	r1, r1, r0
 8008f76:	6021      	streq	r1, [r4, #0]
 8008f78:	6054      	str	r4, [r2, #4]
 8008f7a:	e7ca      	b.n	8008f12 <_free_r+0x22>
 8008f7c:	bd38      	pop	{r3, r4, r5, pc}
 8008f7e:	bf00      	nop
 8008f80:	20005a38 	.word	0x20005a38

08008f84 <malloc>:
 8008f84:	4b02      	ldr	r3, [pc, #8]	@ (8008f90 <malloc+0xc>)
 8008f86:	4601      	mov	r1, r0
 8008f88:	6818      	ldr	r0, [r3, #0]
 8008f8a:	f000 b825 	b.w	8008fd8 <_malloc_r>
 8008f8e:	bf00      	nop
 8008f90:	2000001c 	.word	0x2000001c

08008f94 <sbrk_aligned>:
 8008f94:	b570      	push	{r4, r5, r6, lr}
 8008f96:	4e0f      	ldr	r6, [pc, #60]	@ (8008fd4 <sbrk_aligned+0x40>)
 8008f98:	460c      	mov	r4, r1
 8008f9a:	6831      	ldr	r1, [r6, #0]
 8008f9c:	4605      	mov	r5, r0
 8008f9e:	b911      	cbnz	r1, 8008fa6 <sbrk_aligned+0x12>
 8008fa0:	f000 fe92 	bl	8009cc8 <_sbrk_r>
 8008fa4:	6030      	str	r0, [r6, #0]
 8008fa6:	4621      	mov	r1, r4
 8008fa8:	4628      	mov	r0, r5
 8008faa:	f000 fe8d 	bl	8009cc8 <_sbrk_r>
 8008fae:	1c43      	adds	r3, r0, #1
 8008fb0:	d103      	bne.n	8008fba <sbrk_aligned+0x26>
 8008fb2:	f04f 34ff 	mov.w	r4, #4294967295
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	bd70      	pop	{r4, r5, r6, pc}
 8008fba:	1cc4      	adds	r4, r0, #3
 8008fbc:	f024 0403 	bic.w	r4, r4, #3
 8008fc0:	42a0      	cmp	r0, r4
 8008fc2:	d0f8      	beq.n	8008fb6 <sbrk_aligned+0x22>
 8008fc4:	1a21      	subs	r1, r4, r0
 8008fc6:	4628      	mov	r0, r5
 8008fc8:	f000 fe7e 	bl	8009cc8 <_sbrk_r>
 8008fcc:	3001      	adds	r0, #1
 8008fce:	d1f2      	bne.n	8008fb6 <sbrk_aligned+0x22>
 8008fd0:	e7ef      	b.n	8008fb2 <sbrk_aligned+0x1e>
 8008fd2:	bf00      	nop
 8008fd4:	20005a34 	.word	0x20005a34

08008fd8 <_malloc_r>:
 8008fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fdc:	1ccd      	adds	r5, r1, #3
 8008fde:	f025 0503 	bic.w	r5, r5, #3
 8008fe2:	3508      	adds	r5, #8
 8008fe4:	2d0c      	cmp	r5, #12
 8008fe6:	bf38      	it	cc
 8008fe8:	250c      	movcc	r5, #12
 8008fea:	2d00      	cmp	r5, #0
 8008fec:	4606      	mov	r6, r0
 8008fee:	db01      	blt.n	8008ff4 <_malloc_r+0x1c>
 8008ff0:	42a9      	cmp	r1, r5
 8008ff2:	d904      	bls.n	8008ffe <_malloc_r+0x26>
 8008ff4:	230c      	movs	r3, #12
 8008ff6:	6033      	str	r3, [r6, #0]
 8008ff8:	2000      	movs	r0, #0
 8008ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ffe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80090d4 <_malloc_r+0xfc>
 8009002:	f000 f869 	bl	80090d8 <__malloc_lock>
 8009006:	f8d8 3000 	ldr.w	r3, [r8]
 800900a:	461c      	mov	r4, r3
 800900c:	bb44      	cbnz	r4, 8009060 <_malloc_r+0x88>
 800900e:	4629      	mov	r1, r5
 8009010:	4630      	mov	r0, r6
 8009012:	f7ff ffbf 	bl	8008f94 <sbrk_aligned>
 8009016:	1c43      	adds	r3, r0, #1
 8009018:	4604      	mov	r4, r0
 800901a:	d158      	bne.n	80090ce <_malloc_r+0xf6>
 800901c:	f8d8 4000 	ldr.w	r4, [r8]
 8009020:	4627      	mov	r7, r4
 8009022:	2f00      	cmp	r7, #0
 8009024:	d143      	bne.n	80090ae <_malloc_r+0xd6>
 8009026:	2c00      	cmp	r4, #0
 8009028:	d04b      	beq.n	80090c2 <_malloc_r+0xea>
 800902a:	6823      	ldr	r3, [r4, #0]
 800902c:	4639      	mov	r1, r7
 800902e:	4630      	mov	r0, r6
 8009030:	eb04 0903 	add.w	r9, r4, r3
 8009034:	f000 fe48 	bl	8009cc8 <_sbrk_r>
 8009038:	4581      	cmp	r9, r0
 800903a:	d142      	bne.n	80090c2 <_malloc_r+0xea>
 800903c:	6821      	ldr	r1, [r4, #0]
 800903e:	1a6d      	subs	r5, r5, r1
 8009040:	4629      	mov	r1, r5
 8009042:	4630      	mov	r0, r6
 8009044:	f7ff ffa6 	bl	8008f94 <sbrk_aligned>
 8009048:	3001      	adds	r0, #1
 800904a:	d03a      	beq.n	80090c2 <_malloc_r+0xea>
 800904c:	6823      	ldr	r3, [r4, #0]
 800904e:	442b      	add	r3, r5
 8009050:	6023      	str	r3, [r4, #0]
 8009052:	f8d8 3000 	ldr.w	r3, [r8]
 8009056:	685a      	ldr	r2, [r3, #4]
 8009058:	bb62      	cbnz	r2, 80090b4 <_malloc_r+0xdc>
 800905a:	f8c8 7000 	str.w	r7, [r8]
 800905e:	e00f      	b.n	8009080 <_malloc_r+0xa8>
 8009060:	6822      	ldr	r2, [r4, #0]
 8009062:	1b52      	subs	r2, r2, r5
 8009064:	d420      	bmi.n	80090a8 <_malloc_r+0xd0>
 8009066:	2a0b      	cmp	r2, #11
 8009068:	d917      	bls.n	800909a <_malloc_r+0xc2>
 800906a:	1961      	adds	r1, r4, r5
 800906c:	42a3      	cmp	r3, r4
 800906e:	6025      	str	r5, [r4, #0]
 8009070:	bf18      	it	ne
 8009072:	6059      	strne	r1, [r3, #4]
 8009074:	6863      	ldr	r3, [r4, #4]
 8009076:	bf08      	it	eq
 8009078:	f8c8 1000 	streq.w	r1, [r8]
 800907c:	5162      	str	r2, [r4, r5]
 800907e:	604b      	str	r3, [r1, #4]
 8009080:	4630      	mov	r0, r6
 8009082:	f000 f82f 	bl	80090e4 <__malloc_unlock>
 8009086:	f104 000b 	add.w	r0, r4, #11
 800908a:	1d23      	adds	r3, r4, #4
 800908c:	f020 0007 	bic.w	r0, r0, #7
 8009090:	1ac2      	subs	r2, r0, r3
 8009092:	bf1c      	itt	ne
 8009094:	1a1b      	subne	r3, r3, r0
 8009096:	50a3      	strne	r3, [r4, r2]
 8009098:	e7af      	b.n	8008ffa <_malloc_r+0x22>
 800909a:	6862      	ldr	r2, [r4, #4]
 800909c:	42a3      	cmp	r3, r4
 800909e:	bf0c      	ite	eq
 80090a0:	f8c8 2000 	streq.w	r2, [r8]
 80090a4:	605a      	strne	r2, [r3, #4]
 80090a6:	e7eb      	b.n	8009080 <_malloc_r+0xa8>
 80090a8:	4623      	mov	r3, r4
 80090aa:	6864      	ldr	r4, [r4, #4]
 80090ac:	e7ae      	b.n	800900c <_malloc_r+0x34>
 80090ae:	463c      	mov	r4, r7
 80090b0:	687f      	ldr	r7, [r7, #4]
 80090b2:	e7b6      	b.n	8009022 <_malloc_r+0x4a>
 80090b4:	461a      	mov	r2, r3
 80090b6:	685b      	ldr	r3, [r3, #4]
 80090b8:	42a3      	cmp	r3, r4
 80090ba:	d1fb      	bne.n	80090b4 <_malloc_r+0xdc>
 80090bc:	2300      	movs	r3, #0
 80090be:	6053      	str	r3, [r2, #4]
 80090c0:	e7de      	b.n	8009080 <_malloc_r+0xa8>
 80090c2:	230c      	movs	r3, #12
 80090c4:	6033      	str	r3, [r6, #0]
 80090c6:	4630      	mov	r0, r6
 80090c8:	f000 f80c 	bl	80090e4 <__malloc_unlock>
 80090cc:	e794      	b.n	8008ff8 <_malloc_r+0x20>
 80090ce:	6005      	str	r5, [r0, #0]
 80090d0:	e7d6      	b.n	8009080 <_malloc_r+0xa8>
 80090d2:	bf00      	nop
 80090d4:	20005a38 	.word	0x20005a38

080090d8 <__malloc_lock>:
 80090d8:	4801      	ldr	r0, [pc, #4]	@ (80090e0 <__malloc_lock+0x8>)
 80090da:	f7ff b8a0 	b.w	800821e <__retarget_lock_acquire_recursive>
 80090de:	bf00      	nop
 80090e0:	20005a30 	.word	0x20005a30

080090e4 <__malloc_unlock>:
 80090e4:	4801      	ldr	r0, [pc, #4]	@ (80090ec <__malloc_unlock+0x8>)
 80090e6:	f7ff b89b 	b.w	8008220 <__retarget_lock_release_recursive>
 80090ea:	bf00      	nop
 80090ec:	20005a30 	.word	0x20005a30

080090f0 <_Balloc>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	69c6      	ldr	r6, [r0, #28]
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	b976      	cbnz	r6, 8009118 <_Balloc+0x28>
 80090fa:	2010      	movs	r0, #16
 80090fc:	f7ff ff42 	bl	8008f84 <malloc>
 8009100:	4602      	mov	r2, r0
 8009102:	61e0      	str	r0, [r4, #28]
 8009104:	b920      	cbnz	r0, 8009110 <_Balloc+0x20>
 8009106:	4b18      	ldr	r3, [pc, #96]	@ (8009168 <_Balloc+0x78>)
 8009108:	4818      	ldr	r0, [pc, #96]	@ (800916c <_Balloc+0x7c>)
 800910a:	216b      	movs	r1, #107	@ 0x6b
 800910c:	f000 fdec 	bl	8009ce8 <__assert_func>
 8009110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009114:	6006      	str	r6, [r0, #0]
 8009116:	60c6      	str	r6, [r0, #12]
 8009118:	69e6      	ldr	r6, [r4, #28]
 800911a:	68f3      	ldr	r3, [r6, #12]
 800911c:	b183      	cbz	r3, 8009140 <_Balloc+0x50>
 800911e:	69e3      	ldr	r3, [r4, #28]
 8009120:	68db      	ldr	r3, [r3, #12]
 8009122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009126:	b9b8      	cbnz	r0, 8009158 <_Balloc+0x68>
 8009128:	2101      	movs	r1, #1
 800912a:	fa01 f605 	lsl.w	r6, r1, r5
 800912e:	1d72      	adds	r2, r6, #5
 8009130:	0092      	lsls	r2, r2, #2
 8009132:	4620      	mov	r0, r4
 8009134:	f000 fdf6 	bl	8009d24 <_calloc_r>
 8009138:	b160      	cbz	r0, 8009154 <_Balloc+0x64>
 800913a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800913e:	e00e      	b.n	800915e <_Balloc+0x6e>
 8009140:	2221      	movs	r2, #33	@ 0x21
 8009142:	2104      	movs	r1, #4
 8009144:	4620      	mov	r0, r4
 8009146:	f000 fded 	bl	8009d24 <_calloc_r>
 800914a:	69e3      	ldr	r3, [r4, #28]
 800914c:	60f0      	str	r0, [r6, #12]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d1e4      	bne.n	800911e <_Balloc+0x2e>
 8009154:	2000      	movs	r0, #0
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	6802      	ldr	r2, [r0, #0]
 800915a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800915e:	2300      	movs	r3, #0
 8009160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009164:	e7f7      	b.n	8009156 <_Balloc+0x66>
 8009166:	bf00      	nop
 8009168:	0800a075 	.word	0x0800a075
 800916c:	0800a0f5 	.word	0x0800a0f5

08009170 <_Bfree>:
 8009170:	b570      	push	{r4, r5, r6, lr}
 8009172:	69c6      	ldr	r6, [r0, #28]
 8009174:	4605      	mov	r5, r0
 8009176:	460c      	mov	r4, r1
 8009178:	b976      	cbnz	r6, 8009198 <_Bfree+0x28>
 800917a:	2010      	movs	r0, #16
 800917c:	f7ff ff02 	bl	8008f84 <malloc>
 8009180:	4602      	mov	r2, r0
 8009182:	61e8      	str	r0, [r5, #28]
 8009184:	b920      	cbnz	r0, 8009190 <_Bfree+0x20>
 8009186:	4b09      	ldr	r3, [pc, #36]	@ (80091ac <_Bfree+0x3c>)
 8009188:	4809      	ldr	r0, [pc, #36]	@ (80091b0 <_Bfree+0x40>)
 800918a:	218f      	movs	r1, #143	@ 0x8f
 800918c:	f000 fdac 	bl	8009ce8 <__assert_func>
 8009190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009194:	6006      	str	r6, [r0, #0]
 8009196:	60c6      	str	r6, [r0, #12]
 8009198:	b13c      	cbz	r4, 80091aa <_Bfree+0x3a>
 800919a:	69eb      	ldr	r3, [r5, #28]
 800919c:	6862      	ldr	r2, [r4, #4]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80091a4:	6021      	str	r1, [r4, #0]
 80091a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80091aa:	bd70      	pop	{r4, r5, r6, pc}
 80091ac:	0800a075 	.word	0x0800a075
 80091b0:	0800a0f5 	.word	0x0800a0f5

080091b4 <__multadd>:
 80091b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091b8:	690d      	ldr	r5, [r1, #16]
 80091ba:	4607      	mov	r7, r0
 80091bc:	460c      	mov	r4, r1
 80091be:	461e      	mov	r6, r3
 80091c0:	f101 0c14 	add.w	ip, r1, #20
 80091c4:	2000      	movs	r0, #0
 80091c6:	f8dc 3000 	ldr.w	r3, [ip]
 80091ca:	b299      	uxth	r1, r3
 80091cc:	fb02 6101 	mla	r1, r2, r1, r6
 80091d0:	0c1e      	lsrs	r6, r3, #16
 80091d2:	0c0b      	lsrs	r3, r1, #16
 80091d4:	fb02 3306 	mla	r3, r2, r6, r3
 80091d8:	b289      	uxth	r1, r1
 80091da:	3001      	adds	r0, #1
 80091dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091e0:	4285      	cmp	r5, r0
 80091e2:	f84c 1b04 	str.w	r1, [ip], #4
 80091e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091ea:	dcec      	bgt.n	80091c6 <__multadd+0x12>
 80091ec:	b30e      	cbz	r6, 8009232 <__multadd+0x7e>
 80091ee:	68a3      	ldr	r3, [r4, #8]
 80091f0:	42ab      	cmp	r3, r5
 80091f2:	dc19      	bgt.n	8009228 <__multadd+0x74>
 80091f4:	6861      	ldr	r1, [r4, #4]
 80091f6:	4638      	mov	r0, r7
 80091f8:	3101      	adds	r1, #1
 80091fa:	f7ff ff79 	bl	80090f0 <_Balloc>
 80091fe:	4680      	mov	r8, r0
 8009200:	b928      	cbnz	r0, 800920e <__multadd+0x5a>
 8009202:	4602      	mov	r2, r0
 8009204:	4b0c      	ldr	r3, [pc, #48]	@ (8009238 <__multadd+0x84>)
 8009206:	480d      	ldr	r0, [pc, #52]	@ (800923c <__multadd+0x88>)
 8009208:	21ba      	movs	r1, #186	@ 0xba
 800920a:	f000 fd6d 	bl	8009ce8 <__assert_func>
 800920e:	6922      	ldr	r2, [r4, #16]
 8009210:	3202      	adds	r2, #2
 8009212:	f104 010c 	add.w	r1, r4, #12
 8009216:	0092      	lsls	r2, r2, #2
 8009218:	300c      	adds	r0, #12
 800921a:	f7ff f802 	bl	8008222 <memcpy>
 800921e:	4621      	mov	r1, r4
 8009220:	4638      	mov	r0, r7
 8009222:	f7ff ffa5 	bl	8009170 <_Bfree>
 8009226:	4644      	mov	r4, r8
 8009228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800922c:	3501      	adds	r5, #1
 800922e:	615e      	str	r6, [r3, #20]
 8009230:	6125      	str	r5, [r4, #16]
 8009232:	4620      	mov	r0, r4
 8009234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009238:	0800a0e4 	.word	0x0800a0e4
 800923c:	0800a0f5 	.word	0x0800a0f5

08009240 <__hi0bits>:
 8009240:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009244:	4603      	mov	r3, r0
 8009246:	bf36      	itet	cc
 8009248:	0403      	lslcc	r3, r0, #16
 800924a:	2000      	movcs	r0, #0
 800924c:	2010      	movcc	r0, #16
 800924e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009252:	bf3c      	itt	cc
 8009254:	021b      	lslcc	r3, r3, #8
 8009256:	3008      	addcc	r0, #8
 8009258:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800925c:	bf3c      	itt	cc
 800925e:	011b      	lslcc	r3, r3, #4
 8009260:	3004      	addcc	r0, #4
 8009262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009266:	bf3c      	itt	cc
 8009268:	009b      	lslcc	r3, r3, #2
 800926a:	3002      	addcc	r0, #2
 800926c:	2b00      	cmp	r3, #0
 800926e:	db05      	blt.n	800927c <__hi0bits+0x3c>
 8009270:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009274:	f100 0001 	add.w	r0, r0, #1
 8009278:	bf08      	it	eq
 800927a:	2020      	moveq	r0, #32
 800927c:	4770      	bx	lr

0800927e <__lo0bits>:
 800927e:	6803      	ldr	r3, [r0, #0]
 8009280:	4602      	mov	r2, r0
 8009282:	f013 0007 	ands.w	r0, r3, #7
 8009286:	d00b      	beq.n	80092a0 <__lo0bits+0x22>
 8009288:	07d9      	lsls	r1, r3, #31
 800928a:	d421      	bmi.n	80092d0 <__lo0bits+0x52>
 800928c:	0798      	lsls	r0, r3, #30
 800928e:	bf49      	itett	mi
 8009290:	085b      	lsrmi	r3, r3, #1
 8009292:	089b      	lsrpl	r3, r3, #2
 8009294:	2001      	movmi	r0, #1
 8009296:	6013      	strmi	r3, [r2, #0]
 8009298:	bf5c      	itt	pl
 800929a:	6013      	strpl	r3, [r2, #0]
 800929c:	2002      	movpl	r0, #2
 800929e:	4770      	bx	lr
 80092a0:	b299      	uxth	r1, r3
 80092a2:	b909      	cbnz	r1, 80092a8 <__lo0bits+0x2a>
 80092a4:	0c1b      	lsrs	r3, r3, #16
 80092a6:	2010      	movs	r0, #16
 80092a8:	b2d9      	uxtb	r1, r3
 80092aa:	b909      	cbnz	r1, 80092b0 <__lo0bits+0x32>
 80092ac:	3008      	adds	r0, #8
 80092ae:	0a1b      	lsrs	r3, r3, #8
 80092b0:	0719      	lsls	r1, r3, #28
 80092b2:	bf04      	itt	eq
 80092b4:	091b      	lsreq	r3, r3, #4
 80092b6:	3004      	addeq	r0, #4
 80092b8:	0799      	lsls	r1, r3, #30
 80092ba:	bf04      	itt	eq
 80092bc:	089b      	lsreq	r3, r3, #2
 80092be:	3002      	addeq	r0, #2
 80092c0:	07d9      	lsls	r1, r3, #31
 80092c2:	d403      	bmi.n	80092cc <__lo0bits+0x4e>
 80092c4:	085b      	lsrs	r3, r3, #1
 80092c6:	f100 0001 	add.w	r0, r0, #1
 80092ca:	d003      	beq.n	80092d4 <__lo0bits+0x56>
 80092cc:	6013      	str	r3, [r2, #0]
 80092ce:	4770      	bx	lr
 80092d0:	2000      	movs	r0, #0
 80092d2:	4770      	bx	lr
 80092d4:	2020      	movs	r0, #32
 80092d6:	4770      	bx	lr

080092d8 <__i2b>:
 80092d8:	b510      	push	{r4, lr}
 80092da:	460c      	mov	r4, r1
 80092dc:	2101      	movs	r1, #1
 80092de:	f7ff ff07 	bl	80090f0 <_Balloc>
 80092e2:	4602      	mov	r2, r0
 80092e4:	b928      	cbnz	r0, 80092f2 <__i2b+0x1a>
 80092e6:	4b05      	ldr	r3, [pc, #20]	@ (80092fc <__i2b+0x24>)
 80092e8:	4805      	ldr	r0, [pc, #20]	@ (8009300 <__i2b+0x28>)
 80092ea:	f240 1145 	movw	r1, #325	@ 0x145
 80092ee:	f000 fcfb 	bl	8009ce8 <__assert_func>
 80092f2:	2301      	movs	r3, #1
 80092f4:	6144      	str	r4, [r0, #20]
 80092f6:	6103      	str	r3, [r0, #16]
 80092f8:	bd10      	pop	{r4, pc}
 80092fa:	bf00      	nop
 80092fc:	0800a0e4 	.word	0x0800a0e4
 8009300:	0800a0f5 	.word	0x0800a0f5

08009304 <__multiply>:
 8009304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009308:	4617      	mov	r7, r2
 800930a:	690a      	ldr	r2, [r1, #16]
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	429a      	cmp	r2, r3
 8009310:	bfa8      	it	ge
 8009312:	463b      	movge	r3, r7
 8009314:	4689      	mov	r9, r1
 8009316:	bfa4      	itt	ge
 8009318:	460f      	movge	r7, r1
 800931a:	4699      	movge	r9, r3
 800931c:	693d      	ldr	r5, [r7, #16]
 800931e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	6879      	ldr	r1, [r7, #4]
 8009326:	eb05 060a 	add.w	r6, r5, sl
 800932a:	42b3      	cmp	r3, r6
 800932c:	b085      	sub	sp, #20
 800932e:	bfb8      	it	lt
 8009330:	3101      	addlt	r1, #1
 8009332:	f7ff fedd 	bl	80090f0 <_Balloc>
 8009336:	b930      	cbnz	r0, 8009346 <__multiply+0x42>
 8009338:	4602      	mov	r2, r0
 800933a:	4b41      	ldr	r3, [pc, #260]	@ (8009440 <__multiply+0x13c>)
 800933c:	4841      	ldr	r0, [pc, #260]	@ (8009444 <__multiply+0x140>)
 800933e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009342:	f000 fcd1 	bl	8009ce8 <__assert_func>
 8009346:	f100 0414 	add.w	r4, r0, #20
 800934a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800934e:	4623      	mov	r3, r4
 8009350:	2200      	movs	r2, #0
 8009352:	4573      	cmp	r3, lr
 8009354:	d320      	bcc.n	8009398 <__multiply+0x94>
 8009356:	f107 0814 	add.w	r8, r7, #20
 800935a:	f109 0114 	add.w	r1, r9, #20
 800935e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009362:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009366:	9302      	str	r3, [sp, #8]
 8009368:	1beb      	subs	r3, r5, r7
 800936a:	3b15      	subs	r3, #21
 800936c:	f023 0303 	bic.w	r3, r3, #3
 8009370:	3304      	adds	r3, #4
 8009372:	3715      	adds	r7, #21
 8009374:	42bd      	cmp	r5, r7
 8009376:	bf38      	it	cc
 8009378:	2304      	movcc	r3, #4
 800937a:	9301      	str	r3, [sp, #4]
 800937c:	9b02      	ldr	r3, [sp, #8]
 800937e:	9103      	str	r1, [sp, #12]
 8009380:	428b      	cmp	r3, r1
 8009382:	d80c      	bhi.n	800939e <__multiply+0x9a>
 8009384:	2e00      	cmp	r6, #0
 8009386:	dd03      	ble.n	8009390 <__multiply+0x8c>
 8009388:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800938c:	2b00      	cmp	r3, #0
 800938e:	d055      	beq.n	800943c <__multiply+0x138>
 8009390:	6106      	str	r6, [r0, #16]
 8009392:	b005      	add	sp, #20
 8009394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009398:	f843 2b04 	str.w	r2, [r3], #4
 800939c:	e7d9      	b.n	8009352 <__multiply+0x4e>
 800939e:	f8b1 a000 	ldrh.w	sl, [r1]
 80093a2:	f1ba 0f00 	cmp.w	sl, #0
 80093a6:	d01f      	beq.n	80093e8 <__multiply+0xe4>
 80093a8:	46c4      	mov	ip, r8
 80093aa:	46a1      	mov	r9, r4
 80093ac:	2700      	movs	r7, #0
 80093ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 80093b2:	f8d9 3000 	ldr.w	r3, [r9]
 80093b6:	fa1f fb82 	uxth.w	fp, r2
 80093ba:	b29b      	uxth	r3, r3
 80093bc:	fb0a 330b 	mla	r3, sl, fp, r3
 80093c0:	443b      	add	r3, r7
 80093c2:	f8d9 7000 	ldr.w	r7, [r9]
 80093c6:	0c12      	lsrs	r2, r2, #16
 80093c8:	0c3f      	lsrs	r7, r7, #16
 80093ca:	fb0a 7202 	mla	r2, sl, r2, r7
 80093ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80093d2:	b29b      	uxth	r3, r3
 80093d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093d8:	4565      	cmp	r5, ip
 80093da:	f849 3b04 	str.w	r3, [r9], #4
 80093de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80093e2:	d8e4      	bhi.n	80093ae <__multiply+0xaa>
 80093e4:	9b01      	ldr	r3, [sp, #4]
 80093e6:	50e7      	str	r7, [r4, r3]
 80093e8:	9b03      	ldr	r3, [sp, #12]
 80093ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80093ee:	3104      	adds	r1, #4
 80093f0:	f1b9 0f00 	cmp.w	r9, #0
 80093f4:	d020      	beq.n	8009438 <__multiply+0x134>
 80093f6:	6823      	ldr	r3, [r4, #0]
 80093f8:	4647      	mov	r7, r8
 80093fa:	46a4      	mov	ip, r4
 80093fc:	f04f 0a00 	mov.w	sl, #0
 8009400:	f8b7 b000 	ldrh.w	fp, [r7]
 8009404:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009408:	fb09 220b 	mla	r2, r9, fp, r2
 800940c:	4452      	add	r2, sl
 800940e:	b29b      	uxth	r3, r3
 8009410:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009414:	f84c 3b04 	str.w	r3, [ip], #4
 8009418:	f857 3b04 	ldr.w	r3, [r7], #4
 800941c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009420:	f8bc 3000 	ldrh.w	r3, [ip]
 8009424:	fb09 330a 	mla	r3, r9, sl, r3
 8009428:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800942c:	42bd      	cmp	r5, r7
 800942e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009432:	d8e5      	bhi.n	8009400 <__multiply+0xfc>
 8009434:	9a01      	ldr	r2, [sp, #4]
 8009436:	50a3      	str	r3, [r4, r2]
 8009438:	3404      	adds	r4, #4
 800943a:	e79f      	b.n	800937c <__multiply+0x78>
 800943c:	3e01      	subs	r6, #1
 800943e:	e7a1      	b.n	8009384 <__multiply+0x80>
 8009440:	0800a0e4 	.word	0x0800a0e4
 8009444:	0800a0f5 	.word	0x0800a0f5

08009448 <__pow5mult>:
 8009448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800944c:	4615      	mov	r5, r2
 800944e:	f012 0203 	ands.w	r2, r2, #3
 8009452:	4607      	mov	r7, r0
 8009454:	460e      	mov	r6, r1
 8009456:	d007      	beq.n	8009468 <__pow5mult+0x20>
 8009458:	4c25      	ldr	r4, [pc, #148]	@ (80094f0 <__pow5mult+0xa8>)
 800945a:	3a01      	subs	r2, #1
 800945c:	2300      	movs	r3, #0
 800945e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009462:	f7ff fea7 	bl	80091b4 <__multadd>
 8009466:	4606      	mov	r6, r0
 8009468:	10ad      	asrs	r5, r5, #2
 800946a:	d03d      	beq.n	80094e8 <__pow5mult+0xa0>
 800946c:	69fc      	ldr	r4, [r7, #28]
 800946e:	b97c      	cbnz	r4, 8009490 <__pow5mult+0x48>
 8009470:	2010      	movs	r0, #16
 8009472:	f7ff fd87 	bl	8008f84 <malloc>
 8009476:	4602      	mov	r2, r0
 8009478:	61f8      	str	r0, [r7, #28]
 800947a:	b928      	cbnz	r0, 8009488 <__pow5mult+0x40>
 800947c:	4b1d      	ldr	r3, [pc, #116]	@ (80094f4 <__pow5mult+0xac>)
 800947e:	481e      	ldr	r0, [pc, #120]	@ (80094f8 <__pow5mult+0xb0>)
 8009480:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009484:	f000 fc30 	bl	8009ce8 <__assert_func>
 8009488:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800948c:	6004      	str	r4, [r0, #0]
 800948e:	60c4      	str	r4, [r0, #12]
 8009490:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009494:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009498:	b94c      	cbnz	r4, 80094ae <__pow5mult+0x66>
 800949a:	f240 2171 	movw	r1, #625	@ 0x271
 800949e:	4638      	mov	r0, r7
 80094a0:	f7ff ff1a 	bl	80092d8 <__i2b>
 80094a4:	2300      	movs	r3, #0
 80094a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80094aa:	4604      	mov	r4, r0
 80094ac:	6003      	str	r3, [r0, #0]
 80094ae:	f04f 0900 	mov.w	r9, #0
 80094b2:	07eb      	lsls	r3, r5, #31
 80094b4:	d50a      	bpl.n	80094cc <__pow5mult+0x84>
 80094b6:	4631      	mov	r1, r6
 80094b8:	4622      	mov	r2, r4
 80094ba:	4638      	mov	r0, r7
 80094bc:	f7ff ff22 	bl	8009304 <__multiply>
 80094c0:	4631      	mov	r1, r6
 80094c2:	4680      	mov	r8, r0
 80094c4:	4638      	mov	r0, r7
 80094c6:	f7ff fe53 	bl	8009170 <_Bfree>
 80094ca:	4646      	mov	r6, r8
 80094cc:	106d      	asrs	r5, r5, #1
 80094ce:	d00b      	beq.n	80094e8 <__pow5mult+0xa0>
 80094d0:	6820      	ldr	r0, [r4, #0]
 80094d2:	b938      	cbnz	r0, 80094e4 <__pow5mult+0x9c>
 80094d4:	4622      	mov	r2, r4
 80094d6:	4621      	mov	r1, r4
 80094d8:	4638      	mov	r0, r7
 80094da:	f7ff ff13 	bl	8009304 <__multiply>
 80094de:	6020      	str	r0, [r4, #0]
 80094e0:	f8c0 9000 	str.w	r9, [r0]
 80094e4:	4604      	mov	r4, r0
 80094e6:	e7e4      	b.n	80094b2 <__pow5mult+0x6a>
 80094e8:	4630      	mov	r0, r6
 80094ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ee:	bf00      	nop
 80094f0:	0800a1a8 	.word	0x0800a1a8
 80094f4:	0800a075 	.word	0x0800a075
 80094f8:	0800a0f5 	.word	0x0800a0f5

080094fc <__lshift>:
 80094fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009500:	460c      	mov	r4, r1
 8009502:	6849      	ldr	r1, [r1, #4]
 8009504:	6923      	ldr	r3, [r4, #16]
 8009506:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800950a:	68a3      	ldr	r3, [r4, #8]
 800950c:	4607      	mov	r7, r0
 800950e:	4691      	mov	r9, r2
 8009510:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009514:	f108 0601 	add.w	r6, r8, #1
 8009518:	42b3      	cmp	r3, r6
 800951a:	db0b      	blt.n	8009534 <__lshift+0x38>
 800951c:	4638      	mov	r0, r7
 800951e:	f7ff fde7 	bl	80090f0 <_Balloc>
 8009522:	4605      	mov	r5, r0
 8009524:	b948      	cbnz	r0, 800953a <__lshift+0x3e>
 8009526:	4602      	mov	r2, r0
 8009528:	4b28      	ldr	r3, [pc, #160]	@ (80095cc <__lshift+0xd0>)
 800952a:	4829      	ldr	r0, [pc, #164]	@ (80095d0 <__lshift+0xd4>)
 800952c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009530:	f000 fbda 	bl	8009ce8 <__assert_func>
 8009534:	3101      	adds	r1, #1
 8009536:	005b      	lsls	r3, r3, #1
 8009538:	e7ee      	b.n	8009518 <__lshift+0x1c>
 800953a:	2300      	movs	r3, #0
 800953c:	f100 0114 	add.w	r1, r0, #20
 8009540:	f100 0210 	add.w	r2, r0, #16
 8009544:	4618      	mov	r0, r3
 8009546:	4553      	cmp	r3, sl
 8009548:	db33      	blt.n	80095b2 <__lshift+0xb6>
 800954a:	6920      	ldr	r0, [r4, #16]
 800954c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009550:	f104 0314 	add.w	r3, r4, #20
 8009554:	f019 091f 	ands.w	r9, r9, #31
 8009558:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800955c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009560:	d02b      	beq.n	80095ba <__lshift+0xbe>
 8009562:	f1c9 0e20 	rsb	lr, r9, #32
 8009566:	468a      	mov	sl, r1
 8009568:	2200      	movs	r2, #0
 800956a:	6818      	ldr	r0, [r3, #0]
 800956c:	fa00 f009 	lsl.w	r0, r0, r9
 8009570:	4310      	orrs	r0, r2
 8009572:	f84a 0b04 	str.w	r0, [sl], #4
 8009576:	f853 2b04 	ldr.w	r2, [r3], #4
 800957a:	459c      	cmp	ip, r3
 800957c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009580:	d8f3      	bhi.n	800956a <__lshift+0x6e>
 8009582:	ebac 0304 	sub.w	r3, ip, r4
 8009586:	3b15      	subs	r3, #21
 8009588:	f023 0303 	bic.w	r3, r3, #3
 800958c:	3304      	adds	r3, #4
 800958e:	f104 0015 	add.w	r0, r4, #21
 8009592:	4560      	cmp	r0, ip
 8009594:	bf88      	it	hi
 8009596:	2304      	movhi	r3, #4
 8009598:	50ca      	str	r2, [r1, r3]
 800959a:	b10a      	cbz	r2, 80095a0 <__lshift+0xa4>
 800959c:	f108 0602 	add.w	r6, r8, #2
 80095a0:	3e01      	subs	r6, #1
 80095a2:	4638      	mov	r0, r7
 80095a4:	612e      	str	r6, [r5, #16]
 80095a6:	4621      	mov	r1, r4
 80095a8:	f7ff fde2 	bl	8009170 <_Bfree>
 80095ac:	4628      	mov	r0, r5
 80095ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80095b6:	3301      	adds	r3, #1
 80095b8:	e7c5      	b.n	8009546 <__lshift+0x4a>
 80095ba:	3904      	subs	r1, #4
 80095bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80095c4:	459c      	cmp	ip, r3
 80095c6:	d8f9      	bhi.n	80095bc <__lshift+0xc0>
 80095c8:	e7ea      	b.n	80095a0 <__lshift+0xa4>
 80095ca:	bf00      	nop
 80095cc:	0800a0e4 	.word	0x0800a0e4
 80095d0:	0800a0f5 	.word	0x0800a0f5

080095d4 <__mcmp>:
 80095d4:	690a      	ldr	r2, [r1, #16]
 80095d6:	4603      	mov	r3, r0
 80095d8:	6900      	ldr	r0, [r0, #16]
 80095da:	1a80      	subs	r0, r0, r2
 80095dc:	b530      	push	{r4, r5, lr}
 80095de:	d10e      	bne.n	80095fe <__mcmp+0x2a>
 80095e0:	3314      	adds	r3, #20
 80095e2:	3114      	adds	r1, #20
 80095e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80095e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80095ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80095f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80095f4:	4295      	cmp	r5, r2
 80095f6:	d003      	beq.n	8009600 <__mcmp+0x2c>
 80095f8:	d205      	bcs.n	8009606 <__mcmp+0x32>
 80095fa:	f04f 30ff 	mov.w	r0, #4294967295
 80095fe:	bd30      	pop	{r4, r5, pc}
 8009600:	42a3      	cmp	r3, r4
 8009602:	d3f3      	bcc.n	80095ec <__mcmp+0x18>
 8009604:	e7fb      	b.n	80095fe <__mcmp+0x2a>
 8009606:	2001      	movs	r0, #1
 8009608:	e7f9      	b.n	80095fe <__mcmp+0x2a>
	...

0800960c <__mdiff>:
 800960c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009610:	4689      	mov	r9, r1
 8009612:	4606      	mov	r6, r0
 8009614:	4611      	mov	r1, r2
 8009616:	4648      	mov	r0, r9
 8009618:	4614      	mov	r4, r2
 800961a:	f7ff ffdb 	bl	80095d4 <__mcmp>
 800961e:	1e05      	subs	r5, r0, #0
 8009620:	d112      	bne.n	8009648 <__mdiff+0x3c>
 8009622:	4629      	mov	r1, r5
 8009624:	4630      	mov	r0, r6
 8009626:	f7ff fd63 	bl	80090f0 <_Balloc>
 800962a:	4602      	mov	r2, r0
 800962c:	b928      	cbnz	r0, 800963a <__mdiff+0x2e>
 800962e:	4b3f      	ldr	r3, [pc, #252]	@ (800972c <__mdiff+0x120>)
 8009630:	f240 2137 	movw	r1, #567	@ 0x237
 8009634:	483e      	ldr	r0, [pc, #248]	@ (8009730 <__mdiff+0x124>)
 8009636:	f000 fb57 	bl	8009ce8 <__assert_func>
 800963a:	2301      	movs	r3, #1
 800963c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009640:	4610      	mov	r0, r2
 8009642:	b003      	add	sp, #12
 8009644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009648:	bfbc      	itt	lt
 800964a:	464b      	movlt	r3, r9
 800964c:	46a1      	movlt	r9, r4
 800964e:	4630      	mov	r0, r6
 8009650:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009654:	bfba      	itte	lt
 8009656:	461c      	movlt	r4, r3
 8009658:	2501      	movlt	r5, #1
 800965a:	2500      	movge	r5, #0
 800965c:	f7ff fd48 	bl	80090f0 <_Balloc>
 8009660:	4602      	mov	r2, r0
 8009662:	b918      	cbnz	r0, 800966c <__mdiff+0x60>
 8009664:	4b31      	ldr	r3, [pc, #196]	@ (800972c <__mdiff+0x120>)
 8009666:	f240 2145 	movw	r1, #581	@ 0x245
 800966a:	e7e3      	b.n	8009634 <__mdiff+0x28>
 800966c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009670:	6926      	ldr	r6, [r4, #16]
 8009672:	60c5      	str	r5, [r0, #12]
 8009674:	f109 0310 	add.w	r3, r9, #16
 8009678:	f109 0514 	add.w	r5, r9, #20
 800967c:	f104 0e14 	add.w	lr, r4, #20
 8009680:	f100 0b14 	add.w	fp, r0, #20
 8009684:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009688:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800968c:	9301      	str	r3, [sp, #4]
 800968e:	46d9      	mov	r9, fp
 8009690:	f04f 0c00 	mov.w	ip, #0
 8009694:	9b01      	ldr	r3, [sp, #4]
 8009696:	f85e 0b04 	ldr.w	r0, [lr], #4
 800969a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800969e:	9301      	str	r3, [sp, #4]
 80096a0:	fa1f f38a 	uxth.w	r3, sl
 80096a4:	4619      	mov	r1, r3
 80096a6:	b283      	uxth	r3, r0
 80096a8:	1acb      	subs	r3, r1, r3
 80096aa:	0c00      	lsrs	r0, r0, #16
 80096ac:	4463      	add	r3, ip
 80096ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80096b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80096b6:	b29b      	uxth	r3, r3
 80096b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80096bc:	4576      	cmp	r6, lr
 80096be:	f849 3b04 	str.w	r3, [r9], #4
 80096c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096c6:	d8e5      	bhi.n	8009694 <__mdiff+0x88>
 80096c8:	1b33      	subs	r3, r6, r4
 80096ca:	3b15      	subs	r3, #21
 80096cc:	f023 0303 	bic.w	r3, r3, #3
 80096d0:	3415      	adds	r4, #21
 80096d2:	3304      	adds	r3, #4
 80096d4:	42a6      	cmp	r6, r4
 80096d6:	bf38      	it	cc
 80096d8:	2304      	movcc	r3, #4
 80096da:	441d      	add	r5, r3
 80096dc:	445b      	add	r3, fp
 80096de:	461e      	mov	r6, r3
 80096e0:	462c      	mov	r4, r5
 80096e2:	4544      	cmp	r4, r8
 80096e4:	d30e      	bcc.n	8009704 <__mdiff+0xf8>
 80096e6:	f108 0103 	add.w	r1, r8, #3
 80096ea:	1b49      	subs	r1, r1, r5
 80096ec:	f021 0103 	bic.w	r1, r1, #3
 80096f0:	3d03      	subs	r5, #3
 80096f2:	45a8      	cmp	r8, r5
 80096f4:	bf38      	it	cc
 80096f6:	2100      	movcc	r1, #0
 80096f8:	440b      	add	r3, r1
 80096fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80096fe:	b191      	cbz	r1, 8009726 <__mdiff+0x11a>
 8009700:	6117      	str	r7, [r2, #16]
 8009702:	e79d      	b.n	8009640 <__mdiff+0x34>
 8009704:	f854 1b04 	ldr.w	r1, [r4], #4
 8009708:	46e6      	mov	lr, ip
 800970a:	0c08      	lsrs	r0, r1, #16
 800970c:	fa1c fc81 	uxtah	ip, ip, r1
 8009710:	4471      	add	r1, lr
 8009712:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009716:	b289      	uxth	r1, r1
 8009718:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800971c:	f846 1b04 	str.w	r1, [r6], #4
 8009720:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009724:	e7dd      	b.n	80096e2 <__mdiff+0xd6>
 8009726:	3f01      	subs	r7, #1
 8009728:	e7e7      	b.n	80096fa <__mdiff+0xee>
 800972a:	bf00      	nop
 800972c:	0800a0e4 	.word	0x0800a0e4
 8009730:	0800a0f5 	.word	0x0800a0f5

08009734 <__d2b>:
 8009734:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009738:	460f      	mov	r7, r1
 800973a:	2101      	movs	r1, #1
 800973c:	ec59 8b10 	vmov	r8, r9, d0
 8009740:	4616      	mov	r6, r2
 8009742:	f7ff fcd5 	bl	80090f0 <_Balloc>
 8009746:	4604      	mov	r4, r0
 8009748:	b930      	cbnz	r0, 8009758 <__d2b+0x24>
 800974a:	4602      	mov	r2, r0
 800974c:	4b23      	ldr	r3, [pc, #140]	@ (80097dc <__d2b+0xa8>)
 800974e:	4824      	ldr	r0, [pc, #144]	@ (80097e0 <__d2b+0xac>)
 8009750:	f240 310f 	movw	r1, #783	@ 0x30f
 8009754:	f000 fac8 	bl	8009ce8 <__assert_func>
 8009758:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800975c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009760:	b10d      	cbz	r5, 8009766 <__d2b+0x32>
 8009762:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009766:	9301      	str	r3, [sp, #4]
 8009768:	f1b8 0300 	subs.w	r3, r8, #0
 800976c:	d023      	beq.n	80097b6 <__d2b+0x82>
 800976e:	4668      	mov	r0, sp
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	f7ff fd84 	bl	800927e <__lo0bits>
 8009776:	e9dd 1200 	ldrd	r1, r2, [sp]
 800977a:	b1d0      	cbz	r0, 80097b2 <__d2b+0x7e>
 800977c:	f1c0 0320 	rsb	r3, r0, #32
 8009780:	fa02 f303 	lsl.w	r3, r2, r3
 8009784:	430b      	orrs	r3, r1
 8009786:	40c2      	lsrs	r2, r0
 8009788:	6163      	str	r3, [r4, #20]
 800978a:	9201      	str	r2, [sp, #4]
 800978c:	9b01      	ldr	r3, [sp, #4]
 800978e:	61a3      	str	r3, [r4, #24]
 8009790:	2b00      	cmp	r3, #0
 8009792:	bf0c      	ite	eq
 8009794:	2201      	moveq	r2, #1
 8009796:	2202      	movne	r2, #2
 8009798:	6122      	str	r2, [r4, #16]
 800979a:	b1a5      	cbz	r5, 80097c6 <__d2b+0x92>
 800979c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80097a0:	4405      	add	r5, r0
 80097a2:	603d      	str	r5, [r7, #0]
 80097a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80097a8:	6030      	str	r0, [r6, #0]
 80097aa:	4620      	mov	r0, r4
 80097ac:	b003      	add	sp, #12
 80097ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80097b2:	6161      	str	r1, [r4, #20]
 80097b4:	e7ea      	b.n	800978c <__d2b+0x58>
 80097b6:	a801      	add	r0, sp, #4
 80097b8:	f7ff fd61 	bl	800927e <__lo0bits>
 80097bc:	9b01      	ldr	r3, [sp, #4]
 80097be:	6163      	str	r3, [r4, #20]
 80097c0:	3020      	adds	r0, #32
 80097c2:	2201      	movs	r2, #1
 80097c4:	e7e8      	b.n	8009798 <__d2b+0x64>
 80097c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80097ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80097ce:	6038      	str	r0, [r7, #0]
 80097d0:	6918      	ldr	r0, [r3, #16]
 80097d2:	f7ff fd35 	bl	8009240 <__hi0bits>
 80097d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097da:	e7e5      	b.n	80097a8 <__d2b+0x74>
 80097dc:	0800a0e4 	.word	0x0800a0e4
 80097e0:	0800a0f5 	.word	0x0800a0f5

080097e4 <__sfputc_r>:
 80097e4:	6893      	ldr	r3, [r2, #8]
 80097e6:	3b01      	subs	r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	b410      	push	{r4}
 80097ec:	6093      	str	r3, [r2, #8]
 80097ee:	da08      	bge.n	8009802 <__sfputc_r+0x1e>
 80097f0:	6994      	ldr	r4, [r2, #24]
 80097f2:	42a3      	cmp	r3, r4
 80097f4:	db01      	blt.n	80097fa <__sfputc_r+0x16>
 80097f6:	290a      	cmp	r1, #10
 80097f8:	d103      	bne.n	8009802 <__sfputc_r+0x1e>
 80097fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80097fe:	f7fe bbfc 	b.w	8007ffa <__swbuf_r>
 8009802:	6813      	ldr	r3, [r2, #0]
 8009804:	1c58      	adds	r0, r3, #1
 8009806:	6010      	str	r0, [r2, #0]
 8009808:	7019      	strb	r1, [r3, #0]
 800980a:	4608      	mov	r0, r1
 800980c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009810:	4770      	bx	lr

08009812 <__sfputs_r>:
 8009812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009814:	4606      	mov	r6, r0
 8009816:	460f      	mov	r7, r1
 8009818:	4614      	mov	r4, r2
 800981a:	18d5      	adds	r5, r2, r3
 800981c:	42ac      	cmp	r4, r5
 800981e:	d101      	bne.n	8009824 <__sfputs_r+0x12>
 8009820:	2000      	movs	r0, #0
 8009822:	e007      	b.n	8009834 <__sfputs_r+0x22>
 8009824:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009828:	463a      	mov	r2, r7
 800982a:	4630      	mov	r0, r6
 800982c:	f7ff ffda 	bl	80097e4 <__sfputc_r>
 8009830:	1c43      	adds	r3, r0, #1
 8009832:	d1f3      	bne.n	800981c <__sfputs_r+0xa>
 8009834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009838 <_vfiprintf_r>:
 8009838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800983c:	460d      	mov	r5, r1
 800983e:	b09d      	sub	sp, #116	@ 0x74
 8009840:	4614      	mov	r4, r2
 8009842:	4698      	mov	r8, r3
 8009844:	4606      	mov	r6, r0
 8009846:	b118      	cbz	r0, 8009850 <_vfiprintf_r+0x18>
 8009848:	6a03      	ldr	r3, [r0, #32]
 800984a:	b90b      	cbnz	r3, 8009850 <_vfiprintf_r+0x18>
 800984c:	f7fe faec 	bl	8007e28 <__sinit>
 8009850:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009852:	07d9      	lsls	r1, r3, #31
 8009854:	d405      	bmi.n	8009862 <_vfiprintf_r+0x2a>
 8009856:	89ab      	ldrh	r3, [r5, #12]
 8009858:	059a      	lsls	r2, r3, #22
 800985a:	d402      	bmi.n	8009862 <_vfiprintf_r+0x2a>
 800985c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800985e:	f7fe fcde 	bl	800821e <__retarget_lock_acquire_recursive>
 8009862:	89ab      	ldrh	r3, [r5, #12]
 8009864:	071b      	lsls	r3, r3, #28
 8009866:	d501      	bpl.n	800986c <_vfiprintf_r+0x34>
 8009868:	692b      	ldr	r3, [r5, #16]
 800986a:	b99b      	cbnz	r3, 8009894 <_vfiprintf_r+0x5c>
 800986c:	4629      	mov	r1, r5
 800986e:	4630      	mov	r0, r6
 8009870:	f7fe fc02 	bl	8008078 <__swsetup_r>
 8009874:	b170      	cbz	r0, 8009894 <_vfiprintf_r+0x5c>
 8009876:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009878:	07dc      	lsls	r4, r3, #31
 800987a:	d504      	bpl.n	8009886 <_vfiprintf_r+0x4e>
 800987c:	f04f 30ff 	mov.w	r0, #4294967295
 8009880:	b01d      	add	sp, #116	@ 0x74
 8009882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009886:	89ab      	ldrh	r3, [r5, #12]
 8009888:	0598      	lsls	r0, r3, #22
 800988a:	d4f7      	bmi.n	800987c <_vfiprintf_r+0x44>
 800988c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800988e:	f7fe fcc7 	bl	8008220 <__retarget_lock_release_recursive>
 8009892:	e7f3      	b.n	800987c <_vfiprintf_r+0x44>
 8009894:	2300      	movs	r3, #0
 8009896:	9309      	str	r3, [sp, #36]	@ 0x24
 8009898:	2320      	movs	r3, #32
 800989a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800989e:	f8cd 800c 	str.w	r8, [sp, #12]
 80098a2:	2330      	movs	r3, #48	@ 0x30
 80098a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009a54 <_vfiprintf_r+0x21c>
 80098a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80098ac:	f04f 0901 	mov.w	r9, #1
 80098b0:	4623      	mov	r3, r4
 80098b2:	469a      	mov	sl, r3
 80098b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80098b8:	b10a      	cbz	r2, 80098be <_vfiprintf_r+0x86>
 80098ba:	2a25      	cmp	r2, #37	@ 0x25
 80098bc:	d1f9      	bne.n	80098b2 <_vfiprintf_r+0x7a>
 80098be:	ebba 0b04 	subs.w	fp, sl, r4
 80098c2:	d00b      	beq.n	80098dc <_vfiprintf_r+0xa4>
 80098c4:	465b      	mov	r3, fp
 80098c6:	4622      	mov	r2, r4
 80098c8:	4629      	mov	r1, r5
 80098ca:	4630      	mov	r0, r6
 80098cc:	f7ff ffa1 	bl	8009812 <__sfputs_r>
 80098d0:	3001      	adds	r0, #1
 80098d2:	f000 80a7 	beq.w	8009a24 <_vfiprintf_r+0x1ec>
 80098d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80098d8:	445a      	add	r2, fp
 80098da:	9209      	str	r2, [sp, #36]	@ 0x24
 80098dc:	f89a 3000 	ldrb.w	r3, [sl]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	f000 809f 	beq.w	8009a24 <_vfiprintf_r+0x1ec>
 80098e6:	2300      	movs	r3, #0
 80098e8:	f04f 32ff 	mov.w	r2, #4294967295
 80098ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098f0:	f10a 0a01 	add.w	sl, sl, #1
 80098f4:	9304      	str	r3, [sp, #16]
 80098f6:	9307      	str	r3, [sp, #28]
 80098f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80098fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80098fe:	4654      	mov	r4, sl
 8009900:	2205      	movs	r2, #5
 8009902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009906:	4853      	ldr	r0, [pc, #332]	@ (8009a54 <_vfiprintf_r+0x21c>)
 8009908:	f7f6 fc62 	bl	80001d0 <memchr>
 800990c:	9a04      	ldr	r2, [sp, #16]
 800990e:	b9d8      	cbnz	r0, 8009948 <_vfiprintf_r+0x110>
 8009910:	06d1      	lsls	r1, r2, #27
 8009912:	bf44      	itt	mi
 8009914:	2320      	movmi	r3, #32
 8009916:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800991a:	0713      	lsls	r3, r2, #28
 800991c:	bf44      	itt	mi
 800991e:	232b      	movmi	r3, #43	@ 0x2b
 8009920:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009924:	f89a 3000 	ldrb.w	r3, [sl]
 8009928:	2b2a      	cmp	r3, #42	@ 0x2a
 800992a:	d015      	beq.n	8009958 <_vfiprintf_r+0x120>
 800992c:	9a07      	ldr	r2, [sp, #28]
 800992e:	4654      	mov	r4, sl
 8009930:	2000      	movs	r0, #0
 8009932:	f04f 0c0a 	mov.w	ip, #10
 8009936:	4621      	mov	r1, r4
 8009938:	f811 3b01 	ldrb.w	r3, [r1], #1
 800993c:	3b30      	subs	r3, #48	@ 0x30
 800993e:	2b09      	cmp	r3, #9
 8009940:	d94b      	bls.n	80099da <_vfiprintf_r+0x1a2>
 8009942:	b1b0      	cbz	r0, 8009972 <_vfiprintf_r+0x13a>
 8009944:	9207      	str	r2, [sp, #28]
 8009946:	e014      	b.n	8009972 <_vfiprintf_r+0x13a>
 8009948:	eba0 0308 	sub.w	r3, r0, r8
 800994c:	fa09 f303 	lsl.w	r3, r9, r3
 8009950:	4313      	orrs	r3, r2
 8009952:	9304      	str	r3, [sp, #16]
 8009954:	46a2      	mov	sl, r4
 8009956:	e7d2      	b.n	80098fe <_vfiprintf_r+0xc6>
 8009958:	9b03      	ldr	r3, [sp, #12]
 800995a:	1d19      	adds	r1, r3, #4
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	9103      	str	r1, [sp, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	bfbb      	ittet	lt
 8009964:	425b      	neglt	r3, r3
 8009966:	f042 0202 	orrlt.w	r2, r2, #2
 800996a:	9307      	strge	r3, [sp, #28]
 800996c:	9307      	strlt	r3, [sp, #28]
 800996e:	bfb8      	it	lt
 8009970:	9204      	strlt	r2, [sp, #16]
 8009972:	7823      	ldrb	r3, [r4, #0]
 8009974:	2b2e      	cmp	r3, #46	@ 0x2e
 8009976:	d10a      	bne.n	800998e <_vfiprintf_r+0x156>
 8009978:	7863      	ldrb	r3, [r4, #1]
 800997a:	2b2a      	cmp	r3, #42	@ 0x2a
 800997c:	d132      	bne.n	80099e4 <_vfiprintf_r+0x1ac>
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	1d1a      	adds	r2, r3, #4
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	9203      	str	r2, [sp, #12]
 8009986:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800998a:	3402      	adds	r4, #2
 800998c:	9305      	str	r3, [sp, #20]
 800998e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009a64 <_vfiprintf_r+0x22c>
 8009992:	7821      	ldrb	r1, [r4, #0]
 8009994:	2203      	movs	r2, #3
 8009996:	4650      	mov	r0, sl
 8009998:	f7f6 fc1a 	bl	80001d0 <memchr>
 800999c:	b138      	cbz	r0, 80099ae <_vfiprintf_r+0x176>
 800999e:	9b04      	ldr	r3, [sp, #16]
 80099a0:	eba0 000a 	sub.w	r0, r0, sl
 80099a4:	2240      	movs	r2, #64	@ 0x40
 80099a6:	4082      	lsls	r2, r0
 80099a8:	4313      	orrs	r3, r2
 80099aa:	3401      	adds	r4, #1
 80099ac:	9304      	str	r3, [sp, #16]
 80099ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b2:	4829      	ldr	r0, [pc, #164]	@ (8009a58 <_vfiprintf_r+0x220>)
 80099b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80099b8:	2206      	movs	r2, #6
 80099ba:	f7f6 fc09 	bl	80001d0 <memchr>
 80099be:	2800      	cmp	r0, #0
 80099c0:	d03f      	beq.n	8009a42 <_vfiprintf_r+0x20a>
 80099c2:	4b26      	ldr	r3, [pc, #152]	@ (8009a5c <_vfiprintf_r+0x224>)
 80099c4:	bb1b      	cbnz	r3, 8009a0e <_vfiprintf_r+0x1d6>
 80099c6:	9b03      	ldr	r3, [sp, #12]
 80099c8:	3307      	adds	r3, #7
 80099ca:	f023 0307 	bic.w	r3, r3, #7
 80099ce:	3308      	adds	r3, #8
 80099d0:	9303      	str	r3, [sp, #12]
 80099d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099d4:	443b      	add	r3, r7
 80099d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80099d8:	e76a      	b.n	80098b0 <_vfiprintf_r+0x78>
 80099da:	fb0c 3202 	mla	r2, ip, r2, r3
 80099de:	460c      	mov	r4, r1
 80099e0:	2001      	movs	r0, #1
 80099e2:	e7a8      	b.n	8009936 <_vfiprintf_r+0xfe>
 80099e4:	2300      	movs	r3, #0
 80099e6:	3401      	adds	r4, #1
 80099e8:	9305      	str	r3, [sp, #20]
 80099ea:	4619      	mov	r1, r3
 80099ec:	f04f 0c0a 	mov.w	ip, #10
 80099f0:	4620      	mov	r0, r4
 80099f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099f6:	3a30      	subs	r2, #48	@ 0x30
 80099f8:	2a09      	cmp	r2, #9
 80099fa:	d903      	bls.n	8009a04 <_vfiprintf_r+0x1cc>
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d0c6      	beq.n	800998e <_vfiprintf_r+0x156>
 8009a00:	9105      	str	r1, [sp, #20]
 8009a02:	e7c4      	b.n	800998e <_vfiprintf_r+0x156>
 8009a04:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a08:	4604      	mov	r4, r0
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e7f0      	b.n	80099f0 <_vfiprintf_r+0x1b8>
 8009a0e:	ab03      	add	r3, sp, #12
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	462a      	mov	r2, r5
 8009a14:	4b12      	ldr	r3, [pc, #72]	@ (8009a60 <_vfiprintf_r+0x228>)
 8009a16:	a904      	add	r1, sp, #16
 8009a18:	4630      	mov	r0, r6
 8009a1a:	f7fd fdc3 	bl	80075a4 <_printf_float>
 8009a1e:	4607      	mov	r7, r0
 8009a20:	1c78      	adds	r0, r7, #1
 8009a22:	d1d6      	bne.n	80099d2 <_vfiprintf_r+0x19a>
 8009a24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a26:	07d9      	lsls	r1, r3, #31
 8009a28:	d405      	bmi.n	8009a36 <_vfiprintf_r+0x1fe>
 8009a2a:	89ab      	ldrh	r3, [r5, #12]
 8009a2c:	059a      	lsls	r2, r3, #22
 8009a2e:	d402      	bmi.n	8009a36 <_vfiprintf_r+0x1fe>
 8009a30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a32:	f7fe fbf5 	bl	8008220 <__retarget_lock_release_recursive>
 8009a36:	89ab      	ldrh	r3, [r5, #12]
 8009a38:	065b      	lsls	r3, r3, #25
 8009a3a:	f53f af1f 	bmi.w	800987c <_vfiprintf_r+0x44>
 8009a3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009a40:	e71e      	b.n	8009880 <_vfiprintf_r+0x48>
 8009a42:	ab03      	add	r3, sp, #12
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	462a      	mov	r2, r5
 8009a48:	4b05      	ldr	r3, [pc, #20]	@ (8009a60 <_vfiprintf_r+0x228>)
 8009a4a:	a904      	add	r1, sp, #16
 8009a4c:	4630      	mov	r0, r6
 8009a4e:	f7fe f841 	bl	8007ad4 <_printf_i>
 8009a52:	e7e4      	b.n	8009a1e <_vfiprintf_r+0x1e6>
 8009a54:	0800a14e 	.word	0x0800a14e
 8009a58:	0800a158 	.word	0x0800a158
 8009a5c:	080075a5 	.word	0x080075a5
 8009a60:	08009813 	.word	0x08009813
 8009a64:	0800a154 	.word	0x0800a154

08009a68 <__sflush_r>:
 8009a68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a70:	0716      	lsls	r6, r2, #28
 8009a72:	4605      	mov	r5, r0
 8009a74:	460c      	mov	r4, r1
 8009a76:	d454      	bmi.n	8009b22 <__sflush_r+0xba>
 8009a78:	684b      	ldr	r3, [r1, #4]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	dc02      	bgt.n	8009a84 <__sflush_r+0x1c>
 8009a7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	dd48      	ble.n	8009b16 <__sflush_r+0xae>
 8009a84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a86:	2e00      	cmp	r6, #0
 8009a88:	d045      	beq.n	8009b16 <__sflush_r+0xae>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a90:	682f      	ldr	r7, [r5, #0]
 8009a92:	6a21      	ldr	r1, [r4, #32]
 8009a94:	602b      	str	r3, [r5, #0]
 8009a96:	d030      	beq.n	8009afa <__sflush_r+0x92>
 8009a98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a9a:	89a3      	ldrh	r3, [r4, #12]
 8009a9c:	0759      	lsls	r1, r3, #29
 8009a9e:	d505      	bpl.n	8009aac <__sflush_r+0x44>
 8009aa0:	6863      	ldr	r3, [r4, #4]
 8009aa2:	1ad2      	subs	r2, r2, r3
 8009aa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009aa6:	b10b      	cbz	r3, 8009aac <__sflush_r+0x44>
 8009aa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009aaa:	1ad2      	subs	r2, r2, r3
 8009aac:	2300      	movs	r3, #0
 8009aae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ab0:	6a21      	ldr	r1, [r4, #32]
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	47b0      	blx	r6
 8009ab6:	1c43      	adds	r3, r0, #1
 8009ab8:	89a3      	ldrh	r3, [r4, #12]
 8009aba:	d106      	bne.n	8009aca <__sflush_r+0x62>
 8009abc:	6829      	ldr	r1, [r5, #0]
 8009abe:	291d      	cmp	r1, #29
 8009ac0:	d82b      	bhi.n	8009b1a <__sflush_r+0xb2>
 8009ac2:	4a2a      	ldr	r2, [pc, #168]	@ (8009b6c <__sflush_r+0x104>)
 8009ac4:	40ca      	lsrs	r2, r1
 8009ac6:	07d6      	lsls	r6, r2, #31
 8009ac8:	d527      	bpl.n	8009b1a <__sflush_r+0xb2>
 8009aca:	2200      	movs	r2, #0
 8009acc:	6062      	str	r2, [r4, #4]
 8009ace:	04d9      	lsls	r1, r3, #19
 8009ad0:	6922      	ldr	r2, [r4, #16]
 8009ad2:	6022      	str	r2, [r4, #0]
 8009ad4:	d504      	bpl.n	8009ae0 <__sflush_r+0x78>
 8009ad6:	1c42      	adds	r2, r0, #1
 8009ad8:	d101      	bne.n	8009ade <__sflush_r+0x76>
 8009ada:	682b      	ldr	r3, [r5, #0]
 8009adc:	b903      	cbnz	r3, 8009ae0 <__sflush_r+0x78>
 8009ade:	6560      	str	r0, [r4, #84]	@ 0x54
 8009ae0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009ae2:	602f      	str	r7, [r5, #0]
 8009ae4:	b1b9      	cbz	r1, 8009b16 <__sflush_r+0xae>
 8009ae6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009aea:	4299      	cmp	r1, r3
 8009aec:	d002      	beq.n	8009af4 <__sflush_r+0x8c>
 8009aee:	4628      	mov	r0, r5
 8009af0:	f7ff f9fe 	bl	8008ef0 <_free_r>
 8009af4:	2300      	movs	r3, #0
 8009af6:	6363      	str	r3, [r4, #52]	@ 0x34
 8009af8:	e00d      	b.n	8009b16 <__sflush_r+0xae>
 8009afa:	2301      	movs	r3, #1
 8009afc:	4628      	mov	r0, r5
 8009afe:	47b0      	blx	r6
 8009b00:	4602      	mov	r2, r0
 8009b02:	1c50      	adds	r0, r2, #1
 8009b04:	d1c9      	bne.n	8009a9a <__sflush_r+0x32>
 8009b06:	682b      	ldr	r3, [r5, #0]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d0c6      	beq.n	8009a9a <__sflush_r+0x32>
 8009b0c:	2b1d      	cmp	r3, #29
 8009b0e:	d001      	beq.n	8009b14 <__sflush_r+0xac>
 8009b10:	2b16      	cmp	r3, #22
 8009b12:	d11e      	bne.n	8009b52 <__sflush_r+0xea>
 8009b14:	602f      	str	r7, [r5, #0]
 8009b16:	2000      	movs	r0, #0
 8009b18:	e022      	b.n	8009b60 <__sflush_r+0xf8>
 8009b1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b1e:	b21b      	sxth	r3, r3
 8009b20:	e01b      	b.n	8009b5a <__sflush_r+0xf2>
 8009b22:	690f      	ldr	r7, [r1, #16]
 8009b24:	2f00      	cmp	r7, #0
 8009b26:	d0f6      	beq.n	8009b16 <__sflush_r+0xae>
 8009b28:	0793      	lsls	r3, r2, #30
 8009b2a:	680e      	ldr	r6, [r1, #0]
 8009b2c:	bf08      	it	eq
 8009b2e:	694b      	ldreq	r3, [r1, #20]
 8009b30:	600f      	str	r7, [r1, #0]
 8009b32:	bf18      	it	ne
 8009b34:	2300      	movne	r3, #0
 8009b36:	eba6 0807 	sub.w	r8, r6, r7
 8009b3a:	608b      	str	r3, [r1, #8]
 8009b3c:	f1b8 0f00 	cmp.w	r8, #0
 8009b40:	dde9      	ble.n	8009b16 <__sflush_r+0xae>
 8009b42:	6a21      	ldr	r1, [r4, #32]
 8009b44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009b46:	4643      	mov	r3, r8
 8009b48:	463a      	mov	r2, r7
 8009b4a:	4628      	mov	r0, r5
 8009b4c:	47b0      	blx	r6
 8009b4e:	2800      	cmp	r0, #0
 8009b50:	dc08      	bgt.n	8009b64 <__sflush_r+0xfc>
 8009b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b5a:	81a3      	strh	r3, [r4, #12]
 8009b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b64:	4407      	add	r7, r0
 8009b66:	eba8 0800 	sub.w	r8, r8, r0
 8009b6a:	e7e7      	b.n	8009b3c <__sflush_r+0xd4>
 8009b6c:	20400001 	.word	0x20400001

08009b70 <_fflush_r>:
 8009b70:	b538      	push	{r3, r4, r5, lr}
 8009b72:	690b      	ldr	r3, [r1, #16]
 8009b74:	4605      	mov	r5, r0
 8009b76:	460c      	mov	r4, r1
 8009b78:	b913      	cbnz	r3, 8009b80 <_fflush_r+0x10>
 8009b7a:	2500      	movs	r5, #0
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	bd38      	pop	{r3, r4, r5, pc}
 8009b80:	b118      	cbz	r0, 8009b8a <_fflush_r+0x1a>
 8009b82:	6a03      	ldr	r3, [r0, #32]
 8009b84:	b90b      	cbnz	r3, 8009b8a <_fflush_r+0x1a>
 8009b86:	f7fe f94f 	bl	8007e28 <__sinit>
 8009b8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d0f3      	beq.n	8009b7a <_fflush_r+0xa>
 8009b92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b94:	07d0      	lsls	r0, r2, #31
 8009b96:	d404      	bmi.n	8009ba2 <_fflush_r+0x32>
 8009b98:	0599      	lsls	r1, r3, #22
 8009b9a:	d402      	bmi.n	8009ba2 <_fflush_r+0x32>
 8009b9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b9e:	f7fe fb3e 	bl	800821e <__retarget_lock_acquire_recursive>
 8009ba2:	4628      	mov	r0, r5
 8009ba4:	4621      	mov	r1, r4
 8009ba6:	f7ff ff5f 	bl	8009a68 <__sflush_r>
 8009baa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009bac:	07da      	lsls	r2, r3, #31
 8009bae:	4605      	mov	r5, r0
 8009bb0:	d4e4      	bmi.n	8009b7c <_fflush_r+0xc>
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	059b      	lsls	r3, r3, #22
 8009bb6:	d4e1      	bmi.n	8009b7c <_fflush_r+0xc>
 8009bb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009bba:	f7fe fb31 	bl	8008220 <__retarget_lock_release_recursive>
 8009bbe:	e7dd      	b.n	8009b7c <_fflush_r+0xc>

08009bc0 <__swhatbuf_r>:
 8009bc0:	b570      	push	{r4, r5, r6, lr}
 8009bc2:	460c      	mov	r4, r1
 8009bc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bc8:	2900      	cmp	r1, #0
 8009bca:	b096      	sub	sp, #88	@ 0x58
 8009bcc:	4615      	mov	r5, r2
 8009bce:	461e      	mov	r6, r3
 8009bd0:	da0d      	bge.n	8009bee <__swhatbuf_r+0x2e>
 8009bd2:	89a3      	ldrh	r3, [r4, #12]
 8009bd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009bd8:	f04f 0100 	mov.w	r1, #0
 8009bdc:	bf14      	ite	ne
 8009bde:	2340      	movne	r3, #64	@ 0x40
 8009be0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009be4:	2000      	movs	r0, #0
 8009be6:	6031      	str	r1, [r6, #0]
 8009be8:	602b      	str	r3, [r5, #0]
 8009bea:	b016      	add	sp, #88	@ 0x58
 8009bec:	bd70      	pop	{r4, r5, r6, pc}
 8009bee:	466a      	mov	r2, sp
 8009bf0:	f000 f848 	bl	8009c84 <_fstat_r>
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	dbec      	blt.n	8009bd2 <__swhatbuf_r+0x12>
 8009bf8:	9901      	ldr	r1, [sp, #4]
 8009bfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009bfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009c02:	4259      	negs	r1, r3
 8009c04:	4159      	adcs	r1, r3
 8009c06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c0a:	e7eb      	b.n	8009be4 <__swhatbuf_r+0x24>

08009c0c <__smakebuf_r>:
 8009c0c:	898b      	ldrh	r3, [r1, #12]
 8009c0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c10:	079d      	lsls	r5, r3, #30
 8009c12:	4606      	mov	r6, r0
 8009c14:	460c      	mov	r4, r1
 8009c16:	d507      	bpl.n	8009c28 <__smakebuf_r+0x1c>
 8009c18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	6123      	str	r3, [r4, #16]
 8009c20:	2301      	movs	r3, #1
 8009c22:	6163      	str	r3, [r4, #20]
 8009c24:	b003      	add	sp, #12
 8009c26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c28:	ab01      	add	r3, sp, #4
 8009c2a:	466a      	mov	r2, sp
 8009c2c:	f7ff ffc8 	bl	8009bc0 <__swhatbuf_r>
 8009c30:	9f00      	ldr	r7, [sp, #0]
 8009c32:	4605      	mov	r5, r0
 8009c34:	4639      	mov	r1, r7
 8009c36:	4630      	mov	r0, r6
 8009c38:	f7ff f9ce 	bl	8008fd8 <_malloc_r>
 8009c3c:	b948      	cbnz	r0, 8009c52 <__smakebuf_r+0x46>
 8009c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c42:	059a      	lsls	r2, r3, #22
 8009c44:	d4ee      	bmi.n	8009c24 <__smakebuf_r+0x18>
 8009c46:	f023 0303 	bic.w	r3, r3, #3
 8009c4a:	f043 0302 	orr.w	r3, r3, #2
 8009c4e:	81a3      	strh	r3, [r4, #12]
 8009c50:	e7e2      	b.n	8009c18 <__smakebuf_r+0xc>
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	6020      	str	r0, [r4, #0]
 8009c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c5a:	81a3      	strh	r3, [r4, #12]
 8009c5c:	9b01      	ldr	r3, [sp, #4]
 8009c5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c62:	b15b      	cbz	r3, 8009c7c <__smakebuf_r+0x70>
 8009c64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c68:	4630      	mov	r0, r6
 8009c6a:	f000 f81d 	bl	8009ca8 <_isatty_r>
 8009c6e:	b128      	cbz	r0, 8009c7c <__smakebuf_r+0x70>
 8009c70:	89a3      	ldrh	r3, [r4, #12]
 8009c72:	f023 0303 	bic.w	r3, r3, #3
 8009c76:	f043 0301 	orr.w	r3, r3, #1
 8009c7a:	81a3      	strh	r3, [r4, #12]
 8009c7c:	89a3      	ldrh	r3, [r4, #12]
 8009c7e:	431d      	orrs	r5, r3
 8009c80:	81a5      	strh	r5, [r4, #12]
 8009c82:	e7cf      	b.n	8009c24 <__smakebuf_r+0x18>

08009c84 <_fstat_r>:
 8009c84:	b538      	push	{r3, r4, r5, lr}
 8009c86:	4d07      	ldr	r5, [pc, #28]	@ (8009ca4 <_fstat_r+0x20>)
 8009c88:	2300      	movs	r3, #0
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	4608      	mov	r0, r1
 8009c8e:	4611      	mov	r1, r2
 8009c90:	602b      	str	r3, [r5, #0]
 8009c92:	f7f7 fd4f 	bl	8001734 <_fstat>
 8009c96:	1c43      	adds	r3, r0, #1
 8009c98:	d102      	bne.n	8009ca0 <_fstat_r+0x1c>
 8009c9a:	682b      	ldr	r3, [r5, #0]
 8009c9c:	b103      	cbz	r3, 8009ca0 <_fstat_r+0x1c>
 8009c9e:	6023      	str	r3, [r4, #0]
 8009ca0:	bd38      	pop	{r3, r4, r5, pc}
 8009ca2:	bf00      	nop
 8009ca4:	20005a2c 	.word	0x20005a2c

08009ca8 <_isatty_r>:
 8009ca8:	b538      	push	{r3, r4, r5, lr}
 8009caa:	4d06      	ldr	r5, [pc, #24]	@ (8009cc4 <_isatty_r+0x1c>)
 8009cac:	2300      	movs	r3, #0
 8009cae:	4604      	mov	r4, r0
 8009cb0:	4608      	mov	r0, r1
 8009cb2:	602b      	str	r3, [r5, #0]
 8009cb4:	f7f7 fd4e 	bl	8001754 <_isatty>
 8009cb8:	1c43      	adds	r3, r0, #1
 8009cba:	d102      	bne.n	8009cc2 <_isatty_r+0x1a>
 8009cbc:	682b      	ldr	r3, [r5, #0]
 8009cbe:	b103      	cbz	r3, 8009cc2 <_isatty_r+0x1a>
 8009cc0:	6023      	str	r3, [r4, #0]
 8009cc2:	bd38      	pop	{r3, r4, r5, pc}
 8009cc4:	20005a2c 	.word	0x20005a2c

08009cc8 <_sbrk_r>:
 8009cc8:	b538      	push	{r3, r4, r5, lr}
 8009cca:	4d06      	ldr	r5, [pc, #24]	@ (8009ce4 <_sbrk_r+0x1c>)
 8009ccc:	2300      	movs	r3, #0
 8009cce:	4604      	mov	r4, r0
 8009cd0:	4608      	mov	r0, r1
 8009cd2:	602b      	str	r3, [r5, #0]
 8009cd4:	f7f7 fd56 	bl	8001784 <_sbrk>
 8009cd8:	1c43      	adds	r3, r0, #1
 8009cda:	d102      	bne.n	8009ce2 <_sbrk_r+0x1a>
 8009cdc:	682b      	ldr	r3, [r5, #0]
 8009cde:	b103      	cbz	r3, 8009ce2 <_sbrk_r+0x1a>
 8009ce0:	6023      	str	r3, [r4, #0]
 8009ce2:	bd38      	pop	{r3, r4, r5, pc}
 8009ce4:	20005a2c 	.word	0x20005a2c

08009ce8 <__assert_func>:
 8009ce8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009cea:	4614      	mov	r4, r2
 8009cec:	461a      	mov	r2, r3
 8009cee:	4b09      	ldr	r3, [pc, #36]	@ (8009d14 <__assert_func+0x2c>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	68d8      	ldr	r0, [r3, #12]
 8009cf6:	b14c      	cbz	r4, 8009d0c <__assert_func+0x24>
 8009cf8:	4b07      	ldr	r3, [pc, #28]	@ (8009d18 <__assert_func+0x30>)
 8009cfa:	9100      	str	r1, [sp, #0]
 8009cfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009d00:	4906      	ldr	r1, [pc, #24]	@ (8009d1c <__assert_func+0x34>)
 8009d02:	462b      	mov	r3, r5
 8009d04:	f000 f842 	bl	8009d8c <fiprintf>
 8009d08:	f000 f852 	bl	8009db0 <abort>
 8009d0c:	4b04      	ldr	r3, [pc, #16]	@ (8009d20 <__assert_func+0x38>)
 8009d0e:	461c      	mov	r4, r3
 8009d10:	e7f3      	b.n	8009cfa <__assert_func+0x12>
 8009d12:	bf00      	nop
 8009d14:	2000001c 	.word	0x2000001c
 8009d18:	0800a169 	.word	0x0800a169
 8009d1c:	0800a176 	.word	0x0800a176
 8009d20:	0800a1a4 	.word	0x0800a1a4

08009d24 <_calloc_r>:
 8009d24:	b570      	push	{r4, r5, r6, lr}
 8009d26:	fba1 5402 	umull	r5, r4, r1, r2
 8009d2a:	b934      	cbnz	r4, 8009d3a <_calloc_r+0x16>
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	f7ff f953 	bl	8008fd8 <_malloc_r>
 8009d32:	4606      	mov	r6, r0
 8009d34:	b928      	cbnz	r0, 8009d42 <_calloc_r+0x1e>
 8009d36:	4630      	mov	r0, r6
 8009d38:	bd70      	pop	{r4, r5, r6, pc}
 8009d3a:	220c      	movs	r2, #12
 8009d3c:	6002      	str	r2, [r0, #0]
 8009d3e:	2600      	movs	r6, #0
 8009d40:	e7f9      	b.n	8009d36 <_calloc_r+0x12>
 8009d42:	462a      	mov	r2, r5
 8009d44:	4621      	mov	r1, r4
 8009d46:	f7fe f9ed 	bl	8008124 <memset>
 8009d4a:	e7f4      	b.n	8009d36 <_calloc_r+0x12>

08009d4c <__ascii_mbtowc>:
 8009d4c:	b082      	sub	sp, #8
 8009d4e:	b901      	cbnz	r1, 8009d52 <__ascii_mbtowc+0x6>
 8009d50:	a901      	add	r1, sp, #4
 8009d52:	b142      	cbz	r2, 8009d66 <__ascii_mbtowc+0x1a>
 8009d54:	b14b      	cbz	r3, 8009d6a <__ascii_mbtowc+0x1e>
 8009d56:	7813      	ldrb	r3, [r2, #0]
 8009d58:	600b      	str	r3, [r1, #0]
 8009d5a:	7812      	ldrb	r2, [r2, #0]
 8009d5c:	1e10      	subs	r0, r2, #0
 8009d5e:	bf18      	it	ne
 8009d60:	2001      	movne	r0, #1
 8009d62:	b002      	add	sp, #8
 8009d64:	4770      	bx	lr
 8009d66:	4610      	mov	r0, r2
 8009d68:	e7fb      	b.n	8009d62 <__ascii_mbtowc+0x16>
 8009d6a:	f06f 0001 	mvn.w	r0, #1
 8009d6e:	e7f8      	b.n	8009d62 <__ascii_mbtowc+0x16>

08009d70 <__ascii_wctomb>:
 8009d70:	4603      	mov	r3, r0
 8009d72:	4608      	mov	r0, r1
 8009d74:	b141      	cbz	r1, 8009d88 <__ascii_wctomb+0x18>
 8009d76:	2aff      	cmp	r2, #255	@ 0xff
 8009d78:	d904      	bls.n	8009d84 <__ascii_wctomb+0x14>
 8009d7a:	228a      	movs	r2, #138	@ 0x8a
 8009d7c:	601a      	str	r2, [r3, #0]
 8009d7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d82:	4770      	bx	lr
 8009d84:	700a      	strb	r2, [r1, #0]
 8009d86:	2001      	movs	r0, #1
 8009d88:	4770      	bx	lr
	...

08009d8c <fiprintf>:
 8009d8c:	b40e      	push	{r1, r2, r3}
 8009d8e:	b503      	push	{r0, r1, lr}
 8009d90:	4601      	mov	r1, r0
 8009d92:	ab03      	add	r3, sp, #12
 8009d94:	4805      	ldr	r0, [pc, #20]	@ (8009dac <fiprintf+0x20>)
 8009d96:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d9a:	6800      	ldr	r0, [r0, #0]
 8009d9c:	9301      	str	r3, [sp, #4]
 8009d9e:	f7ff fd4b 	bl	8009838 <_vfiprintf_r>
 8009da2:	b002      	add	sp, #8
 8009da4:	f85d eb04 	ldr.w	lr, [sp], #4
 8009da8:	b003      	add	sp, #12
 8009daa:	4770      	bx	lr
 8009dac:	2000001c 	.word	0x2000001c

08009db0 <abort>:
 8009db0:	b508      	push	{r3, lr}
 8009db2:	2006      	movs	r0, #6
 8009db4:	f000 f82c 	bl	8009e10 <raise>
 8009db8:	2001      	movs	r0, #1
 8009dba:	f7f7 fc6b 	bl	8001694 <_exit>

08009dbe <_raise_r>:
 8009dbe:	291f      	cmp	r1, #31
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4605      	mov	r5, r0
 8009dc4:	460c      	mov	r4, r1
 8009dc6:	d904      	bls.n	8009dd2 <_raise_r+0x14>
 8009dc8:	2316      	movs	r3, #22
 8009dca:	6003      	str	r3, [r0, #0]
 8009dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd0:	bd38      	pop	{r3, r4, r5, pc}
 8009dd2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009dd4:	b112      	cbz	r2, 8009ddc <_raise_r+0x1e>
 8009dd6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009dda:	b94b      	cbnz	r3, 8009df0 <_raise_r+0x32>
 8009ddc:	4628      	mov	r0, r5
 8009dde:	f000 f831 	bl	8009e44 <_getpid_r>
 8009de2:	4622      	mov	r2, r4
 8009de4:	4601      	mov	r1, r0
 8009de6:	4628      	mov	r0, r5
 8009de8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009dec:	f000 b818 	b.w	8009e20 <_kill_r>
 8009df0:	2b01      	cmp	r3, #1
 8009df2:	d00a      	beq.n	8009e0a <_raise_r+0x4c>
 8009df4:	1c59      	adds	r1, r3, #1
 8009df6:	d103      	bne.n	8009e00 <_raise_r+0x42>
 8009df8:	2316      	movs	r3, #22
 8009dfa:	6003      	str	r3, [r0, #0]
 8009dfc:	2001      	movs	r0, #1
 8009dfe:	e7e7      	b.n	8009dd0 <_raise_r+0x12>
 8009e00:	2100      	movs	r1, #0
 8009e02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009e06:	4620      	mov	r0, r4
 8009e08:	4798      	blx	r3
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	e7e0      	b.n	8009dd0 <_raise_r+0x12>
	...

08009e10 <raise>:
 8009e10:	4b02      	ldr	r3, [pc, #8]	@ (8009e1c <raise+0xc>)
 8009e12:	4601      	mov	r1, r0
 8009e14:	6818      	ldr	r0, [r3, #0]
 8009e16:	f7ff bfd2 	b.w	8009dbe <_raise_r>
 8009e1a:	bf00      	nop
 8009e1c:	2000001c 	.word	0x2000001c

08009e20 <_kill_r>:
 8009e20:	b538      	push	{r3, r4, r5, lr}
 8009e22:	4d07      	ldr	r5, [pc, #28]	@ (8009e40 <_kill_r+0x20>)
 8009e24:	2300      	movs	r3, #0
 8009e26:	4604      	mov	r4, r0
 8009e28:	4608      	mov	r0, r1
 8009e2a:	4611      	mov	r1, r2
 8009e2c:	602b      	str	r3, [r5, #0]
 8009e2e:	f7f7 fc21 	bl	8001674 <_kill>
 8009e32:	1c43      	adds	r3, r0, #1
 8009e34:	d102      	bne.n	8009e3c <_kill_r+0x1c>
 8009e36:	682b      	ldr	r3, [r5, #0]
 8009e38:	b103      	cbz	r3, 8009e3c <_kill_r+0x1c>
 8009e3a:	6023      	str	r3, [r4, #0]
 8009e3c:	bd38      	pop	{r3, r4, r5, pc}
 8009e3e:	bf00      	nop
 8009e40:	20005a2c 	.word	0x20005a2c

08009e44 <_getpid_r>:
 8009e44:	f7f7 bc0e 	b.w	8001664 <_getpid>

08009e48 <_init>:
 8009e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e4a:	bf00      	nop
 8009e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e4e:	bc08      	pop	{r3}
 8009e50:	469e      	mov	lr, r3
 8009e52:	4770      	bx	lr

08009e54 <_fini>:
 8009e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e56:	bf00      	nop
 8009e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e5a:	bc08      	pop	{r3}
 8009e5c:	469e      	mov	lr, r3
 8009e5e:	4770      	bx	lr
