{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.106742",
   "Default View_TopLeft":"-5940,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 6800 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 5580 -defaultsOSRD
preplace port GT_Serial_0 -pg 1 -lvl 4 -x 2850 -y 1340 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 4 -x 2850 -y 5300 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 2850 -y 1620 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_1 -pg 1 -lvl 0 -x 0 -y 5260 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 5280 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 3260 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 2850 -y 6720 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 4 -x 2850 -y 5440 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 2850 -y 820 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 2850 -y 840 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 4 -x 2850 -y 860 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 4 -x 2850 -y 880 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 2850 -y 900 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 2850 -y 920 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 4 -x 2850 -y 940 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 4 -x 2850 -y 960 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 2850 -y 980 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 2850 -y 1000 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 4 -x 2850 -y 1020 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 4 -x 2850 -y 1040 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 2850 -y 1140 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 2850 -y 1160 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 4 -x 2850 -y 1180 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 4 -x 2850 -y 1200 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 2850 -y 1220 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 4 -x 2850 -y 1240 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 0 -x 0 -y 4580 -defaultsOSRD -left
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 0 -x 0 -y 3280 -defaultsOSRD -left
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 3320 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 3340 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 3380 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 3540 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 3560 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 3580 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 3600 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 3620 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 3640 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 3660 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 3680 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 3700 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 3720 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 3740 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 3760 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 3860 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 3880 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 3900 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 3920 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 3940 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 3960 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 3980 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 4000 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 4040 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 4080 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 4100 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 4120 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 4200 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 4280 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 4360 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_0 -pg 1 -lvl 4 -x 2850 -y 1260 -defaultsOSRD -right
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 2850 -y 3580 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 4 -x 2850 -y 3680 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 2850 -y 3400 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 2850 -y 3600 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 2850 -y 3640 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 4 -x 2850 -y 3660 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 2850 -y 3440 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 4 -x 2850 -y 3740 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 2850 -y 3460 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 4 -x 2850 -y 3540 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 2850 -y 3420 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 4 -x 2850 -y 3760 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 2850 -y 3620 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 4 -x 2850 -y 3720 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 4 -x 2850 -y 3560 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 4 -x 2850 -y 3700 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 4 -x 2850 -y 5760 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 4 -x 2850 -y 5780 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 4640 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 4660 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 4620 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 2850 -y 6640 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 2850 -y 5960 -defaultsOSRD
preplace portBus gt_loopback_0 -pg 1 -lvl 0 -x 0 -y 4600 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 2850 -y 6620 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 4 -x 2850 -y 5520 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 4 -x 2850 -y 5540 -defaultsOSRD
preplace portBus gt_loopback_1 -pg 1 -lvl 0 -x 0 -y 5100 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 2850 -y 5940 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 2850 -y 580 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 2850 -y 640 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 4 -x 2850 -y 720 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 4 -x 2850 -y 800 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 2850 -y 1060 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 2850 -y 1080 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 4 -x 2850 -y 1100 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 4 -x 2850 -y 1120 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 3300 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 3360 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 3400 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 3420 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 3440 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 3460 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 3480 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 3500 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 3520 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 3780 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 3800 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 3820 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 3840 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 4020 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 4060 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_1 -pg 1 -lvl 3 -x 2610 -y 5740 -swap {5 6 2 0 3 4 1 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I left -pinBusY MBUFG_GT_I 120L -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 140L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 60L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 20L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 80L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 100L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 40L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 20R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 40R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 60R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 80R
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 1300 -y 6780 -defaultsOSRD -pinDir CLK_IN_D1 left -pinY CLK_IN_D1 20L -pinBusDir IBUFDS_GTME5_CEB left -pinBusY IBUFDS_GTME5_CEB 40L -pinBusDir IBUFDS_GTME5_O right -pinBusY IBUFDS_GTME5_O 20R -pinBusDir IBUFDS_GTME5_ODIV2 right -pinBusY IBUFDS_GTME5_ODIV2 40R
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 240 -y 5560 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir CLK_IN_D1 left -pinY CLK_IN_D1 20L -pinBusDir IBUFDS_GTME5_CEB left -pinBusY IBUFDS_GTME5_CEB 40L -pinBusDir IBUFDS_GTME5_O right -pinBusY IBUFDS_GTME5_O 40R -pinBusDir IBUFDS_GTME5_ODIV2 right -pinBusY IBUFDS_GTME5_ODIV2 20R
preplace inst gt_quad_base_0 -pg 1 -lvl 3 -x 2610 -y 1300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 527 528 529 530 535 519 520 521 560 515 516 517 518 523 525 532 534 524 514 526 536 541 542 522 537 538 539 531 533 544 543 561 553 554 540 555 548 557 550 559 545 546 552 547 556 549 558 551} -defaultsOSRD -pinDir HSCLK0_DEBUG left -pinY HSCLK0_DEBUG 20L -pinDir HSCLK1_DEBUG left -pinY HSCLK1_DEBUG 40L -pinDir gt_rxmargin_intf left -pinY gt_rxmargin_intf 60L -pinDir GT_DEBUG left -pinY GT_DEBUG 80L -pinDir APB3_INTF left -pinY APB3_INTF 100L -pinDir GT_NORTHIN_SOUTHOUT right -pinY GT_NORTHIN_SOUTHOUT 20R -pinDir GT_NORTHOUT_SOUTHIN left -pinY GT_NORTHOUT_SOUTHIN 120L -pinDir CH0_DEBUG left -pinY CH0_DEBUG 140L -pinDir CH0_DEBUG.ch0_loopback left -pinY CH0_DEBUG.ch0_loopback 160L -pinDir CH1_DEBUG left -pinY CH1_DEBUG 180L -pinDir CH1_DEBUG.ch1_loopback left -pinY CH1_DEBUG.ch1_loopback 200L -pinDir CH2_DEBUG left -pinY CH2_DEBUG 220L -pinDir CH2_DEBUG.ch2_loopback left -pinY CH2_DEBUG.ch2_loopback 240L -pinDir CH3_DEBUG left -pinY CH3_DEBUG 260L -pinDir CH3_DEBUG.ch3_loopback left -pinY CH3_DEBUG.ch3_loopback 280L -pinDir TX0_GT_IP_Interface left -pinY TX0_GT_IP_Interface 300L -pinDir TX0_GT_IP_Interface.ch0_txmaincursor left -pinY TX0_GT_IP_Interface.ch0_txmaincursor 320L -pinDir TX0_GT_IP_Interface.ch0_txpostcursor left -pinY TX0_GT_IP_Interface.ch0_txpostcursor 340L -pinDir TX0_GT_IP_Interface.ch0_txprecursor left -pinY TX0_GT_IP_Interface.ch0_txprecursor 360L -pinDir TX1_GT_IP_Interface left -pinY TX1_GT_IP_Interface 380L -pinDir TX1_GT_IP_Interface.ch1_txmaincursor left -pinY TX1_GT_IP_Interface.ch1_txmaincursor 400L -pinDir TX1_GT_IP_Interface.ch1_txpostcursor left -pinY TX1_GT_IP_Interface.ch1_txpostcursor 420L -pinDir TX1_GT_IP_Interface.ch1_txprecursor left -pinY TX1_GT_IP_Interface.ch1_txprecursor 440L -pinDir TX2_GT_IP_Interface left -pinY TX2_GT_IP_Interface 460L -pinDir TX2_GT_IP_Interface.ch2_txmaincursor left -pinY TX2_GT_IP_Interface.ch2_txmaincursor 480L -pinDir TX2_GT_IP_Interface.ch2_txpostcursor left -pinY TX2_GT_IP_Interface.ch2_txpostcursor 500L -pinDir TX2_GT_IP_Interface.ch2_txprecursor left -pinY TX2_GT_IP_Interface.ch2_txprecursor 520L -pinDir TX3_GT_IP_Interface left -pinY TX3_GT_IP_Interface 540L -pinDir TX3_GT_IP_Interface.ch3_txmaincursor left -pinY TX3_GT_IP_Interface.ch3_txmaincursor 560L -pinDir TX3_GT_IP_Interface.ch3_txpostcursor left -pinY TX3_GT_IP_Interface.ch3_txpostcursor 580L -pinDir TX3_GT_IP_Interface.ch3_txprecursor left -pinY TX3_GT_IP_Interface.ch3_txprecursor 600L -pinDir RX0_GT_IP_Interface left -pinY RX0_GT_IP_Interface 620L -pinDir RX0_GT_IP_Interface.ch0_rxcdrhold left -pinY RX0_GT_IP_Interface.ch0_rxcdrhold 640L -pinDir RX1_GT_IP_Interface left -pinY RX1_GT_IP_Interface 660L -pinDir RX1_GT_IP_Interface.ch1_rxcdrhold left -pinY RX1_GT_IP_Interface.ch1_rxcdrhold 680L -pinDir RX2_GT_IP_Interface left -pinY RX2_GT_IP_Interface 700L -pinDir RX2_GT_IP_Interface.ch2_rxcdrhold left -pinY RX2_GT_IP_Interface.ch2_rxcdrhold 720L -pinDir RX3_GT_IP_Interface left -pinY RX3_GT_IP_Interface 740L -pinDir RX3_GT_IP_Interface.ch3_rxcdrhold left -pinY RX3_GT_IP_Interface.ch3_rxcdrhold 760L -pinDir GT_Serial right -pinY GT_Serial 40R -pinDir hsclk0_lcpllreset left -pinY hsclk0_lcpllreset 1060L -pinDir hsclk0_rpllreset left -pinY hsclk0_rpllreset 1080L -pinDir hsclk1_lcpllreset left -pinY hsclk1_lcpllreset 1100L -pinDir hsclk1_rpllreset left -pinY hsclk1_rpllreset 1120L -pinDir hsclk0_lcplllock left -pinY hsclk0_lcplllock 1240L -pinDir hsclk1_lcplllock right -pinY hsclk1_lcplllock 60R -pinDir hsclk0_rplllock right -pinY hsclk0_rplllock 80R -pinDir hsclk1_rplllock right -pinY hsclk1_rplllock 100R -pinDir gtpowergood right -pinY gtpowergood 320R -pinDir ch0_pcierstb left -pinY ch0_pcierstb 880L -pinDir ch1_pcierstb left -pinY ch1_pcierstb 900L -pinDir ch2_pcierstb left -pinY ch2_pcierstb 920L -pinDir ch3_pcierstb left -pinY ch3_pcierstb 940L -pinDir pcielinkreachtarget left -pinY pcielinkreachtarget 960L -pinBusDir pcieltssm left -pinBusY pcieltssm 1000L -pinDir ch0_iloreset left -pinY ch0_iloreset 1160L -pinDir ch1_iloreset left -pinY ch1_iloreset 1200L -pinDir ch2_iloreset left -pinY ch2_iloreset 980L -pinDir ch3_iloreset left -pinY ch3_iloreset 860L -pinDir ch0_iloresetdone left -pinY ch0_iloresetdone 1040L -pinDir ch1_iloresetdone left -pinY ch1_iloresetdone 1280L -pinDir ch2_iloresetdone left -pinY ch2_iloresetdone 1320L -pinDir ch3_iloresetdone left -pinY ch3_iloresetdone 1360L -pinDir ch0_phystatus right -pinY ch0_phystatus 120R -pinDir ch1_phystatus right -pinY ch1_phystatus 140R -pinDir ch2_phystatus right -pinY ch2_phystatus 160R -pinDir ch3_phystatus right -pinY ch3_phystatus 180R -pinDir refclk0_gtrefclkpd left -pinY refclk0_gtrefclkpd 1140L -pinDir refclk1_gtrefclkpd left -pinY refclk1_gtrefclkpd 1180L -pinDir apb3clk left -pinY apb3clk 1820L -pinDir apb3presetn left -pinY apb3presetn 1800L -pinDir GT_REFCLK0 left -pinY GT_REFCLK0 2040L -pinDir ch0_txoutclk left -pinY ch0_txoutclk 1940L -pinDir ch0_txusrclk left -pinY ch0_txusrclk 1960L -pinDir ch1_txoutclk right -pinY ch1_txoutclk 200R -pinDir ch1_txusrclk left -pinY ch1_txusrclk 1980L -pinDir ch2_txoutclk right -pinY ch2_txoutclk 220R -pinDir ch2_txusrclk left -pinY ch2_txusrclk 2000L -pinDir ch3_txoutclk right -pinY ch3_txoutclk 240R -pinDir ch3_txusrclk left -pinY ch3_txusrclk 2020L -pinDir ch0_rxoutclk left -pinY ch0_rxoutclk 1840L -pinDir ch0_rxusrclk left -pinY ch0_rxusrclk 1860L -pinDir ch1_rxoutclk right -pinY ch1_rxoutclk 260R -pinDir ch1_rxusrclk left -pinY ch1_rxusrclk 1880L -pinDir ch2_rxoutclk right -pinY ch2_rxoutclk 280R -pinDir ch2_rxusrclk left -pinY ch2_rxusrclk 1900L -pinDir ch3_rxoutclk right -pinY ch3_rxoutclk 300R -pinDir ch3_rxusrclk left -pinY ch3_rxusrclk 1920L
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 2610 -y 6700 -swap {5 0 1 2 3 4 6} -defaultsOSRD -pinDir outclk left -pinY outclk 120L -pinDir gt_bufgtce left -pinY gt_bufgtce 20L -pinDir gt_bufgtcemask left -pinY gt_bufgtcemask 40L -pinDir gt_bufgtclr left -pinY gt_bufgtclr 60L -pinDir gt_bufgtclrmask left -pinY gt_bufgtclrmask 80L -pinBusDir gt_bufgtdiv left -pinBusY gt_bufgtdiv 100L -pinDir usrclk right -pinY usrclk 20R
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 1300 -y 6580 -swap {0 3 4 2 5 6 1 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 20R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 60L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 80L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 40L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 100L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 120L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 20L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 40R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 60R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 80R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 100R
preplace inst util_ds_buf_mbufg_tx_1 -pg 1 -lvl 3 -x 2610 -y 5500 -swap {2 6 3 0 4 5 1 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I left -pinBusY MBUFG_GT_I 60L -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 140L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 80L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 20L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 100L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 120L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 40L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 20R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 40R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 60R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 80R
preplace inst gt_quad_base_1 -pg 1 -lvl 2 -x 1300 -y 4940 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 522 547 551 536 549 525 526 527 528 530 531 545 544 543 542 521 520 519 518 537 538 540 546 532 541 524 523 529 539 553 555 533 550 534 552 535 560 557 554 559 556 561 558 548} -defaultsOSRD -pinDir HSCLK0_DEBUG left -pinY HSCLK0_DEBUG 20L -pinDir HSCLK1_DEBUG left -pinY HSCLK1_DEBUG 40L -pinDir gt_rxmargin_intf left -pinY gt_rxmargin_intf 60L -pinDir GT_DEBUG left -pinY GT_DEBUG 80L -pinDir APB3_INTF left -pinY APB3_INTF 100L -pinDir GT_NORTHIN_SOUTHOUT right -pinY GT_NORTHIN_SOUTHOUT 20R -pinDir GT_NORTHOUT_SOUTHIN left -pinY GT_NORTHOUT_SOUTHIN 120L -pinDir CH0_DEBUG left -pinY CH0_DEBUG 140L -pinDir CH0_DEBUG.ch0_loopback left -pinY CH0_DEBUG.ch0_loopback 160L -pinDir CH1_DEBUG left -pinY CH1_DEBUG 180L -pinDir CH1_DEBUG.ch1_loopback left -pinY CH1_DEBUG.ch1_loopback 200L -pinDir CH2_DEBUG left -pinY CH2_DEBUG 220L -pinDir CH2_DEBUG.ch2_loopback left -pinY CH2_DEBUG.ch2_loopback 240L -pinDir CH3_DEBUG left -pinY CH3_DEBUG 260L -pinDir CH3_DEBUG.ch3_loopback left -pinY CH3_DEBUG.ch3_loopback 280L -pinDir TX0_GT_IP_Interface right -pinY TX0_GT_IP_Interface 40R -pinDir TX0_GT_IP_Interface.ch0_txmaincursor right -pinY TX0_GT_IP_Interface.ch0_txmaincursor 60R -pinDir TX0_GT_IP_Interface.ch0_txpostcursor right -pinY TX0_GT_IP_Interface.ch0_txpostcursor 80R -pinDir TX0_GT_IP_Interface.ch0_txprecursor right -pinY TX0_GT_IP_Interface.ch0_txprecursor 100R -pinDir TX1_GT_IP_Interface right -pinY TX1_GT_IP_Interface 120R -pinDir TX1_GT_IP_Interface.ch1_txmaincursor right -pinY TX1_GT_IP_Interface.ch1_txmaincursor 140R -pinDir TX1_GT_IP_Interface.ch1_txpostcursor right -pinY TX1_GT_IP_Interface.ch1_txpostcursor 160R -pinDir TX1_GT_IP_Interface.ch1_txprecursor right -pinY TX1_GT_IP_Interface.ch1_txprecursor 180R -pinDir TX2_GT_IP_Interface right -pinY TX2_GT_IP_Interface 200R -pinDir TX2_GT_IP_Interface.ch2_txmaincursor right -pinY TX2_GT_IP_Interface.ch2_txmaincursor 220R -pinDir TX2_GT_IP_Interface.ch2_txpostcursor right -pinY TX2_GT_IP_Interface.ch2_txpostcursor 240R -pinDir TX2_GT_IP_Interface.ch2_txprecursor right -pinY TX2_GT_IP_Interface.ch2_txprecursor 260R -pinDir TX3_GT_IP_Interface right -pinY TX3_GT_IP_Interface 280R -pinDir TX3_GT_IP_Interface.ch3_txmaincursor right -pinY TX3_GT_IP_Interface.ch3_txmaincursor 300R -pinDir TX3_GT_IP_Interface.ch3_txpostcursor right -pinY TX3_GT_IP_Interface.ch3_txpostcursor 320R -pinDir TX3_GT_IP_Interface.ch3_txprecursor right -pinY TX3_GT_IP_Interface.ch3_txprecursor 340R -pinDir RX0_GT_IP_Interface left -pinY RX0_GT_IP_Interface 300L -pinDir RX0_GT_IP_Interface.ch0_rxcdrhold left -pinY RX0_GT_IP_Interface.ch0_rxcdrhold 320L -pinDir RX1_GT_IP_Interface left -pinY RX1_GT_IP_Interface 340L -pinDir RX1_GT_IP_Interface.ch1_rxcdrhold left -pinY RX1_GT_IP_Interface.ch1_rxcdrhold 360L -pinDir RX2_GT_IP_Interface left -pinY RX2_GT_IP_Interface 380L -pinDir RX2_GT_IP_Interface.ch2_rxcdrhold left -pinY RX2_GT_IP_Interface.ch2_rxcdrhold 400L -pinDir RX3_GT_IP_Interface left -pinY RX3_GT_IP_Interface 420L -pinDir RX3_GT_IP_Interface.ch3_rxcdrhold left -pinY RX3_GT_IP_Interface.ch3_rxcdrhold 440L -pinDir GT_Serial right -pinY GT_Serial 360R -pinDir hsclk0_lcpllreset left -pinY hsclk0_lcpllreset 460L -pinDir hsclk0_rpllreset left -pinY hsclk0_rpllreset 480L -pinDir hsclk1_lcpllreset left -pinY hsclk1_lcpllreset 500L -pinDir hsclk1_rpllreset left -pinY hsclk1_rpllreset 520L -pinDir hsclk0_lcplllock right -pinY hsclk0_lcplllock 460R -pinDir hsclk1_lcplllock right -pinY hsclk1_lcplllock 660R -pinDir hsclk0_rplllock right -pinY hsclk0_rplllock 740R -pinDir hsclk1_rplllock right -pinY hsclk1_rplllock 540R -pinDir gtpowergood right -pinY gtpowergood 700R -pinDir ch0_pcierstb left -pinY ch0_pcierstb 580L -pinDir ch1_pcierstb left -pinY ch1_pcierstb 600L -pinDir ch2_pcierstb left -pinY ch2_pcierstb 620L -pinDir ch3_pcierstb left -pinY ch3_pcierstb 640L -pinDir pcielinkreachtarget left -pinY pcielinkreachtarget 680L -pinBusDir pcieltssm left -pinBusY pcieltssm 700L -pinDir ch0_iloreset left -pinY ch0_iloreset 940L -pinDir ch1_iloreset left -pinY ch1_iloreset 920L -pinDir ch2_iloreset left -pinY ch2_iloreset 900L -pinDir ch3_iloreset left -pinY ch3_iloreset 880L -pinDir ch0_iloresetdone right -pinY ch0_iloresetdone 440R -pinDir ch1_iloresetdone right -pinY ch1_iloresetdone 420R -pinDir ch2_iloresetdone right -pinY ch2_iloresetdone 400R -pinDir ch3_iloresetdone right -pinY ch3_iloresetdone 380R -pinDir ch0_phystatus right -pinY ch0_phystatus 560R -pinDir ch1_phystatus right -pinY ch1_phystatus 580R -pinDir ch2_phystatus right -pinY ch2_phystatus 620R -pinDir ch3_phystatus right -pinY ch3_phystatus 640R -pinDir refclk0_gtrefclkpd left -pinY refclk0_gtrefclkpd 720L -pinDir refclk1_gtrefclkpd left -pinY refclk1_gtrefclkpd 740L -pinDir apb3clk left -pinY apb3clk 560L -pinDir apb3presetn left -pinY apb3presetn 540L -pinDir GT_REFCLK0 left -pinY GT_REFCLK0 660L -pinDir ch0_txoutclk right -pinY ch0_txoutclk 600R -pinDir ch0_txusrclk right -pinY ch0_txusrclk 780R -pinDir ch1_txoutclk right -pinY ch1_txoutclk 820R -pinDir ch1_txusrclk right -pinY ch1_txusrclk 480R -pinDir ch2_txoutclk right -pinY ch2_txoutclk 720R -pinDir ch2_txusrclk right -pinY ch2_txusrclk 500R -pinDir ch3_txoutclk right -pinY ch3_txoutclk 760R -pinDir ch3_txusrclk right -pinY ch3_txusrclk 520R -pinDir ch0_rxoutclk right -pinY ch0_rxoutclk 920R -pinDir ch0_rxusrclk right -pinY ch0_rxusrclk 860R -pinDir ch1_rxoutclk right -pinY ch1_rxoutclk 800R -pinDir ch1_rxusrclk right -pinY ch1_rxusrclk 900R -pinDir ch2_rxoutclk right -pinY ch2_rxoutclk 840R -pinDir ch2_rxusrclk right -pinY ch2_rxusrclk 940R -pinDir ch3_rxoutclk right -pinY ch3_rxoutclk 880R -pinDir ch3_rxusrclk right -pinY ch3_rxusrclk 680R
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 1300 -y 6220 -swap {0 5 3 2 4 6 1 7 8 9 10} -defaultsOSRD -pinBusDir MBUFG_GT_I right -pinBusY MBUFG_GT_I 20R -pinBusDir MBUFG_GT_CE left -pinBusY MBUFG_GT_CE 100L -pinBusDir MBUFG_GT_CEMASK left -pinBusY MBUFG_GT_CEMASK 60L -pinBusDir MBUFG_GT_CLR left -pinBusY MBUFG_GT_CLR 40L -pinBusDir MBUFG_GT_CLRMASK left -pinBusY MBUFG_GT_CLRMASK 80L -pinBusDir MBUFG_GT_DIV left -pinBusY MBUFG_GT_DIV 120L -pinBusDir MBUFG_GT_CLRB_LEAF left -pinBusY MBUFG_GT_CLRB_LEAF 20L -pinBusDir MBUFG_GT_O1 right -pinBusY MBUFG_GT_O1 40R -pinBusDir MBUFG_GT_O2 right -pinBusY MBUFG_GT_O2 60R -pinBusDir MBUFG_GT_O3 right -pinBusY MBUFG_GT_O3 80R -pinBusDir MBUFG_GT_O4 right -pinBusY MBUFG_GT_O4 100R
preplace inst dcmac_0 -pg 1 -lvl 2 -x 1300 -y 40 -swap {191 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 130 58 59 60 61 62 63 64 65 66 119 68 69 70 71 72 73 74 75 76 108 78 79 80 81 82 83 84 85 86 97 88 89 90 91 92 93 94 95 96 57 98 99 100 101 102 103 104 105 106 107 67 109 110 111 112 113 114 115 116 117 118 77 120 121 122 123 124 125 126 127 128 129 87 131 132 133 134 135 136 137 138 139 140 174 142 143 144 145 146 147 148 149 150 151 163 153 154 155 156 157 158 159 160 161 162 152 164 165 166 167 168 169 170 171 172 173 141 175 176 177 178 179 180 181 182 183 184 0 186 187 188 189 190 185 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 411 246 247 248 249 250 251 252 253 254 255 257 258 260 261 262 264 265 266 256 259 263 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 336 337 338 339 340 342 528 344 345 346 347 349 351 353 355 357 359 361 362 363 364 365 366 367 368 369 370 371 373 374 375 376 377 378 379 380 522 412 381 382 383 384 385 386 387 388 389 390 391 452 453 458 459 466 470 474 475 245 372 392 393 413 414 394 395 415 396 416 417 418 397 398 399 400 401 402 403 419 404 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 405 448 406 449 450 407 408 409 451 410 483 462 454 455 456 464 486 463 457 465 487 467 460 468 488 471 461 469 489 479 472 480 490 482 473 481 493 491 476 484 494 492 477 485 350 352 341 335 531 530 529 527 348 536 524 478 495 496 518 497 498 499 523 500 501 502 519 503 504 505 526 506 507 508 520 509 510 511 525 512 513 514 521 515 516 517 343 356 358 360 535 534 533 532 354 537} -defaultsOSRD -pinDir s_axi left -pinY s_axi 60L -pinDir gtm_tx_serdes_interface_0 right -pinY gtm_tx_serdes_interface_0 20R -pinDir gtm_tx_serdes_interface_1 right -pinY gtm_tx_serdes_interface_1 40R -pinDir gtm_tx_serdes_interface_2 right -pinY gtm_tx_serdes_interface_2 60R -pinDir gtm_tx_serdes_interface_3 right -pinY gtm_tx_serdes_interface_3 80R -pinDir gtm_tx_serdes_interface_4 right -pinY gtm_tx_serdes_interface_4 240R -pinDir gtm_tx_serdes_interface_5 right -pinY gtm_tx_serdes_interface_5 220R -pinDir gtm_tx_serdes_interface_6 right -pinY gtm_tx_serdes_interface_6 200R -pinDir gtm_tx_serdes_interface_7 right -pinY gtm_tx_serdes_interface_7 180R -pinDir gtm_rx_serdes_interface_0 right -pinY gtm_rx_serdes_interface_0 100R -pinDir gtm_rx_serdes_interface_1 right -pinY gtm_rx_serdes_interface_1 120R -pinDir gtm_rx_serdes_interface_2 right -pinY gtm_rx_serdes_interface_2 140R -pinDir gtm_rx_serdes_interface_3 right -pinY gtm_rx_serdes_interface_3 160R -pinDir gtm_rx_serdes_interface_4 right -pinY gtm_rx_serdes_interface_4 320R -pinDir gtm_rx_serdes_interface_5 right -pinY gtm_rx_serdes_interface_5 300R -pinDir gtm_rx_serdes_interface_6 right -pinY gtm_rx_serdes_interface_6 280R -pinDir gtm_rx_serdes_interface_7 right -pinY gtm_rx_serdes_interface_7 260R -pinDir ctl_txrx_port0 left -pinY ctl_txrx_port0 20L -pinDir ctl_txrx_port1 left -pinY ctl_txrx_port1 40L -pinDir ctl_txrx_port2 left -pinY ctl_txrx_port2 80L -pinDir ctl_txrx_port3 left -pinY ctl_txrx_port3 100L -pinDir ctl_txrx_port4 left -pinY ctl_txrx_port4 120L -pinDir ctl_txrx_port5 left -pinY ctl_txrx_port5 140L -pinDir ctl_port left -pinY ctl_port 160L -pinDir s_axi_aclk left -pinY s_axi_aclk 180L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 3220L -pinDir fec_tx_dout_start_0 right -pinY fec_tx_dout_start_0 340R -pinDir fec_tx_dout_start_0_bh right -pinY fec_tx_dout_start_0_bh 360R -pinDir fec_tx_dout_start_1 right -pinY fec_tx_dout_start_1 380R -pinDir fec_tx_dout_start_1_bh right -pinY fec_tx_dout_start_1_bh 400R -pinDir fec_tx_dout_start_2 right -pinY fec_tx_dout_start_2 420R -pinDir fec_tx_dout_start_2_bh right -pinY fec_tx_dout_start_2_bh 440R -pinDir fec_tx_dout_start_3 right -pinY fec_tx_dout_start_3 460R -pinDir fec_tx_dout_start_3_bh right -pinY fec_tx_dout_start_3_bh 480R -pinDir fec_tx_dout_start_4 right -pinY fec_tx_dout_start_4 500R -pinDir fec_tx_dout_start_4_bh right -pinY fec_tx_dout_start_4_bh 520R -pinDir fec_tx_dout_start_5 right -pinY fec_tx_dout_start_5 560R -pinDir fec_tx_dout_start_5_bh right -pinY fec_tx_dout_start_5_bh 580R -pinBusDir rsvd_out right -pinBusY rsvd_out 620R -pinBusDir rsvd_out_rx_mac right -pinBusY rsvd_out_rx_mac 640R -pinBusDir rsvd_out_rx_phy right -pinBusY rsvd_out_rx_phy 660R -pinBusDir rsvd_out_tx_mac right -pinBusY rsvd_out_tx_mac 700R -pinBusDir rsvd_out_tx_phy right -pinBusY rsvd_out_tx_phy 720R -pinDir rx_all_channel_mac_pm_rdy right -pinY rx_all_channel_mac_pm_rdy 740R -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 540R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 600R -pinBusDir rx_axis_tdata2 right -pinBusY rx_axis_tdata2 680R -pinBusDir rx_axis_tdata3 right -pinBusY rx_axis_tdata3 760R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 780R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 800R -pinDir rx_axis_tuser_ena2 right -pinY rx_axis_tuser_ena2 820R -pinDir rx_axis_tuser_ena3 right -pinY rx_axis_tuser_ena3 840R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 860R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 880R -pinDir rx_axis_tuser_eop2 right -pinY rx_axis_tuser_eop2 900R -pinDir rx_axis_tuser_eop3 right -pinY rx_axis_tuser_eop3 920R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 940R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 960R -pinDir rx_axis_tuser_err2 right -pinY rx_axis_tuser_err2 980R -pinDir rx_axis_tuser_err3 right -pinY rx_axis_tuser_err3 1000R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 1020R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 1040R -pinBusDir rx_axis_tuser_mty2 right -pinBusY rx_axis_tuser_mty2 1060R -pinBusDir rx_axis_tuser_mty3 right -pinBusY rx_axis_tuser_mty3 1080R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 1100R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 1120R -pinDir rx_axis_tuser_sop2 right -pinY rx_axis_tuser_sop2 1140R -pinDir rx_axis_tuser_sop3 right -pinY rx_axis_tuser_sop3 1160R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 1180R -pinDir rx_axis_tvalid_1 right -pinY rx_axis_tvalid_1 1200R -pinBusDir rx_lane_aligner_fill right -pinBusY rx_lane_aligner_fill 1220R -pinDir rx_lane_aligner_fill_start right -pinY rx_lane_aligner_fill_start 1240R -pinDir rx_lane_aligner_fill_valid right -pinY rx_lane_aligner_fill_valid 1260R -pinBusDir rx_pcs_tdm_stats_data right -pinBusY rx_pcs_tdm_stats_data 1280R -pinDir rx_pcs_tdm_stats_start right -pinY rx_pcs_tdm_stats_start 1300R -pinDir rx_pcs_tdm_stats_valid right -pinY rx_pcs_tdm_stats_valid 1320R -pinBusDir rx_port_pm_rdy right -pinBusY rx_port_pm_rdy 1340R -pinBusDir rx_preambleout_0 right -pinBusY rx_preambleout_0 1360R -pinBusDir rx_preambleout_1 right -pinBusY rx_preambleout_1 1380R -pinDir rx_serdes_albuf_restart_0 right -pinY rx_serdes_albuf_restart_0 1400R -pinDir rx_serdes_albuf_restart_1 right -pinY rx_serdes_albuf_restart_1 1420R -pinDir rx_serdes_albuf_restart_2 right -pinY rx_serdes_albuf_restart_2 1440R -pinDir rx_serdes_albuf_restart_3 right -pinY rx_serdes_albuf_restart_3 1460R -pinDir rx_serdes_albuf_restart_4 right -pinY rx_serdes_albuf_restart_4 1480R -pinDir rx_serdes_albuf_restart_5 right -pinY rx_serdes_albuf_restart_5 1500R -pinDir rx_serdes_albuf_slip_0 right -pinY rx_serdes_albuf_slip_0 1520R -pinDir rx_serdes_albuf_slip_1 right -pinY rx_serdes_albuf_slip_1 1540R -pinDir rx_serdes_albuf_slip_2 right -pinY rx_serdes_albuf_slip_2 1560R -pinDir rx_serdes_albuf_slip_3 right -pinY rx_serdes_albuf_slip_3 1580R -pinDir rx_serdes_albuf_slip_4 right -pinY rx_serdes_albuf_slip_4 1600R -pinDir rx_serdes_albuf_slip_5 right -pinY rx_serdes_albuf_slip_5 1620R -pinDir rx_serdes_albuf_slip_6 right -pinY rx_serdes_albuf_slip_6 1640R -pinDir rx_serdes_albuf_slip_7 right -pinY rx_serdes_albuf_slip_7 1660R -pinDir rx_serdes_albuf_slip_8 right -pinY rx_serdes_albuf_slip_8 1680R -pinDir rx_serdes_albuf_slip_9 right -pinY rx_serdes_albuf_slip_9 1700R -pinDir rx_serdes_albuf_slip_10 right -pinY rx_serdes_albuf_slip_10 1720R -pinDir rx_serdes_albuf_slip_11 right -pinY rx_serdes_albuf_slip_11 1740R -pinDir rx_serdes_albuf_slip_12 right -pinY rx_serdes_albuf_slip_12 1760R -pinDir rx_serdes_albuf_slip_13 right -pinY rx_serdes_albuf_slip_13 1780R -pinDir rx_serdes_albuf_slip_14 right -pinY rx_serdes_albuf_slip_14 1800R -pinDir rx_serdes_albuf_slip_15 right -pinY rx_serdes_albuf_slip_15 1820R -pinDir rx_serdes_albuf_slip_16 right -pinY rx_serdes_albuf_slip_16 1840R -pinDir rx_serdes_albuf_slip_17 right -pinY rx_serdes_albuf_slip_17 1860R -pinDir rx_serdes_albuf_slip_18 right -pinY rx_serdes_albuf_slip_18 1880R -pinDir rx_serdes_albuf_slip_19 right -pinY rx_serdes_albuf_slip_19 1900R -pinDir rx_serdes_albuf_slip_20 right -pinY rx_serdes_albuf_slip_20 1920R -pinDir rx_serdes_albuf_slip_21 right -pinY rx_serdes_albuf_slip_21 1940R -pinDir rx_serdes_albuf_slip_22 right -pinY rx_serdes_albuf_slip_22 1960R -pinDir rx_serdes_albuf_slip_23 right -pinY rx_serdes_albuf_slip_23 1980R -pinDir rx_serdes_fifo_flagout_0 right -pinY rx_serdes_fifo_flagout_0 2000R -pinDir rx_serdes_fifo_flagout_1 right -pinY rx_serdes_fifo_flagout_1 2020R -pinDir rx_serdes_fifo_flagout_2 right -pinY rx_serdes_fifo_flagout_2 2040R -pinDir rx_serdes_fifo_flagout_3 right -pinY rx_serdes_fifo_flagout_3 2060R -pinDir rx_serdes_fifo_flagout_4 right -pinY rx_serdes_fifo_flagout_4 2080R -pinDir rx_serdes_fifo_flagout_5 right -pinY rx_serdes_fifo_flagout_5 2100R -pinBusDir rx_tsmac_tdm_stats_data right -pinBusY rx_tsmac_tdm_stats_data 2140R -pinBusDir rx_tsmac_tdm_stats_id right -pinBusY rx_tsmac_tdm_stats_id 2160R -pinDir rx_tsmac_tdm_stats_valid right -pinY rx_tsmac_tdm_stats_valid 2180R -pinBusDir c0_stat_rx_corrected_lane_delay_0 right -pinBusY c0_stat_rx_corrected_lane_delay_0 2200R -pinBusDir c0_stat_rx_corrected_lane_delay_1 right -pinBusY c0_stat_rx_corrected_lane_delay_1 2220R -pinBusDir c0_stat_rx_corrected_lane_delay_2 right -pinBusY c0_stat_rx_corrected_lane_delay_2 2260R -pinBusDir c0_stat_rx_corrected_lane_delay_3 right -pinBusY c0_stat_rx_corrected_lane_delay_3 4400R -pinDir c0_stat_rx_corrected_lane_delay_valid right -pinY c0_stat_rx_corrected_lane_delay_valid 2300R -pinBusDir c1_stat_rx_corrected_lane_delay_0 right -pinBusY c1_stat_rx_corrected_lane_delay_0 2320R -pinBusDir c1_stat_rx_corrected_lane_delay_1 right -pinBusY c1_stat_rx_corrected_lane_delay_1 2340R -pinBusDir c1_stat_rx_corrected_lane_delay_2 right -pinBusY c1_stat_rx_corrected_lane_delay_2 2360R -pinBusDir c1_stat_rx_corrected_lane_delay_3 right -pinBusY c1_stat_rx_corrected_lane_delay_3 2400R -pinDir c1_stat_rx_corrected_lane_delay_valid right -pinY c1_stat_rx_corrected_lane_delay_valid 2440R -pinBusDir c2_stat_rx_corrected_lane_delay_0 right -pinBusY c2_stat_rx_corrected_lane_delay_0 2480R -pinBusDir c2_stat_rx_corrected_lane_delay_1 right -pinBusY c2_stat_rx_corrected_lane_delay_1 2520R -pinBusDir c2_stat_rx_corrected_lane_delay_2 right -pinBusY c2_stat_rx_corrected_lane_delay_2 2560R -pinBusDir c2_stat_rx_corrected_lane_delay_3 right -pinBusY c2_stat_rx_corrected_lane_delay_3 2600R -pinDir c2_stat_rx_corrected_lane_delay_valid right -pinY c2_stat_rx_corrected_lane_delay_valid 2640R -pinBusDir c3_stat_rx_corrected_lane_delay_0 right -pinBusY c3_stat_rx_corrected_lane_delay_0 2660R -pinBusDir c3_stat_rx_corrected_lane_delay_1 right -pinBusY c3_stat_rx_corrected_lane_delay_1 2680R -pinBusDir c3_stat_rx_corrected_lane_delay_2 right -pinBusY c3_stat_rx_corrected_lane_delay_2 2700R -pinBusDir c3_stat_rx_corrected_lane_delay_3 right -pinBusY c3_stat_rx_corrected_lane_delay_3 2720R -pinDir c3_stat_rx_corrected_lane_delay_valid right -pinY c3_stat_rx_corrected_lane_delay_valid 2740R -pinBusDir c4_stat_rx_corrected_lane_delay_0 right -pinBusY c4_stat_rx_corrected_lane_delay_0 2760R -pinBusDir c4_stat_rx_corrected_lane_delay_1 right -pinBusY c4_stat_rx_corrected_lane_delay_1 2780R -pinBusDir c4_stat_rx_corrected_lane_delay_2 right -pinBusY c4_stat_rx_corrected_lane_delay_2 2800R -pinBusDir c4_stat_rx_corrected_lane_delay_3 right -pinBusY c4_stat_rx_corrected_lane_delay_3 2820R -pinDir c4_stat_rx_corrected_lane_delay_valid right -pinY c4_stat_rx_corrected_lane_delay_valid 2840R -pinBusDir c5_stat_rx_corrected_lane_delay_0 right -pinBusY c5_stat_rx_corrected_lane_delay_0 2860R -pinBusDir c5_stat_rx_corrected_lane_delay_1 right -pinBusY c5_stat_rx_corrected_lane_delay_1 2880R -pinBusDir c5_stat_rx_corrected_lane_delay_2 right -pinBusY c5_stat_rx_corrected_lane_delay_2 2900R -pinBusDir c5_stat_rx_corrected_lane_delay_3 right -pinBusY c5_stat_rx_corrected_lane_delay_3 2920R -pinDir c5_stat_rx_corrected_lane_delay_valid right -pinY c5_stat_rx_corrected_lane_delay_valid 2940R -pinDir tx_all_channel_mac_pm_rdy right -pinY tx_all_channel_mac_pm_rdy 2960R -pinDir tx_axis_taf_0 right -pinY tx_axis_taf_0 2980R -pinDir tx_axis_taf_1 right -pinY tx_axis_taf_1 3000R -pinDir tx_axis_tready_0 right -pinY tx_axis_tready_0 4280R -pinDir tx_axis_tready_1 left -pinY tx_axis_tready_1 3240L -pinBusDir tx_pcs_tdm_stats_data right -pinBusY tx_pcs_tdm_stats_data 3020R -pinDir tx_pcs_tdm_stats_start right -pinY tx_pcs_tdm_stats_start 3040R -pinDir tx_pcs_tdm_stats_valid right -pinY tx_pcs_tdm_stats_valid 3060R -pinBusDir tx_port_pm_rdy right -pinBusY tx_port_pm_rdy 3080R -pinDir tx_serdes_is_am_0 right -pinY tx_serdes_is_am_0 3100R -pinDir tx_serdes_is_am_1 right -pinY tx_serdes_is_am_1 3120R -pinDir tx_serdes_is_am_2 right -pinY tx_serdes_is_am_2 3140R -pinDir tx_serdes_is_am_3 right -pinY tx_serdes_is_am_3 3160R -pinDir tx_serdes_is_am_4 right -pinY tx_serdes_is_am_4 3180R -pinDir tx_serdes_is_am_5 right -pinY tx_serdes_is_am_5 3200R -pinDir tx_serdes_is_am_prefifo_0 right -pinY tx_serdes_is_am_prefifo_0 3220R -pinDir tx_serdes_is_am_prefifo_1 right -pinY tx_serdes_is_am_prefifo_1 3240R -pinDir tx_serdes_is_am_prefifo_2 right -pinY tx_serdes_is_am_prefifo_2 3260R -pinDir tx_serdes_is_am_prefifo_3 right -pinY tx_serdes_is_am_prefifo_3 3280R -pinDir tx_serdes_is_am_prefifo_4 right -pinY tx_serdes_is_am_prefifo_4 3300R -pinDir tx_serdes_is_am_prefifo_5 right -pinY tx_serdes_is_am_prefifo_5 3360R -pinBusDir tx_tsmac_tdm_stats_data right -pinBusY tx_tsmac_tdm_stats_data 3400R -pinBusDir tx_tsmac_tdm_stats_id right -pinBusY tx_tsmac_tdm_stats_id 3440R -pinDir tx_tsmac_tdm_stats_valid right -pinY tx_tsmac_tdm_stats_valid 3460R -pinBusDir ctl_rsvd_in left -pinBusY ctl_rsvd_in 200L -pinBusDir rsvd_in_rx_mac left -pinBusY rsvd_in_rx_mac 220L -pinBusDir rsvd_in_rx_phy left -pinBusY rsvd_in_rx_phy 240L -pinDir rx_all_channel_mac_pm_tick left -pinY rx_all_channel_mac_pm_tick 260L -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 3260L -pinDir rx_axi_clk left -pinY rx_axi_clk 3280L -pinBusDir rx_port_pm_tick left -pinBusY rx_port_pm_tick 280L -pinBusDir rx_channel_flush left -pinBusY rx_channel_flush 300L -pinDir rx_core_clk left -pinY rx_core_clk 3300L -pinDir rx_core_reset left -pinY rx_core_reset 320L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 3320L -pinDir rx_macif_clk left -pinY rx_macif_clk 3340L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 3360L -pinDir rx_serdes_fifo_flagin_0 left -pinY rx_serdes_fifo_flagin_0 340L -pinDir rx_serdes_fifo_flagin_1 left -pinY rx_serdes_fifo_flagin_1 360L -pinDir rx_serdes_fifo_flagin_2 left -pinY rx_serdes_fifo_flagin_2 380L -pinDir rx_serdes_fifo_flagin_3 left -pinY rx_serdes_fifo_flagin_3 400L -pinDir rx_serdes_fifo_flagin_4 left -pinY rx_serdes_fifo_flagin_4 420L -pinDir rx_serdes_fifo_flagin_5 left -pinY rx_serdes_fifo_flagin_5 440L -pinBusDir rx_serdes_reset left -pinBusY rx_serdes_reset 460L -pinBusDir ts_clk left -pinBusY ts_clk 3380L -pinDir tx_all_channel_mac_pm_tick left -pinY tx_all_channel_mac_pm_tick 480L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 3400L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 3420L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 3440L -pinBusDir tx_axis_tdata2 left -pinBusY tx_axis_tdata2 3460L -pinBusDir tx_axis_tdata3 left -pinBusY tx_axis_tdata3 3480L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 3500L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 3520L -pinDir tx_axis_tuser_ena2 left -pinY tx_axis_tuser_ena2 3540L -pinDir tx_axis_tuser_ena3 left -pinY tx_axis_tuser_ena3 3560L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 3580L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 3600L -pinDir tx_axis_tuser_eop2 left -pinY tx_axis_tuser_eop2 3620L -pinDir tx_axis_tuser_eop3 left -pinY tx_axis_tuser_eop3 3640L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 3660L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 3680L -pinDir tx_axis_tuser_err2 left -pinY tx_axis_tuser_err2 3700L -pinDir tx_axis_tuser_err3 left -pinY tx_axis_tuser_err3 3720L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 3740L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 3760L -pinBusDir tx_axis_tuser_mty2 left -pinBusY tx_axis_tuser_mty2 3780L -pinBusDir tx_axis_tuser_mty3 left -pinBusY tx_axis_tuser_mty3 3800L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 3820L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 3840L -pinDir tx_axis_tuser_sop2 left -pinY tx_axis_tuser_sop2 3860L -pinDir tx_axis_tuser_sop3 left -pinY tx_axis_tuser_sop3 3880L -pinDir tx_axis_tvalid_0 left -pinY tx_axis_tvalid_0 3900L -pinDir tx_axis_tvalid_1 left -pinY tx_axis_tvalid_1 3920L -pinDir tx_axi_clk left -pinY tx_axi_clk 3940L -pinBusDir tx_channel_flush left -pinBusY tx_channel_flush 500L -pinDir tx_core_clk left -pinY tx_core_clk 3960L -pinDir tx_core_reset left -pinY tx_core_reset 520L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 3980L -pinDir tx_macif_clk left -pinY tx_macif_clk 4000L -pinBusDir tx_port_pm_tick left -pinBusY tx_port_pm_tick 540L -pinBusDir tx_preamblein_0 left -pinBusY tx_preamblein_0 560L -pinBusDir tx_preamblein_1 left -pinBusY tx_preamblein_1 580L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 4020L -pinBusDir tx_serdes_reset left -pinBusY tx_serdes_reset 600L -pinDir gt_tx_reset_done_out_0 right -pinY gt_tx_reset_done_out_0 3540R -pinDir gt_rx_reset_done_out_0 right -pinY gt_rx_reset_done_out_0 3320R -pinDir gtpowergood_in left -pinY gtpowergood_in 4040L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 4060L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 4080L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 4160L -pinDir gt_tx_reset_done_out_1 right -pinY gt_tx_reset_done_out_1 3560R -pinDir gt_rx_reset_done_out_1 right -pinY gt_rx_reset_done_out_1 3340R -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 4100L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 4180L -pinDir gt_tx_reset_done_out_2 right -pinY gt_tx_reset_done_out_2 3580R -pinDir gt_rx_reset_done_out_2 right -pinY gt_rx_reset_done_out_2 3380R -pinDir gt_reset_tx_datapath_in_2 left -pinY gt_reset_tx_datapath_in_2 4120L -pinDir gt_reset_rx_datapath_in_2 left -pinY gt_reset_rx_datapath_in_2 4200L -pinDir gt_tx_reset_done_out_3 right -pinY gt_tx_reset_done_out_3 3600R -pinDir gt_rx_reset_done_out_3 right -pinY gt_rx_reset_done_out_3 3420R -pinDir gt_reset_tx_datapath_in_3 left -pinY gt_reset_tx_datapath_in_3 4140L -pinDir gt_reset_rx_datapath_in_3 left -pinY gt_reset_rx_datapath_in_3 4220L -pinDir gt_tx_reset_done_out_4 right -pinY gt_tx_reset_done_out_4 3620R -pinDir gt_rx_reset_done_out_4 right -pinY gt_rx_reset_done_out_4 3500R -pinDir gt_reset_tx_datapath_in_4 left -pinY gt_reset_tx_datapath_in_4 4240L -pinDir gt_reset_rx_datapath_in_4 left -pinY gt_reset_rx_datapath_in_4 4320L -pinDir gt_tx_reset_done_out_5 right -pinY gt_tx_reset_done_out_5 3640R -pinDir gt_rx_reset_done_out_5 right -pinY gt_rx_reset_done_out_5 3520R -pinDir gt_reset_tx_datapath_in_5 left -pinY gt_reset_tx_datapath_in_5 4260L -pinDir gt_reset_rx_datapath_in_5 left -pinY gt_reset_rx_datapath_in_5 4340L -pinDir gt_tx_reset_done_out_6 right -pinY gt_tx_reset_done_out_6 3700R -pinDir gt_rx_reset_done_out_6 right -pinY gt_rx_reset_done_out_6 3660R -pinDir gt_reset_tx_datapath_in_6 left -pinY gt_reset_tx_datapath_in_6 4280L -pinDir gt_reset_rx_datapath_in_6 left -pinY gt_reset_rx_datapath_in_6 4360L -pinDir gt_tx_reset_done_out_7 right -pinY gt_tx_reset_done_out_7 3720R -pinDir gt_rx_reset_done_out_7 right -pinY gt_rx_reset_done_out_7 3680R -pinDir gt_reset_tx_datapath_in_7 left -pinY gt_reset_tx_datapath_in_7 4300L -pinDir gt_reset_rx_datapath_in_7 left -pinY gt_reset_rx_datapath_in_7 4380L -pinDir iloreset_out_0 right -pinY iloreset_out_0 2420R -pinDir iloreset_out_1 right -pinY iloreset_out_1 2460R -pinDir iloreset_out_2 right -pinY iloreset_out_2 2240R -pinDir iloreset_out_3 right -pinY iloreset_out_3 2120R -pinDir iloreset_out_4 right -pinY iloreset_out_4 4460R -pinDir iloreset_out_5 right -pinY iloreset_out_5 4440R -pinDir iloreset_out_6 right -pinY iloreset_out_6 4420R -pinDir iloreset_out_7 right -pinY iloreset_out_7 4380R -pinDir pllreset_out_0 right -pinY pllreset_out_0 2380R -pinDir pllreset_out_1 right -pinY pllreset_out_1 4480R -pinDir tx_clr_out_0 right -pinY tx_clr_out_0 4320R -pinDir tx_clr_out_1 right -pinY tx_clr_out_1 3480R -pinDir tx_clr_out_2 right -pinY tx_clr_out_2 3740R -pinDir tx_clr_out_3 right -pinY tx_clr_out_3 3760R -pinDir tx_clr_out_4 right -pinY tx_clr_out_4 4200R -pinDir tx_clr_out_5 right -pinY tx_clr_out_5 3780R -pinDir tx_clr_out_6 right -pinY tx_clr_out_6 3800R -pinDir tx_clr_out_7 right -pinY tx_clr_out_7 3820R -pinDir tx_clrb_leaf_out_0 right -pinY tx_clrb_leaf_out_0 4300R -pinDir tx_clrb_leaf_out_1 right -pinY tx_clrb_leaf_out_1 3840R -pinDir tx_clrb_leaf_out_2 right -pinY tx_clrb_leaf_out_2 3860R -pinDir tx_clrb_leaf_out_3 right -pinY tx_clrb_leaf_out_3 3880R -pinDir tx_clrb_leaf_out_4 right -pinY tx_clrb_leaf_out_4 4220R -pinDir tx_clrb_leaf_out_5 right -pinY tx_clrb_leaf_out_5 3900R -pinDir tx_clrb_leaf_out_6 right -pinY tx_clrb_leaf_out_6 3920R -pinDir tx_clrb_leaf_out_7 right -pinY tx_clrb_leaf_out_7 3940R -pinDir rx_clr_out_0 right -pinY rx_clr_out_0 4360R -pinDir rx_clr_out_1 right -pinY rx_clr_out_1 3960R -pinDir rx_clr_out_2 right -pinY rx_clr_out_2 3980R -pinDir rx_clr_out_3 right -pinY rx_clr_out_3 4000R -pinDir rx_clr_out_4 right -pinY rx_clr_out_4 4240R -pinDir rx_clr_out_5 right -pinY rx_clr_out_5 4020R -pinDir rx_clr_out_6 right -pinY rx_clr_out_6 4040R -pinDir rx_clr_out_7 right -pinY rx_clr_out_7 4060R -pinDir rx_clrb_leaf_out_0 right -pinY rx_clrb_leaf_out_0 4340R -pinDir rx_clrb_leaf_out_1 right -pinY rx_clrb_leaf_out_1 4080R -pinDir rx_clrb_leaf_out_2 right -pinY rx_clrb_leaf_out_2 4100R -pinDir rx_clrb_leaf_out_3 right -pinY rx_clrb_leaf_out_3 4120R -pinDir rx_clrb_leaf_out_4 right -pinY rx_clrb_leaf_out_4 4260R -pinDir rx_clrb_leaf_out_5 right -pinY rx_clrb_leaf_out_5 4140R -pinDir rx_clrb_leaf_out_6 right -pinY rx_clrb_leaf_out_6 4160R -pinDir rx_clrb_leaf_out_7 right -pinY rx_clrb_leaf_out_7 4180R -pinDir ilo_reset_done_0 right -pinY ilo_reset_done_0 2280R -pinDir ilo_reset_done_1 right -pinY ilo_reset_done_1 2540R -pinDir ilo_reset_done_2 right -pinY ilo_reset_done_2 2580R -pinDir ilo_reset_done_3 right -pinY ilo_reset_done_3 2620R -pinDir ilo_reset_done_4 left -pinY ilo_reset_done_4 4460L -pinDir ilo_reset_done_5 left -pinY ilo_reset_done_5 4440L -pinDir ilo_reset_done_6 left -pinY ilo_reset_done_6 4420L -pinDir ilo_reset_done_7 left -pinY ilo_reset_done_7 4400L -pinDir plllock_in_0 right -pinY plllock_in_0 2500R -pinDir plllock_in_1 left -pinY plllock_in_1 4480L
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 240 -y 6300 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst axis_ila_0 -pg 1 -lvl 3 -x 2610 -y 6000 -swap {4 8 0 5 6 7 9 2 3 10 11 12 1} -defaultsOSRD -pinDir clk left -pinY clk 120L -pinBusDir probe0 left -pinBusY probe0 400L -pinBusDir probe1 left -pinBusY probe1 20L -pinBusDir probe2 left -pinBusY probe2 140L -pinBusDir probe3 left -pinBusY probe3 160L -pinBusDir probe4 left -pinBusY probe4 180L -pinBusDir probe5 left -pinBusY probe5 420L -pinBusDir probe6 left -pinBusY probe6 60L -pinBusDir probe7 left -pinBusY probe7 80L -pinBusDir probe8 left -pinBusY probe8 440L -pinBusDir probe9 left -pinBusY probe9 460L -pinBusDir probe10 left -pinBusY probe10 480L -pinBusDir probe11 left -pinBusY probe11 40L
preplace netloc apb3clk_quad_1 1 0 3 NJ 5280 850 4820 2120
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 6720
preplace netloc ch0_loopback_0_1 1 0 3 NJ 4600 NJ 4600 1960
preplace netloc ch0_loopback_1_1 1 0 2 NJ 5100 590
preplace netloc ch0_rxcdrhold_0_1 1 2 2 2380 1260 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 2220J 3400 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 2200J 3420 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 2180J 3440 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 3460 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 2 NJ 3540 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 2 NJ 3560 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 2 NJ 3700 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 2 NJ 3720 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 3580 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 3600 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 3620 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 3640 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 2 NJ 3660 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 2 NJ 3680 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 2 NJ 3740 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 2 NJ 3760 NJ
preplace netloc dcmac_0_iloreset_out_0 1 2 1 N 2460
preplace netloc dcmac_0_iloreset_out_1 1 2 1 N 2500
preplace netloc dcmac_0_iloreset_out_2 1 2 1 N 2280
preplace netloc dcmac_0_iloreset_out_3 1 2 1 N 2160
preplace netloc dcmac_0_iloreset_out_4 1 1 2 1030 5940 1700
preplace netloc dcmac_0_iloreset_out_5 1 1 2 990 5960 1740
preplace netloc dcmac_0_iloreset_out_6 1 1 2 970 5980 1780
preplace netloc dcmac_0_iloreset_out_7 1 1 2 950 6000 1800
preplace netloc dcmac_0_pllreset_out_0 1 2 1 2380 2360n
preplace netloc dcmac_0_pllreset_out_1 1 1 2 1010 4800 1580
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 NJ 580 NJ
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 NJ 640 NJ
preplace netloc dcmac_0_rx_axis_tdata2 1 2 2 NJ 720 NJ
preplace netloc dcmac_0_rx_axis_tdata3 1 2 2 NJ 800 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 NJ 820 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 840 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 2 NJ 860 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 2 NJ 880 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 900 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 920 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 2 NJ 940 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 2 NJ 960 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 980 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 1000 NJ
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 2 NJ 1020 NJ
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 2 NJ 1040 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 1060 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 1080 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 2 NJ 1100 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 2 NJ 1120 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 1140 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 NJ 1160 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 2 NJ 1180 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 2 NJ 1200 NJ
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 NJ 1220 NJ
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 2 NJ 1240 NJ
preplace netloc dcmac_0_rx_clr_out_0 1 1 2 990 6020 1820
preplace netloc dcmac_0_rx_clr_out_4 1 2 1 2020 4280n
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 1 2 1010 6100 1840
preplace netloc dcmac_0_rx_clrb_leaf_out_4 1 2 1 1980 4300n
preplace netloc dcmac_0_tx_axis_tready_0 1 0 3 NJ 4580 NJ 4580 1940
preplace netloc dcmac_0_tx_axis_tready_1 1 0 2 NJ 3280 NJ
preplace netloc dcmac_0_tx_clr_out_0 1 1 2 990 6520 1860
preplace netloc dcmac_0_tx_clr_out_4 1 2 1 2140 4240n
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 1 2 1030 6540 1880
preplace netloc dcmac_0_tx_clrb_leaf_out_4 1 2 1 2080 4260n
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 1 2 990 4840 1640
preplace netloc gt_quad_base_1_ch0_rxoutclk 1 2 1 N 5860
preplace netloc gt_quad_base_1_ch0_txoutclk 1 2 1 1960 5540n
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 1 2 970 4860 1620
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 1 2 950 4880 1600
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 1 2 910 4900 1560
preplace netloc gt_quad_base_1_gtpowergood 1 2 2 2260J 5440 NJ
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 1 2 1010 4760 1660
preplace netloc gt_quad_base_ch0_iloresetdone 1 2 1 2380 2320n
preplace netloc gt_quad_base_ch0_rxoutclk 1 2 1 2240 3140n
preplace netloc gt_quad_base_ch0_txoutclk 1 2 1 2300 3240n
preplace netloc gt_quad_base_ch1_iloresetdone 1 2 1 N 2580
preplace netloc gt_quad_base_ch2_iloresetdone 1 2 1 N 2620
preplace netloc gt_quad_base_ch3_iloresetdone 1 2 1 N 2660
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 1620
preplace netloc gt_quad_base_hsclk0_lcplllock 1 2 1 N 2540
preplace netloc gt_reset_all_in_1 1 0 2 NJ 4100 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 4200 750
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 4360 650
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 4120 790
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 4280 690
preplace netloc gt_rxcdrhold_1 1 0 2 NJ 5260 530
preplace netloc gt_txmaincursor_1 1 0 3 NJ 4620 NJ 4620 2040
preplace netloc gt_txpostcursor_1 1 0 3 NJ 4640 NJ 4640 2100
preplace netloc gt_txprecursor_1 1 0 3 NJ 4660 NJ 4660 2160
preplace netloc gtpowergood_in_1 1 0 2 NJ 4080 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 3300 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 3320 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 3340 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 3360 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 3380 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 3400 NJ
preplace netloc s_axi_aclk_1 1 0 2 NJ 220 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 3260 830 4680 2060J
preplace netloc ts_clk_1 1 0 2 NJ 3420 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 3440 NJ
preplace netloc tx_axi_clk_1 1 0 3 NJ 3980 550 6120 NJ
preplace netloc tx_axis_tdata0_1 1 0 3 NJ 3460 810 6140 NJ
preplace netloc tx_axis_tdata1_1 1 0 3 NJ 3480 770 6160 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 3500 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 3520 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 3 NJ 3540 710 6180 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 3 NJ 3560 630 6420 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 3580 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 3600 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 3 NJ 3620 570 6440 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 3 NJ 3640 510 6460 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 3660 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 3680 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 3700 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 3720 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 3740 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 3760 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 3 NJ 3780 490 6480 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 3 NJ 3800 730 6040 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 3820 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 3840 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 3 NJ 3860 670 6060 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 3 NJ 3880 610 6080 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 3900 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 3920 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 3 NJ 3940 470 6400 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 3960 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 4000 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 4020 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 4040 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 4060 NJ
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 2340 3340n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 NJ 6820
preplace netloc util_ds_buf_1_IBUFDS_GTME5_O 1 1 1 NJ 5600
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 2320J 5940 NJ
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 2280 5960 NJ
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 3 1 NJ 5760
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 2 2 1900 5700 2830
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 NJ 6620 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 2380 6640 NJ
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 3 1 NJ 5520
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 2 2 1920 5460 2830
preplace netloc xlconstant_0_dout 1 1 2 450 6500 2360
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 6800 NJ
preplace netloc CLK_IN_D_1_1 1 0 1 NJ 5580
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 2240 140n
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 2220 160n
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 2200 180n
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 2180 200n
preplace netloc dcmac_0_gtm_rx_serdes_interface_4 1 1 2 890 4700 1560
preplace netloc dcmac_0_gtm_rx_serdes_interface_5 1 1 2 930 4720 1600
preplace netloc dcmac_0_gtm_rx_serdes_interface_6 1 1 2 1030 4740 1660
preplace netloc dcmac_0_gtm_rx_serdes_interface_7 1 1 2 870 4780 1680
preplace netloc dcmac_0_gtm_tx_serdes_interface_0 1 2 1 2360 60n
preplace netloc dcmac_0_gtm_tx_serdes_interface_1 1 2 1 2340 80n
preplace netloc dcmac_0_gtm_tx_serdes_interface_2 1 2 1 2300 100n
preplace netloc dcmac_0_gtm_tx_serdes_interface_3 1 2 1 2280 120n
preplace netloc dcmac_0_gtm_tx_serdes_interface_4 1 2 1 1720 280n
preplace netloc dcmac_0_gtm_tx_serdes_interface_5 1 2 1 1760 260n
preplace netloc dcmac_0_gtm_tx_serdes_interface_6 1 2 1 1900 240n
preplace netloc dcmac_0_gtm_tx_serdes_interface_7 1 2 1 1920 220n
preplace netloc gt_quad_base_1_GT_NORTHIN_SOUTHOUT 1 2 1 2000 1420n
preplace netloc gt_quad_base_1_GT_Serial 1 2 2 NJ 5300 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 1340
preplace netloc s_axi_1 1 0 2 NJ 100 NJ
levelinfo -pg 1 0 240 1300 2610 2850
pagesize -pg 1 -db -bbox -sgen -240 0 3080 6880
",
   "No Loops_ScaleFactor":"0.106634",
   "No Loops_TopLeft":"-5683,9",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 1510 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace port GT_Serial_0 -pg 1 -lvl 4 -x 2250 -y 1680 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 4 -x 2250 -y 550 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 3650 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 4 -x 2250 -y 1780 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_1 -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1170 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 4 -x 2250 -y 2670 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 4 -x 2250 -y 650 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 3810 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 4 -x 2250 -y 3190 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 4 -x 2250 -y 3210 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 4 -x 2250 -y 3230 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 4 -x 2250 -y 3250 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 4 -x 2250 -y 3270 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 4 -x 2250 -y 3290 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 4 -x 2250 -y 3310 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 4 -x 2250 -y 3330 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 4 -x 2250 -y 3350 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 4 -x 2250 -y 3370 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 4 -x 2250 -y 3390 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 4 -x 2250 -y 3410 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 4 -x 2250 -y 3510 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 4 -x 2250 -y 3530 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 4 -x 2250 -y 3550 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 4 -x 2250 -y 3570 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 4 -x 2250 -y 3590 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 4 -x 2250 -y 3760 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 4 -x 2250 -y 3800 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 4 -x 2250 -y 3820 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 4 -x 2250 -y 3860 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 4 -x 2250 -y 3880 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 4 -x 2250 -y 5250 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 4 -x 2250 -y 5270 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 3950 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 4010 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 4070 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 4390 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 4410 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 4430 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 4450 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 4470 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 4490 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 4510 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 4530 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 4550 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 4570 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 4590 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 4610 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 4710 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 4730 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 4750 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 4770 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 4790 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 4810 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 4830 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 4870 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 4930 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 5050 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 5070 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 5090 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 5110 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 5250 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 5270 -defaultsOSRD
preplace port port-id_gt_rxcdrhold_0 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 4 -x 2250 -y 5670 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 4 -x 2250 -y 5870 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 4 -x 2250 -y 5690 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 4 -x 2250 -y 5710 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 4 -x 2250 -y 5790 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 4 -x 2250 -y 5830 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 4 -x 2250 -y 5770 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 4 -x 2250 -y 5910 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 4 -x 2250 -y 5810 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 4 -x 2250 -y 5850 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 4 -x 2250 -y 5730 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 4 -x 2250 -y 5950 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 4 -x 2250 -y 5750 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 4 -x 2250 -y 5970 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 4 -x 2250 -y 5890 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 4 -x 2250 -y 5930 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 4 -x 2250 -y 3640 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 4 -x 2250 -y 3660 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 4 -x 2250 -y 2820 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 4 -x 2250 -y 2870 -defaultsOSRD
preplace portBus gt_loopback_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 4 -x 2250 -y 2800 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 4 -x 2250 -y 2980 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 4 -x 2250 -y 3000 -defaultsOSRD
preplace portBus gt_loopback_1 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 4 -x 2250 -y 2850 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 4 -x 2250 -y 3110 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 4 -x 2250 -y 3130 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 4 -x 2250 -y 3150 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 4 -x 2250 -y 3170 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 4 -x 2250 -y 3430 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 4 -x 2250 -y 3450 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 4 -x 2250 -y 3470 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 4 -x 2250 -y 3490 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 4 -x 2250 -y 3780 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 4 -x 2250 -y 3840 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 4 -x 2250 -y 3900 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 3930 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 4050 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 4090 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 4250 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 4290 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 4310 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 4330 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 4350 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 4370 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 4630 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 4650 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 4670 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 4690 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 4910 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 5010 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_1 -pg 1 -lvl 3 -x 1970 -y 3670 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 2 -x 940 -y 1520 -defaultsOSRD
preplace inst util_ds_buf_1 -pg 1 -lvl 1 -x 200 -y 1240 -defaultsOSRD
preplace inst gt_quad_base_0 -pg 1 -lvl 3 -x 1970 -y 1880 -defaultsOSRD
preplace inst bufg_gt_odiv2 -pg 1 -lvl 3 -x 1970 -y 2670 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_0 -pg 1 -lvl 2 -x 940 -y 1770 -defaultsOSRD
preplace inst util_ds_buf_mbufg_tx_1 -pg 1 -lvl 3 -x 1970 -y 3010 -defaultsOSRD
preplace inst gt_quad_base_1 -pg 1 -lvl 2 -x 940 -y 750 -defaultsOSRD
preplace inst util_ds_buf_mbufg_rx_0 -pg 1 -lvl 2 -x 940 -y 2040 -defaultsOSRD
preplace inst dcmac_0 -pg 1 -lvl 2 -x 940 -y 4620 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 200 -y 2270 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 3 NJ 1150 400 1450 1720J
preplace netloc bufg_gt_odiv2_usrclk 1 3 1 NJ 2670
preplace netloc ch0_loopback_0_1 1 0 3 NJ 40 NJ 40 1760
preplace netloc ch0_loopback_1_1 1 0 2 NJ 250 500
preplace netloc ch0_rxcdrhold_0_1 1 0 3 NJ 60 500J 50 1730
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 2 NJ 5690 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 2 NJ 5730 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 2 NJ 5770 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 2 NJ 5810 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 2 NJ 5850 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 2 NJ 5890 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 2 NJ 5930 NJ
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 2 NJ 5970 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 2 NJ 5670 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 2 NJ 5710 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 2 NJ 5750 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 2 NJ 5790 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 2 NJ 5830 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 2 NJ 5870 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 2 NJ 5910 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 2 NJ 5950 NJ
preplace netloc dcmac_0_iloreset_out_0 1 2 1 1560 2200n
preplace netloc dcmac_0_iloreset_out_1 1 2 1 1590 2220n
preplace netloc dcmac_0_iloreset_out_2 1 2 1 1620 2240n
preplace netloc dcmac_0_iloreset_out_3 1 2 1 1640 2260n
preplace netloc dcmac_0_iloreset_out_4 1 1 2 480 2320 1270
preplace netloc dcmac_0_iloreset_out_5 1 1 2 470 2330 1280
preplace netloc dcmac_0_iloreset_out_6 1 1 2 460 2340 1290
preplace netloc dcmac_0_iloreset_out_7 1 1 2 440 2350 1300
preplace netloc dcmac_0_pllreset_out_0 1 2 1 1610 2000n
preplace netloc dcmac_0_pllreset_out_1 1 1 2 420 2360 1310
preplace netloc dcmac_0_rx_axis_tdata0 1 2 2 1450J 3140 2160J
preplace netloc dcmac_0_rx_axis_tdata1 1 2 2 1420J 3150 2210J
preplace netloc dcmac_0_rx_axis_tdata2 1 2 2 1400J 3160 2230J
preplace netloc dcmac_0_rx_axis_tdata3 1 2 2 NJ 3170 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 2 NJ 3190 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 2 NJ 3210 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 2 NJ 3230 NJ
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 2 NJ 3250 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 2 NJ 3270 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 2 NJ 3290 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 2 NJ 3310 NJ
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 2 NJ 3330 NJ
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 2 NJ 3350 NJ
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 2 NJ 3370 NJ
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 2 NJ 3390 NJ
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 2 NJ 3410 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 2 NJ 3430 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 2 NJ 3450 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 2 NJ 3470 NJ
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 2 NJ 3490 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 2 NJ 3510 NJ
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 2 1600J 3520 2230J
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 2 1630J 3530 2220J
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 2 1700J 3540 2170J
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 2 1720J 3550 2160J
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 2 1430J 3790 2160J
preplace netloc dcmac_0_rx_clr_out_0 1 1 2 650 2190 1350
preplace netloc dcmac_0_rx_clr_out_4 1 2 1 1770 3670n
preplace netloc dcmac_0_rx_clrb_leaf_out_0 1 1 2 590 2250 1320
preplace netloc dcmac_0_rx_clrb_leaf_out_4 1 2 1 1780 3730n
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 2 1420J 3800 2190J
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 2 1410J 3810 2230J
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 2 1400J 3820 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 2 1390J 3840 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 2 1380J 3860 NJ
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 2 1370J 3880 NJ
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 2 1360J 3900 NJ
preplace netloc dcmac_0_tx_axis_tready_0 1 2 2 NJ 5250 NJ
preplace netloc dcmac_0_tx_axis_tready_1 1 2 2 NJ 5270 NJ
preplace netloc dcmac_0_tx_clr_out_0 1 1 2 640 2200 1230
preplace netloc dcmac_0_tx_clr_out_4 1 2 1 1730 3010n
preplace netloc dcmac_0_tx_clrb_leaf_out_0 1 1 2 630 2210 1340
preplace netloc dcmac_0_tx_clrb_leaf_out_4 1 2 1 1750 3070n
preplace netloc gt_quad_base_1_ch0_iloresetdone 1 1 2 400 1600 1320
preplace netloc gt_quad_base_1_ch0_rxoutclk 1 2 1 1580 910n
preplace netloc gt_quad_base_1_ch0_txoutclk 1 2 1 1650 830n
preplace netloc gt_quad_base_1_ch1_iloresetdone 1 1 2 430 1610 1270
preplace netloc gt_quad_base_1_ch2_iloresetdone 1 1 2 450 1620 1260
preplace netloc gt_quad_base_1_ch3_iloresetdone 1 1 2 510 1630 1250
preplace netloc gt_quad_base_1_gtpowergood 1 2 2 NJ 650 NJ
preplace netloc gt_quad_base_1_hsclk0_lcplllock 1 1 2 410 2370 1410
preplace netloc gt_quad_base_ch0_iloresetdone 1 1 3 520 1890 1630J 2820 2210
preplace netloc gt_quad_base_ch0_rxoutclk 1 1 3 690 1650 1670J 2790 2160
preplace netloc gt_quad_base_ch0_txoutclk 1 1 3 680 1640 1680J 2780 2170
preplace netloc gt_quad_base_ch1_iloresetdone 1 1 3 530 1900 1600J 2830 2200
preplace netloc gt_quad_base_ch2_iloresetdone 1 1 3 540 1910 1570J 2840 2190
preplace netloc gt_quad_base_ch3_iloresetdone 1 1 3 550 1920 1260J 2850 2180
preplace netloc gt_quad_base_gtpowergood 1 3 1 NJ 1780
preplace netloc gt_quad_base_hsclk0_lcplllock 1 1 3 690 2160 1520J 2880 2220
preplace netloc gt_reset_all_in_1 1 0 2 NJ 5070 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 5110 380
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 5270 380
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 5090 390
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 5250 390
preplace netloc gt_rxcdrhold_1 1 0 2 NJ 730 510
preplace netloc gt_txmaincursor_1 1 0 3 NJ 270 510 10 1780
preplace netloc gt_txpostcursor_1 1 0 3 NJ 290 490 20 1770
preplace netloc gt_txprecursor_1 1 0 3 NJ 310 550 30 1740
preplace netloc gtpowergood_in_1 1 0 2 NJ 5050 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 3930 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 3950 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 4010 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 4050 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 4070 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 4090 NJ
preplace netloc s_axi_aclk_1 1 0 2 NJ 3810 NJ
preplace netloc s_axi_aresetn_1 1 0 3 NJ 1170 380 1590 1700J
preplace netloc ts_clk_1 1 0 2 NJ 4250 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 4290 NJ
preplace netloc tx_axi_clk_1 1 0 2 NJ 4830 NJ
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 4310 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 4330 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 4350 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 4370 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 4390 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 4410 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 4430 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 4450 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 4470 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 4490 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 4510 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 4530 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 4550 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 4570 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 4590 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 4610 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 4630 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 4650 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 4670 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 4690 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 4710 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 4730 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 4750 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 4770 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 4790 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 4810 NJ
preplace netloc tx_core_clk_1 1 0 2 NJ 4870 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 4910 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 4930 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 5010 NJ
preplace netloc util_ds_buf_0_IBUFDS_GTME5_O 1 2 1 1710 1510n
preplace netloc util_ds_buf_0_IBUFDS_GTME5_ODIV2 1 2 1 1690J 1530n
preplace netloc util_ds_buf_1_IBUFDS_GTME5_O 1 1 1 NJ 1230
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 2 1550J 2860 2230J
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 2 1540 2870 NJ
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 3 1 NJ 3640
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 1 3 570 2280 1470J 3130 2190
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 2 1660J 2800 NJ
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 2 1250 2810 2230J
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 3 1 NJ 2980
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 1 3 580 2260 1500J 2890 2160
preplace netloc xlconstant_0_dout 1 1 2 390 2270 1440
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 1510 NJ
preplace netloc CLK_IN_D_1_1 1 0 1 NJ 1230
preplace netloc dcmac_0_gtm_rx_serdes_interface_0 1 2 1 1480 1840n
preplace netloc dcmac_0_gtm_rx_serdes_interface_1 1 2 1 1490 1880n
preplace netloc dcmac_0_gtm_rx_serdes_interface_2 1 2 1 1510 1920n
preplace netloc dcmac_0_gtm_rx_serdes_interface_3 1 2 1 1530 1960n
preplace netloc dcmac_0_gtm_rx_serdes_interface_4 1 1 2 670 2170 1220
preplace netloc dcmac_0_gtm_rx_serdes_interface_5 1 1 2 660 2180 1400
preplace netloc dcmac_0_gtm_rx_serdes_interface_6 1 1 2 600 2240 1330
preplace netloc dcmac_0_gtm_rx_serdes_interface_7 1 1 2 490 2310 1210
preplace netloc dcmac_0_gtm_tx_serdes_interface_0 1 2 1 1420 1520n
preplace netloc dcmac_0_gtm_tx_serdes_interface_1 1 2 1 1430 1600n
preplace netloc dcmac_0_gtm_tx_serdes_interface_2 1 2 1 1450 1680n
preplace netloc dcmac_0_gtm_tx_serdes_interface_3 1 2 1 1460 1760n
preplace netloc dcmac_0_gtm_tx_serdes_interface_4 1 1 2 620 2220 1200
preplace netloc dcmac_0_gtm_tx_serdes_interface_5 1 1 2 610 2230 1360
preplace netloc dcmac_0_gtm_tx_serdes_interface_6 1 1 2 560 2290 1190
preplace netloc dcmac_0_gtm_tx_serdes_interface_7 1 1 2 500 2300 1240
preplace netloc gt_quad_base_1_GT_NORTHIN_SOUTHOUT 1 2 1 1750 530n
preplace netloc gt_quad_base_1_GT_Serial 1 2 2 NJ 550 NJ
preplace netloc gt_quad_base_GT_Serial 1 3 1 NJ 1680
preplace netloc s_axi_1 1 0 2 NJ 3650 NJ
levelinfo -pg 1 0 200 940 1970 2250
pagesize -pg 1 -db -bbox -sgen -230 0 2500 6860
"
}
0
