This is project contains partial Logisim Evolution schematics for a CL8 based CPU. More importantly, a fresh start is being made here with a SystemVerilog reimplementation which will be much more accurate to the CL8 spec, less buggy, and more feature complete.
