#ifndef _AIC1000LITE_ANALOG_REG_H_
#define _AIC1000LITE_ANALOG_REG_H_

#include "chip.h"

// =============================================================================
//  MACROS
// =============================================================================

// =============================================================================
//  TYPES
// =============================================================================

// ============================================================================
// AIC1000LITE_ANALOG_REG_T
// -----------------------------------------------------------------------------
///
// =============================================================================
#define REG_AIC1000LITE_ANALOG_REG_BASE 0x50019000

typedef volatile struct
{
  __IO uint32_t                          cfg_usb_ctrl;                 //0x00000000
  __IO uint32_t                          cfg_usb_pll_ctrl;             //0x00000004
  __IO uint32_t                          cfg_usb_pll_freq;             //0x00000008
  __IO uint32_t                          cfg_usb_pll_ss_ctrl;          //0x0000000C
  __IO uint32_t                          cfg_ana_usb_ctrl0;            //0x00000010
  __IO uint32_t                          cfg_ana_usb_ctrl1;            //0x00000014
  __IO uint32_t                          cfg_ana_usb_pll_ctrl;         //0x00000018
  __IO uint32_t Reserved_0000001C;                    //0x0000001C
  __IO uint32_t                          cfg_ana_touch_ctrl;           //0x00000020
  __IO uint32_t Reserved_00000024[55];                //0x00000024
  __IO uint32_t                          dcdc_rf_cfg2;                 //0x00000100
  __IO uint32_t                          dcdc_core_cfg1;               //0x00000104
  __IO uint32_t                          dcdc_core_cfg2;               //0x00000108
  __IO uint32_t                          dcdc_pa_cfg1;                 //0x0000010C
  __IO uint32_t                          dcdc_pa_cfg2;                 //0x00000110
  __IO uint32_t                          ldo_cfg;                      //0x00000114
  __IO uint32_t                          pwr_pd_crtl;                  //0x00000118
  __IO uint32_t                          sw_rst_ctrl;                  //0x0000011C
  __IO uint32_t                          clk_ctrl1;                    //0x00000120
  __IO uint32_t                          clk_ctrl2;                    //0x00000124
  __IO uint32_t                          clk_ctrl3;                    //0x00000128
  __IO uint32_t                          por_ctrl;                     //0x0000012C
  __IO uint32_t                          div128k_cfg;                  //0x00000130
  __IO uint32_t                          pwr_key_cfg;                  //0x00000134
  __IO uint32_t                          pwr_lp_ctrl;                  //0x00000138
  __IO uint32_t                          dcdc_rf_dvfs_ctrl;            //0x0000013C
  __IO uint32_t                          dcdc_vcore_dvfs_ctrl;         //0x00000140
  __IO uint32_t                          ldo_vrtc_dvfs_ctrl;           //0x00000144
  __IO uint32_t                          status_flag;                  //0x00000148
  __IO uint32_t Reserved_0000014C;                    //0x0000014C
  __IO uint32_t                          other_ctrl_cfg3;              //0x00000150
  __IO uint32_t                          gpio_ctrl0;                   //0x00000154
  __IO uint32_t                          gpio_ctrl1;                   //0x00000158
  __IO uint32_t                          gpio_ctrl2;                   //0x0000015C
  __IO uint32_t                          gpio_ctrl3;                   //0x00000160
  __IO uint32_t                          gpio_ctrl4;                   //0x00000164
  __IO uint32_t                          mgpio_ctrl;                   //0x00000168
  __IO uint32_t                          agpio_ctrl;                   //0x0000016C
  __IO uint32_t                          asdio_ctrl;                   //0x00000170
  __IO uint32_t                          ldo_vcore09_cfg;              //0x00000174
} HWP_AIC1000LITE_ANALOG_REG_T;

static HWP_AIC1000LITE_ANALOG_REG_T * const aic1000liteAnalogReg = ((HWP_AIC1000LITE_ANALOG_REG_T *)REG_AIC1000LITE_ANALOG_REG_BASE);


//cfg_usb_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_USB_CTRL(n) (((n)&0x7FFFFFFF)<<0)
#define AIC1000LITE_ANALOG_REG_RO_UTMI_IDDIG (1<<31)

//cfg_usb_pll_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_RESETN_REG (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_RESETN_DR (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_CLK_SEL(n) (((n)&3)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_RESETN_DELAY(n) (((n)&0xFF)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_INTDEC_SEL(n) (((n)&7)<<20)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_DITHER_BYPASS (1<<23)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_PWRCTRL_CG_BYPASS (1<<24)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_CLK_EN (1<<25)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_CLK480_EN (1<<26)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_HS_CG_BYPASS (1<<27)
#define AIC1000LITE_ANALOG_REG_CFG_PU_USBPLL_REG (1<<28)
#define AIC1000LITE_ANALOG_REG_CFG_PU_USBPLL_DR (1<<29)
#define AIC1000LITE_ANALOG_REG_RO_USBPLL_LOCK (1<<31)

//cfg_usb_pll_freq
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_FREQ(n) (((n)&0xFFFFFFF)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_FREQ_UPDATE (1<<28)

//cfg_usb_pll_ss_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_SS_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_AMP_CT(n) (((n)&7)<<1)
#define AIC1000LITE_ANALOG_REG_CFG_USBPLL_SDM_CYC_CT(n) (((n)&3)<<4)

//cfg_ana_usb_ctrl0
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_JC_MODE (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_ZPS_MODE (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_RST_INTP_MODE (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_HOLD_LAST_MODE (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_LOOP_BACK (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_SEL_TERR (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_SEL_HS_GAIN (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_SQUACH_DET_MODE (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_EN_IDCHECK_SEL (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_EN_IDCHECK_REG (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_HS_CLK_SEL(n) (((n)&3)<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_ISET_SEQ(n) (((n)&7)<<12)
#define AIC1000LITE_ANALOG_REG_CFG_PU_USB_REG (1<<15)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_ISET_OTG(n) (((n)&7)<<16)
#define AIC1000LITE_ANALOG_REG_CFG_PU_USB_DR (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_ISET_HS_DISCONNECT(n) (((n)&7)<<20)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_CDR_GN_(n) (((n)&3)<<24)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_HS_IDAC_MODE(n) (((n)&3)<<26)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_HS_IDAC_BIT(n) (((n)&15)<<28)

//cfg_ana_usb_ctrl1
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_RTERM_HS(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TEST_BIT(n) (((n)&15)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TEST_EN_USB (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_EN_OTG(n) (((n)&0x3F)<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USB_FSLS_DRV_BIT(n) (((n)&3)<<20)

//cfg_ana_usb_pll_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_REF_MULTI2_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_NOTCH_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_BAND_SEL (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_REG_VBIT(n) (((n)&15)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_CP_IBIT(n) (((n)&7)<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_PFD_RST_DLY_BIT(n) (((n)&7)<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_USBPLL_PU_BIT(n) (((n)&3)<<16)

//cfg_ana_touch_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_PRBS_MODE (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_LP_MODE (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_AZ_MODE (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_CLK_EDGE_SEL (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_CBASE_BIT(n) (((n)&7)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_REFV1_BIT(n) (((n)&3)<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_PU_BIT(n) (((n)&3)<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_REFV_BIT(n) (((n)&7)<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_REFC_BIT(n) (((n)&3)<<16)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_TOUCH_IBIT(n) (((n)&7)<<20)

//dcdc_rf_cfg2
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_VBIT_OFFSET(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_FBIT(n) (((n)&3)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_SLOPEXHALF (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_EN_AUTOZERO (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_COUNTER_DISABLE (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_PGATE_DELAY (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_NGATE_DELAY (1<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_DISABLE_COMP (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_ADD_REDUCE_VOS (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_EN_BUFFER (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_BIT_SLOPE(n) (((n)&3)<<15)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_EN_SOFTSTART (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_HEAVY_LOAD(n) (((n)&3)<<18)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_CLK_AMP (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_SLOPE_EN (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_CLK_DIASBLE (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_EN_PFM_MAX (1<<23)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_RF_EN_ANTIRING (1<<24)

//dcdc_core_cfg1
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_BIT_SLOPE(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_DISCHARGE_ENB (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_DISABLE_COMP (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_PGATE_DELAY (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_EN_SOFTSTART (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_CLK_DIASBLE (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_LOW_SENSE(n) (((n)&7)<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_MORE_P (1<<11)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_EN_BUFFER (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_SLOPE_EN (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_EN_ANTIRING (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_PU_DCDC_CORE_AVDDRF (1<<15)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_VREF_SOURCE_INT (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_RDY (1<<17)

//dcdc_core_cfg2
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_VBIT_OFFSET(n) (((n)&15)<<5)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_PFM_THRESHOLD(n) (((n)&3)<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_VBIT_DET_VO(n) (((n)&7)<<11)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_VBIT_AVDD12(n) (((n)&3)<<14)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_FBIT(n) (((n)&3)<<16)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_SLOPEXHALF (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_NGATE_DELAY (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_PFM_MODE_SEL (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_LESS_SOFTTIME(n) (((n)&3)<<22)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_ENB_DET_VO (1<<24)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_ADD_REDUCE_VOS (1<<25)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_HEAVY_LOAD(n) (((n)&3)<<26)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_CLK_AMP (1<<28)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_MORE_N (1<<29)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_COUNTER_DISABLE (1<<30)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_CORE_EN_PFM_MAX (1<<31)

//dcdc_pa_cfg1
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_NGATE_DELAY (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_DISCHARGE_ENB (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_DISABLE_COMP (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_ADD_REDUCE_VOS (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_EN_BUFFER (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_BIT_SLOPE(n) (((n)&3)<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_EN_SOFTSTART (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_PFM_MODE_SEL (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_HEAVY_LOAD(n) (((n)&3)<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_CLK_AMP (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_SLP_DROP_EN (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_SLOPE_EN (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_CLK_DIASBLE (1<<15)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_EN_PFM_MAX (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_EN_ANTIRING (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_REDUCE_I_LIMIT (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_MORE_NPM (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_ENB_DETVO (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_MORE_PPM (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_PU_DCDC_PA_AVDDRF (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_RDY (1<<23)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_PFM_MODE_SLP_EN (1<<24)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_COUNTER_DISABLE (1<<25)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_IBIT_LDO_LIMIT (1<<26)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_PGATE_DELAY (1<<27)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_LOW_SENSE(n) (((n)&7)<<28)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_EN_CURRENT_LIMIT (1<<31)

//dcdc_pa_cfg2
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_VBIT_OFFSET(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_PFM_THRESHOLD(n) (((n)&3)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_VBIT_DETVO(n) (((n)&7)<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_VBIT_NOR_TUNE(n) (((n)&0x3F)<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_VBIT_AVDD12(n) (((n)&3)<<15)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_FBIT(n) (((n)&3)<<17)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_SLOPEXHALF (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_VREF_SOURCE_INT (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_ADD_I_LIMIT (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_DCDC_PA_LESS_SOFTTIME(n) (((n)&3)<<23)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_VBIT_DS_SW(n) (((n)&0x3F)<<25)

//ldo_cfg
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_AVDD18_VBIT_DS_SW(n) (((n)&15)<<3)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_AVDD18_VBIT_NOR_TUNE(n) (((n)&15)<<7)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_AVDD_SENSE_SEL(n) (((n)&3)<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_AVDD18_SLP_DROP_EN (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_PU_LED1_IREF (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LED1_MODE (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LED1_IBIT(n) (((n)&7)<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_PU_LED0_IREF (1<<24)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LED0_MODE (1<<25)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LED0_IBIT(n) (((n)&7)<<26)

//pwr_pd_crtl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_BG (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_DCDC_RF (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_LDO_AVDD18 (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_DCDC_VCORE09 (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_LDO_VCORE09 (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_DCDC_PA (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_LDO_VRTC09 (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PD_CHGR (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_AON_GPIO_VIO_ULP_SEL (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_AON_GPIO_VIO_SEL (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_BG (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_DCDC_RF (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_LDO_AVDD18 (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_DCDC_VCORE09 (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_DCDC_PA (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_LDO_VRTC09 (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_FORCE_LDO_VCORE09 (1<<22)

//sw_rst_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SOFT_RST (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_REG_RST_PD_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_PD_THRESHOLD_(n) (((n)&15)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_WDG_RST_PD_EN (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_RST_PD_EN (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_XEN_PD_EN (1<<10)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_LDO_VRTC09_PD_EN (1<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_LDO_AVDD18_PD_EN (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_DCDC_RF_PD_EN (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_DCDC_VCORE09_PD_EN (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_RST_DCDC_PA_PD_EN (1<<15)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_OFF_SEQ_EN (1<<31)

//clk_ctrl1
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PU_LPO512K (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_RC_512K_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PU_XTAL (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PU_OSC13M (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_OSC13M_FBIT(n) (((n)&7)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_13M_EN (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_CLK_6P5M_EN (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_CLK_52M_EN (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_CLK_26M_EN (1<<10)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_COMP_EN (1<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_RC_128K_SEL (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CORE_SW_FAST_CLK_SEL_SET (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XEN_SW_SET (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_26M_EN_SW_MODE(n) (((n)&0x3F)<<16)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_26M_EN_SW_SET(n) (((n)&0x3F)<<22)

//clk_ctrl2
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_IREF_BIT(n) (((n)&7)<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_COMP_IBIT(n) (((n)&7)<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_REG_VBIT(n) (((n)&15)<<13)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_PU_BIT(n) (((n)&3)<<17)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_IBIAS_LP_BIT(n) (((n)&15)<<19)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_CAP_AVDD_SEL (1<<28)

//clk_ctrl3
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_CAP_FINE_BIT(n) (((n)&0x3F)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_VBCG_EN (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_IREF_LP_BIT(n) (((n)&7)<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_XTAL_FB_RBIT(n) (((n)&7)<<16)

//por_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USB_PLL_PU (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USB_PU (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USBPLL_CLK_EN (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USBPLL_SLP_CLK_DIS (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USB_SLP_PD (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_USBPLL_SLP_PD (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_MS_VIO_EN (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MS_VIO_VBIT(n) (((n)&15)<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_VIO_VIOULP_SHORT (1<<13)

//div128k_cfg
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_DIV_128K_STEP_OFFSET_NORMAL(n) (((n)&0xFF)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_DIV_128K_STEP_OFFSET_LP(n) (((n)&0xFF)<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_DIV_128K_STEP_OFFSET_UPDATE (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_DIV_128K_LP_MODE_H_REG (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_DIV_128K_LP_MODE_H_DR (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_6P5M_DIV_128K_EN (1<<20)

//pwr_key_cfg
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_RST_THRESHOLD(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_AUTO_ON_EN (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_RST_MODE (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_SW_RST_MODE (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_RST_DISABLE (1<<7)

//pwr_lp_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_BG_SLP_PD_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SLP_LDO_PD_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_PD_EN (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_SLP_PD_EN (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_VCORE09_SLP_PD_EN (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_PD_EN (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_AVDD18_SLP_PD_EN (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_SLP_PD_EN (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_OSC13M_SLP_PD_EN (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_OSC13M_SLP_DIS_EN (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_COMP_SLP_DIS_EN (1<<10)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_6P5M_SLP_DIS_EN (1<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_52M_SLP_DIS_EN (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CLK_26M_SLP_DIS_EN (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_GATE_TO_DBB_SLP_EN (1<<14)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_CORE_ISO_SLP_EN (1<<15)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_LP_EN (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_PA_SLP_LP_EN (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SLP_RTC_PCLK_SW_EN (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_AVDD18_SLP_LP_EN (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XEN_SLP_PD_EN (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_XTAL_SLP_LP_EN (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_RESET_B_SLP_EN (1<<23)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SLP_CORE_CLK_FAST_SEL_EN (1<<24)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_IN_MSADC_SEL (1<<25)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VCORE09_SLP_PD_EN (1<<26)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_VCORE09_PFM_MODE_SLP_EN (1<<27)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_PFM_MODE_SLP_EN (1<<28)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_HYS_PFM_MODE_SLP_EN (1<<29)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_MS_VIO_SLP_PD_EN (1<<30)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_AON_GPIO_VIO_SEL_SLP_EN (1<<31)

//dcdc_rf_dvfs_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_DROP_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_STEP_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_STEP_VOL(n) (((n)&15)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_STEP_NUM(n) (((n)&15)<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_RF_SLP_STEP_DELAY(n) (((n)&3)<<10)

//dcdc_vcore_dvfs_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_SLP_DROP_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_SLP_STEP_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_SLP_STEP_VOL(n) (((n)&31)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_SLP_STEP_NUM(n) (((n)&15)<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_SLP_STEP_DELAY(n) (((n)&3)<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_VOSEL_DS_SW(n) (((n)&31)<<13)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_DCDC_CORE_VOSEL_NOR_TUNE(n) (((n)&31)<<18)

//ldo_vrtc_dvfs_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_DROP_EN (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_STEP_EN (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_STEP_VOL(n) (((n)&31)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_STEP_NUM(n) (((n)&15)<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_SLP_STEP_DELAY(n) (((n)&3)<<11)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_VOSEL_DS_SW(n) (((n)&31)<<13)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VRTC09_VOSEL_NOR_TUNE(n) (((n)&31)<<18)

//status_flag
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_FLAG (1<<0)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SOFT_RST_FLAG (1<<1)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_POR_CHIP_PD_FLAG (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_UVLO_CHIP_PD_FLAG (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_HW_PWR_KEY_CHIP_PD_FLAG (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_CHIP_PD_FLAG (1<<5)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_HW_CHIP_PD_FLAG (1<<6)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LP_MODE_H_FLAG (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_RTC_BATTERY_FLAG (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_WDG_RST_FLAG (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_PWR_KEY_LONG_FLAG_CLR (1<<16)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SOFT_RST_FLAG_CLR (1<<17)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_POR_CHIP_PD_FLAG_CLR (1<<18)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_UVLO_CHIP_PD_FLAG_CLR (1<<19)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_HW_PWR_KEY_CHIP_PD_FLAG_CLR (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_SW_CHIP_PD_FLAG_CLR (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_HW_CHIP_PD_FLAG_CLR (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_WDG_RST_FLAG_CLR (1<<23)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_POR_SRC_STS(n) (((n)&0xFF)<<24)

//gpio_ctrl0
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_SLEW_RATE_A(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_SLEW_RATE_B(n) (((n)&15)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_SLEW_RATE_C(n) (((n)&15)<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_SLEW_RATE_E(n) (((n)&15)<<16)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_IBIT_A (1<<20)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_IBIT_B (1<<21)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_IBIT_C (1<<22)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO_IBIT_E (1<<24)

//gpio_ctrl1
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO01_MUX0_EN(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO8D_MUX0_EN(n) (((n)&0x3F)<<8)

//gpio_ctrl2
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO01_MUX1_EN(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO8D_MUX1_EN(n) (((n)&0x3F)<<8)

//gpio_ctrl3
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO01_MUX2_EN(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO8D_MUX2_EN(n) (((n)&0x3F)<<8)

//gpio_ctrl4
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO01_IE(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_GPIO8D_IE(n) (((n)&0x3F)<<8)

//mgpio_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO_SLEW_RATE(n) (((n)&15)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO_IBIT (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO12_IE (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO12_PULL_UP (1<<9)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO12_PULL_DN (1<<10)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO13_IE (1<<12)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO13_PULL_UP (1<<13)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_MGPIO13_PULL_DN (1<<14)

//agpio_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_ANA_AGPIO_SLEW_RATE(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_AGPIO_OEN_DLY(n) (((n)&3)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_AGPIO_IBIT (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_AGPIO_HOLD (1<<5)

//asdio_ctrl
#define AIC1000LITE_ANALOG_REG_CFG_ANA_ASDIO_SLEW_RATE(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_ASDIO_PULL_UP(n) (((n)&3)<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_ASDIO_IBIT (1<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_ASDIO_HOLD (1<<5)

//ldo_vcore09_cfg
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_LESS_SOFTTIME(n) (((n)&3)<<0)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_SOFT_ICLAMP (1<<2)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_EN_DISCHARGE (1<<3)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_IBIT_LIMIT(n) (((n)&7)<<4)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_EN_ILIMIT (1<<7)
#define AIC1000LITE_ANALOG_REG_CFG_ANA_LDO_VCORE09_SOFTSTART (1<<8)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VCORE09_VOSEL_DS_SW(n) (((n)&31)<<9)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VCORE09_VOSEL_NOR_TUNE(n) (((n)&31)<<14)
#define AIC1000LITE_ANALOG_REG_CFG_RTC_LDO_VCORE09_SLP_DROP_EN (1<<19)


#endif
