// Seed: 1853349542
module module_0 (
    input tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri0 id_3
);
  assign id_1 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wire id_3
);
  wire id_5;
  tri1 id_6;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output uwire id_5
);
  assign id_5 = id_1;
  wire id_7 = 1, id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_8 = id_7;
  id_12(
      .id_0(id_1)
  );
endmodule
