#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  2 11:44:42 2023
# Process ID: 14300
# Current directory: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_system_ila_0_1_synth_1
# Command line: vivado.exe -log design_1_system_ila_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0_1.tcl
# Log file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_system_ila_0_1_synth_1/design_1_system_ila_0_1.vds
# Journal file: C:/Users/mlabadmin/Desktop/QMARL_FPGA/final_2qagents/final_2qagents.runs/design_1_system_ila_0_1_synth_1\vivado.jou
# Running On: hp6g4-step-1, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16948 MB
#-----------------------------------------------------------
source design_1_system_ila_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1725.027 ; gain = 566.707
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Desktop/QMARL_FPGA/Qemulator'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mlabadmin/Downloads/core-comblock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_system_ila_0_1, cache-ID = 235ee961f0317ede.
config_ip_cache: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1725.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 11:45:16 2023...
