

================================================================
== Vitis HLS Report for 'ProcessingElement_31'
================================================================
* Date:           Mon Nov 11 16:41:43 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.376 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                          |                                                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                         Instance                                         |                                     Module                                    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_ProcessingElement_31_Pipeline_1_fu_178                                                |ProcessingElement_31_Pipeline_1                                                |       33|       33|   0.330 us|   0.330 us|    32|    32|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_2_fu_184                                                |ProcessingElement_31_Pipeline_2                                                |     1025|     1025|  10.250 us|  10.250 us|  1024|  1024|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190  |ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |       34|       34|   0.340 us|   0.340 us|    33|    33|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199                            |ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M                            |     1033|     1033|  10.330 us|  10.330 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221                                 |ProcessingElement_31_Pipeline_WriteC_Flattened                                 |     2050|     2050|  20.500 us|  20.500 us|  2049|  2049|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- OuterTile_N    |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + OuterTile_M   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ Collapse_K  |        ?|        ?|      1035|          -|          -|            ?|        no|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      543|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     40|     4602|     4532|     -|
|Memory               |       15|      -|       32|       33|     0|
|Multiplexer          |        -|      -|        0|      370|     -|
|Register             |        -|      -|      357|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       15|     40|     4991|     5478|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        1|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                         Instance                                         |                                     Module                                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_ProcessingElement_31_Pipeline_1_fu_178                                                |ProcessingElement_31_Pipeline_1                                                |        0|   0|     7|    51|    0|
    |grp_ProcessingElement_31_Pipeline_2_fu_184                                                |ProcessingElement_31_Pipeline_2                                                |        0|   0|    12|    61|    0|
    |grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190  |ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer  |        0|   0|    18|   161|    0|
    |grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199                            |ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M                            |        0|  40|  4506|  3945|    0|
    |grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221                                 |ProcessingElement_31_Pipeline_WriteC_Flattened                                 |        0|   0|    59|   314|    0|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                     |                                                                               |        0|  40|  4602|  4532|    0|
    +------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aBuffer_U  |ProcessingElement_31_aBuffer_RAM_AUTO_1R1W  |        0|  32|  33|    0|    32|   32|     1|         1024|
    |cBuffer_U  |ProcessingElement_31_cBuffer_RAM_AUTO_1R1W  |       15|   0|   0|    0|  1024|  256|     1|       262144|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                            |       15|  32|  33|    0|  1056|  288|     2|       263168|
    +-----------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_298_p2               |         +|   0|  0|  31|          24|           1|
    |add_ln56_fu_326_p2               |         +|   0|  0|  31|          24|           1|
    |k_7_fu_350_p2                    |         +|   0|  0|  39|          32|           1|
    |sub60_fu_273_p2                  |         +|   0|  0|  31|          24|           2|
    |sub63_fu_279_p2                  |         +|   0|  0|  31|          24|           2|
    |sub66_fu_285_p2                  |         +|   0|  0|  39|          32|           2|
    |sub_i103_fu_257_p2               |         +|   0|  0|  40|          33|           9|
    |sub_i_fu_238_p2                  |         +|   0|  0|  40|          33|           9|
    |cmp111_fu_369_p2                 |      icmp|   0|  0|  39|          32|           1|
    |cmp61_fu_304_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp64_fu_336_p2                  |      icmp|   0|  0|  31|          24|          24|
    |cmp67_fu_376_p2                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln54_fu_293_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln56_fu_321_p2              |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln60_fu_345_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |brmerge282_fu_395_p2             |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_390_p2                   |        or|   0|  0|   2|           1|           1|
    |cond90_fu_360_p3                 |    select|   0|  0|   6|           1|           6|
    |cond_fu_381_p3                   |    select|   0|  0|   6|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 543|         424|         199|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |aBuffer_address0  |  20|          4|    5|         20|
    |aBuffer_ce0       |  20|          4|    1|          4|
    |aBuffer_ce1       |   9|          2|    1|          2|
    |aBuffer_d0        |  20|          4|   32|        128|
    |aBuffer_we0       |  20|          4|    1|          4|
    |aPipes_30_read    |  14|          3|    1|          3|
    |aPipes_31_din     |   9|          2|   32|         64|
    |aPipes_31_write   |  14|          3|    1|          3|
    |ap_NS_fsm         |  59|         11|    1|         11|
    |ap_done           |   9|          2|    1|          2|
    |bPipes_30_read    |   9|          2|    1|          2|
    |bPipes_31_write   |   9|          2|    1|          2|
    |cBuffer_address0  |  20|          4|   10|         40|
    |cBuffer_ce0       |  20|          4|    1|          4|
    |cBuffer_ce1       |   9|          2|    1|          2|
    |cBuffer_d0        |  14|          3|  256|        768|
    |cBuffer_we0       |  14|          3|    1|          3|
    |cPipes_30_write   |   9|          2|    1|          2|
    |cPipes_31_read    |   9|          2|    1|          2|
    |k_reg_167         |   9|          2|   32|         64|
    |m0_reg_156        |   9|          2|   24|         48|
    |n0_fu_102         |   9|          2|   24|         48|
    |real_start        |   9|          2|    1|          2|
    |size_k_c_blk_n    |   9|          2|    1|          2|
    |size_m_c10_blk_n  |   9|          2|    1|          2|
    |size_n_c2_blk_n   |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 370|         77|  433|       1234|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                  Name                                                 | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln54_reg_454                                                                                       |  24|   0|   24|          0|
    |add_ln56_reg_472                                                                                       |  24|   0|   24|          0|
    |ap_CS_fsm                                                                                              |  10|   0|   10|          0|
    |ap_done_reg                                                                                            |   1|   0|    1|          0|
    |brmerge282_reg_510                                                                                     |   1|   0|    1|          0|
    |cmp111_reg_500                                                                                         |   1|   0|    1|          0|
    |cmp61_reg_459                                                                                          |   1|   0|    1|          0|
    |cmp64_reg_482                                                                                          |   1|   0|    1|          0|
    |cond90_reg_495                                                                                         |   1|   0|    5|          4|
    |cond_reg_505                                                                                           |   1|   0|    5|          4|
    |div_i104_cast3_reg_431                                                                                 |  24|   0|   24|          0|
    |div_i_cast1_reg_426                                                                                    |  24|   0|   24|          0|
    |grp_ProcessingElement_31_Pipeline_1_fu_178_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_31_Pipeline_2_fu_184_ap_start_reg                                                |   1|   0|    1|          0|
    |grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190_ap_start_reg  |   1|   0|    1|          0|
    |grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199_ap_start_reg                            |   1|   0|    1|          0|
    |grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221_ap_start_reg                                 |   1|   0|    1|          0|
    |k_7_reg_490                                                                                            |  32|   0|   32|          0|
    |k_reg_167                                                                                              |  32|   0|   32|          0|
    |m0_reg_156                                                                                             |  24|   0|   24|          0|
    |mul_reg_464                                                                                            |  23|   0|   27|          4|
    |n0_fu_102                                                                                              |  24|   0|   24|          0|
    |start_once_reg                                                                                         |   1|   0|    1|          0|
    |sub60_reg_436                                                                                          |  24|   0|   24|          0|
    |sub63_reg_441                                                                                          |  24|   0|   24|          0|
    |sub66_reg_446                                                                                          |  32|   0|   32|          0|
    |trunc_ln56_reg_477                                                                                     |  23|   0|   23|          0|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                  | 357|   0|  369|         12|
    +-------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  ProcessingElement.31|  return value|
|aPipes_30_dout             |   in|   32|     ap_fifo|             aPipes_30|       pointer|
|aPipes_30_num_data_valid   |   in|    3|     ap_fifo|             aPipes_30|       pointer|
|aPipes_30_fifo_cap         |   in|    3|     ap_fifo|             aPipes_30|       pointer|
|aPipes_30_empty_n          |   in|    1|     ap_fifo|             aPipes_30|       pointer|
|aPipes_30_read             |  out|    1|     ap_fifo|             aPipes_30|       pointer|
|aPipes_31_din              |  out|   32|     ap_fifo|             aPipes_31|       pointer|
|aPipes_31_num_data_valid   |   in|    3|     ap_fifo|             aPipes_31|       pointer|
|aPipes_31_fifo_cap         |   in|    3|     ap_fifo|             aPipes_31|       pointer|
|aPipes_31_full_n           |   in|    1|     ap_fifo|             aPipes_31|       pointer|
|aPipes_31_write            |  out|    1|     ap_fifo|             aPipes_31|       pointer|
|bPipes_30_dout             |   in|  256|     ap_fifo|             bPipes_30|       pointer|
|bPipes_30_num_data_valid   |   in|    3|     ap_fifo|             bPipes_30|       pointer|
|bPipes_30_fifo_cap         |   in|    3|     ap_fifo|             bPipes_30|       pointer|
|bPipes_30_empty_n          |   in|    1|     ap_fifo|             bPipes_30|       pointer|
|bPipes_30_read             |  out|    1|     ap_fifo|             bPipes_30|       pointer|
|bPipes_31_din              |  out|  256|     ap_fifo|             bPipes_31|       pointer|
|bPipes_31_num_data_valid   |   in|    3|     ap_fifo|             bPipes_31|       pointer|
|bPipes_31_fifo_cap         |   in|    3|     ap_fifo|             bPipes_31|       pointer|
|bPipes_31_full_n           |   in|    1|     ap_fifo|             bPipes_31|       pointer|
|bPipes_31_write            |  out|    1|     ap_fifo|             bPipes_31|       pointer|
|cPipes_30_din              |  out|  256|     ap_fifo|             cPipes_30|       pointer|
|cPipes_30_num_data_valid   |   in|    3|     ap_fifo|             cPipes_30|       pointer|
|cPipes_30_fifo_cap         |   in|    3|     ap_fifo|             cPipes_30|       pointer|
|cPipes_30_full_n           |   in|    1|     ap_fifo|             cPipes_30|       pointer|
|cPipes_30_write            |  out|    1|     ap_fifo|             cPipes_30|       pointer|
|cPipes_31_dout             |   in|  256|     ap_fifo|             cPipes_31|       pointer|
|cPipes_31_num_data_valid   |   in|    3|     ap_fifo|             cPipes_31|       pointer|
|cPipes_31_fifo_cap         |   in|    3|     ap_fifo|             cPipes_31|       pointer|
|cPipes_31_empty_n          |   in|    1|     ap_fifo|             cPipes_31|       pointer|
|cPipes_31_read             |  out|    1|     ap_fifo|             cPipes_31|       pointer|
|size_n                     |   in|   32|     ap_none|                size_n|        scalar|
|size_k                     |   in|   32|     ap_none|                size_k|        scalar|
|size_m                     |   in|   32|     ap_none|                size_m|        scalar|
|size_n_c2_din              |  out|   32|     ap_fifo|             size_n_c2|       pointer|
|size_n_c2_num_data_valid   |   in|    3|     ap_fifo|             size_n_c2|       pointer|
|size_n_c2_fifo_cap         |   in|    3|     ap_fifo|             size_n_c2|       pointer|
|size_n_c2_full_n           |   in|    1|     ap_fifo|             size_n_c2|       pointer|
|size_n_c2_write            |  out|    1|     ap_fifo|             size_n_c2|       pointer|
|size_k_c_din               |  out|   32|     ap_fifo|              size_k_c|       pointer|
|size_k_c_num_data_valid    |   in|    3|     ap_fifo|              size_k_c|       pointer|
|size_k_c_fifo_cap          |   in|    3|     ap_fifo|              size_k_c|       pointer|
|size_k_c_full_n            |   in|    1|     ap_fifo|              size_k_c|       pointer|
|size_k_c_write             |  out|    1|     ap_fifo|              size_k_c|       pointer|
|size_m_c10_din             |  out|   32|     ap_fifo|            size_m_c10|       pointer|
|size_m_c10_num_data_valid  |   in|    3|     ap_fifo|            size_m_c10|       pointer|
|size_m_c10_fifo_cap        |   in|    3|     ap_fifo|            size_m_c10|       pointer|
|size_m_c10_full_n          |   in|    1|     ap_fifo|            size_m_c10|       pointer|
|size_m_c10_write           |  out|    1|     ap_fifo|            size_m_c10|       pointer|
+---------------------------+-----+-----+------------+----------------------+--------------+

