// Seed: 285857385
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  if (id_2) supply1 id_3;
  else begin
    begin
      initial id_3 = 1'd0 - id_3;
    end
  end
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input supply0 id_8
    , id_13,
    input tri0 id_9,
    output wor id_10,
    output supply0 id_11
);
  wire id_14, id_15;
  module_0(
      id_14, id_15
  );
endmodule
