Version 4
SHEET 1 1792 680
WIRE 880 48 160 48
WIRE 1296 48 880 48
WIRE 160 64 160 48
WIRE 160 64 32 64
WIRE 400 128 240 128
WIRE 1296 160 1296 48
WIRE 832 176 688 176
WIRE 1664 176 1552 176
WIRE 1296 336 1296 192
WIRE 976 352 976 176
FLAG 160 272 0
FLAG 32 144 0
FLAG 400 128 p[0:2]
FLAG 688 176 p[0:2]
FLAG 976 352 o[7:0]
FLAG 1296 336 o[7:0]
FLAG 1664 176 ROM[8:0]
SYMBOL voltage 160 176 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PULSE(0 5 1n 1n 1n 1m 2m)
SYMBOL voltage 32 48 R0
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL s_pc 176 128 R0
SYMATTR InstName X1
SYMBOL s_rom_decoder 896 176 R0
SYMATTR InstName X2
SYMBOL InstructionMemoryFinal8bit 1424 176 R0
SYMATTR InstName X3
TEXT 376 -32 Left 2 !.tran 20m
TEXT 344 -80 Left 2 !.lib Z:\\home\\sdanthinne\\Documents\\307\\gateTransistorModels\\DetailedModel.mod
