

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 03:21:51 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |call_ret_load_tile_mm_Block_entry38_proc_fu_92    |load_tile_mm_Block_entry38_proc        |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_load_tile_mm_Loop_InputTileHread_proc_fu_108  |load_tile_mm_Loop_InputTileHread_proc  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 3 'read' 'phase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 4 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 5 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 6 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%call_ret = call i102 @load_tile_mm_Block_entry38_proc, i1 %phase_read, i8 %w0_read, i9 %h0_read, i9 %h0_c1, i8 %w0_c2, i1 %phase_c3"   --->   Operation 7 'call' 'call_ret' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_tile_0_offset_cast_loc_i_channel = extractvalue i102 %call_ret"   --->   Operation 8 'extractvalue' 'in_tile_0_offset_cast_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%w0_cast19_loc_i_channel = extractvalue i102 %call_ret"   --->   Operation 9 'extractvalue' 'w0_cast19_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%h0_cast10_loc_i_channel = extractvalue i102 %call_ret"   --->   Operation 10 'extractvalue' 'h0_cast10_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln43_1_loc_i_channel = extractvalue i102 %call_ret"   --->   Operation 11 'extractvalue' 'sext_ln43_1_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln43_3_loc_i_channel = extractvalue i102 %call_ret"   --->   Operation 12 'extractvalue' 'sext_ln43_3_loc_i_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 13 [2/2] (3.94ns)   --->   "%call_ln0 = call void @load_tile_mm_Loop_InputTileHread_proc, i64 %in_tile_0_offset_cast_loc_i_channel, i9 %sext_ln43_1_loc_i_channel, i9 %sext_ln43_3_loc_i_channel, i10 %h0_cast10_loc_i_channel, i10 %w0_cast19_loc_i_channel, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"   --->   Operation 13 'call' 'call_ln0' <Predicate = true> <Delay = 3.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %h0_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %w0_c2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %phase_c3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln35 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [src/srcnn.cpp:35->src/srcnn.cpp:537]   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_31, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_tile_mm_Loop_InputTileHread_proc, i64 %in_tile_0_offset_cast_loc_i_channel, i9 %sext_ln43_1_loc_i_channel, i9 %sext_ln43_3_loc_i_channel, i10 %h0_cast10_loc_i_channel, i10 %w0_cast19_loc_i_channel, i64 %input_ftmap_read, i32 %gmem_in, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln537 = ret" [src/srcnn.cpp:537]   --->   Operation 23 'ret' 'ret_ln537' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h0_c1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w0_c2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ phase_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phase_read                          (read                ) [ 000]
w0_read                             (read                ) [ 000]
h0_read                             (read                ) [ 000]
input_ftmap_read                    (read                ) [ 001]
call_ret                            (call                ) [ 000]
in_tile_0_offset_cast_loc_i_channel (extractvalue        ) [ 001]
w0_cast19_loc_i_channel             (extractvalue        ) [ 001]
h0_cast10_loc_i_channel             (extractvalue        ) [ 001]
sext_ln43_1_loc_i_channel           (extractvalue        ) [ 001]
sext_ln43_3_loc_i_channel           (extractvalue        ) [ 001]
specinterface_ln0                   (specinterface       ) [ 000]
specinterface_ln0                   (specinterface       ) [ 000]
specinterface_ln0                   (specinterface       ) [ 000]
specdataflowpipeline_ln35           (specdataflowpipeline) [ 000]
specmemcore_ln0                     (specmemcore         ) [ 000]
specmemcore_ln0                     (specmemcore         ) [ 000]
specmemcore_ln0                     (specmemcore         ) [ 000]
specinterface_ln0                   (specinterface       ) [ 000]
call_ln0                            (call                ) [ 000]
ret_ln537                           (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="phase">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h0_c1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0_c1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w0_c2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0_c2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="phase_c3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phase_c3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_tile_mm_Block_entry38_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_tile_mm_Loop_InputTileHread_proc"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="phase_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="phase_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="w0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="h0_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_ftmap_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="call_ret_load_tile_mm_Block_entry38_proc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="102" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="9" slack="0"/>
<pin id="97" dir="0" index="4" bw="9" slack="0"/>
<pin id="98" dir="0" index="5" bw="8" slack="0"/>
<pin id="99" dir="0" index="6" bw="1" slack="0"/>
<pin id="100" dir="1" index="7" bw="102" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_load_tile_mm_Loop_InputTileHread_proc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="0" index="3" bw="9" slack="0"/>
<pin id="113" dir="0" index="4" bw="10" slack="0"/>
<pin id="114" dir="0" index="5" bw="10" slack="0"/>
<pin id="115" dir="0" index="6" bw="64" slack="0"/>
<pin id="116" dir="0" index="7" bw="32" slack="0"/>
<pin id="117" dir="0" index="8" bw="32" slack="0"/>
<pin id="118" dir="0" index="9" bw="32" slack="0"/>
<pin id="119" dir="0" index="10" bw="32" slack="0"/>
<pin id="120" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="in_tile_0_offset_cast_loc_i_channel_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="102" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_tile_0_offset_cast_loc_i_channel/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="w0_cast19_loc_i_channel_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="102" slack="0"/>
<pin id="134" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="w0_cast19_loc_i_channel/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="h0_cast10_loc_i_channel_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="102" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="h0_cast10_loc_i_channel/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln43_1_loc_i_channel_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="102" slack="0"/>
<pin id="144" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sext_ln43_1_loc_i_channel/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln43_3_loc_i_channel_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="102" slack="0"/>
<pin id="149" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="sext_ln43_3_loc_i_channel/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="input_ftmap_read_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="in_tile_0_offset_cast_loc_i_channel_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_tile_0_offset_cast_loc_i_channel "/>
</bind>
</comp>

<comp id="162" class="1005" name="w0_cast19_loc_i_channel_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="1"/>
<pin id="164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w0_cast19_loc_i_channel "/>
</bind>
</comp>

<comp id="167" class="1005" name="h0_cast10_loc_i_channel_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="1"/>
<pin id="169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="h0_cast10_loc_i_channel "/>
</bind>
</comp>

<comp id="172" class="1005" name="sext_ln43_1_loc_i_channel_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="1"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_1_loc_i_channel "/>
</bind>
</comp>

<comp id="177" class="1005" name="sext_ln43_3_loc_i_channel_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="9" slack="1"/>
<pin id="179" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln43_3_loc_i_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="68" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="104"><net_src comp="80" pin="2"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="122"><net_src comp="86" pin="2"/><net_sink comp="108" pin=6"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="108" pin=8"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="130"><net_src comp="92" pin="7"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="135"><net_src comp="92" pin="7"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="140"><net_src comp="92" pin="7"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="145"><net_src comp="92" pin="7"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="150"><net_src comp="92" pin="7"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="155"><net_src comp="86" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="160"><net_src comp="127" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="165"><net_src comp="132" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="170"><net_src comp="137" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="175"><net_src comp="142" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="180"><net_src comp="147" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="108" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: h0_c1 | {1 }
	Port: w0_c2 | {1 }
	Port: phase_c3 | {1 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13 | {1 2 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12 | {1 2 }
	Port: srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11 | {1 2 }
 - Input state : 
	Port: load_tile_mm : gmem_in | {1 2 }
	Port: load_tile_mm : input_ftmap | {1 }
	Port: load_tile_mm : h0 | {1 }
	Port: load_tile_mm : w0 | {1 }
	Port: load_tile_mm : phase | {1 }
  - Chain level:
	State 1
		in_tile_0_offset_cast_loc_i_channel : 1
		w0_cast19_loc_i_channel : 1
		h0_cast10_loc_i_channel : 1
		sext_ln43_1_loc_i_channel : 1
		sext_ln43_3_loc_i_channel : 1
		call_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   |  call_ret_load_tile_mm_Block_entry38_proc_fu_92  |    0    |    0    |    0    |    93   |
|          | grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |    1    |  2.135  |   724   |   961   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |               phase_read_read_fu_68              |    0    |    0    |    0    |    0    |
|   read   |                w0_read_read_fu_74                |    0    |    0    |    0    |    0    |
|          |                h0_read_read_fu_80                |    0    |    0    |    0    |    0    |
|          |            input_ftmap_read_read_fu_86           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|          |    in_tile_0_offset_cast_loc_i_channel_fu_127    |    0    |    0    |    0    |    0    |
|          |          w0_cast19_loc_i_channel_fu_132          |    0    |    0    |    0    |    0    |
|extractvalue|          h0_cast10_loc_i_channel_fu_137          |    0    |    0    |    0    |    0    |
|          |         sext_ln43_1_loc_i_channel_fu_142         |    0    |    0    |    0    |    0    |
|          |         sext_ln43_3_loc_i_channel_fu_147         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    1    |  2.135  |   724   |   1054  |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|      h0_cast10_loc_i_channel_reg_167      |   10   |
|in_tile_0_offset_cast_loc_i_channel_reg_157|   64   |
|          input_ftmap_read_reg_152         |   64   |
|     sext_ln43_1_loc_i_channel_reg_172     |    9   |
|     sext_ln43_3_loc_i_channel_reg_177     |    9   |
|      w0_cast19_loc_i_channel_reg_162      |   10   |
+-------------------------------------------+--------+
|                   Total                   |   166  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p1  |   2  |  64  |   128  ||    9    |
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p2  |   2  |   9  |   18   ||    9    |
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p3  |   2  |   9  |   18   ||    9    |
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p4  |   2  |  10  |   20   ||    9    |
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p5  |   2  |  10  |   20   ||    9    |
| grp_load_tile_mm_Loop_InputTileHread_proc_fu_108 |  p6  |   2  |  64  |   128  ||    9    |
|--------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                      |      |      |      |   332  ||  2.562  ||    54   |
|--------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    2   |   724  |  1054  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   166  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   890  |  1108  |
+-----------+--------+--------+--------+--------+
