#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 17:47:29 2025
# Process ID: 13288
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22132 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI___\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.xpr
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.ltx} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI___/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_run synth_1 -name synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_1 }]
delete_debug_core [get_debug_cores {u_ila_2 }]
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
