<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:57.251+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:54.373+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:49.835+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:45.246+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:40.690+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict." projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:36.528+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-893] User specified latency constraint discarded for region uz_VSD_6ph_asym since region contains function calls with variable latency.&#xD;&#xA;Resolution: For help on HLS 200-893 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-893.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:27.629+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line16' consists of the following:&#x9;'call' operation ('call_ret') to 'multiply_line16_Block_.split1_proc' [20]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln0') to '__prop_ret_products_OC_5_dc_proc137' [38]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:24.679+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:24.658+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line15' consists of the following:&#x9;'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line15_Block_.split1_proc184' [51]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc124' [69]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:19.187+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:19.172+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line14' consists of the following:&#x9;'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line14_Block_.split1_proc174' [51]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc105' [69]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:13.706+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:13.686+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line13' consists of the following:&#x9;'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line13_Block_.split1_proc164' [51]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc86' [69]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:08.743+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:08.723+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line12' consists of the following:&#x9;'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line12_Block_.split1_proc154' [51]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc67' [69]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:04.110+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:25:04.100+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'multiply_line11' consists of the following:&#x9;'call' operation ('call_ret', uz_VSD/uz_VSD.cpp:34) to 'multiply_line11_Block_.split1_proc144' [51]  (7.02 ns)&#xD;&#xA;&#x9;'call' operation ('_ln34', uz_VSD/uz_VSD.cpp:34) to '__prop_ret_products_OC_5_dc_proc' [69]  (1.91 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-1016.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:24:59.955+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.92375ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/html_docs/xilinx2020_1/hls-guidance/200-871.html" projectName="uz_VSD" solutionName="solution1" date="2023-05-19T07:24:59.945+0200" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
