$date
  Wed Jul  9 14:06:37 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module env $end
$upscope $end
$scope module tb_counter $end
$var reg 1 ! clk $end
$var reg 1 " reset_n $end
$var reg 4 # data[3:0] $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % reset_n $end
$var reg 4 & data[3:0] $end
$var reg 4 ' out_reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end