-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                jb914@EEWS104A-020                                  
-- Generated date:              Mon May 11 13:43:35 +0100 2015                      

Solution Settings: absmax.v1
  Current state: schedule
  Project: Edge4
  
  Design Input Files Specified
    $PROJECT_HOME/shift_class.h
    $PROJECT_HOME/../motionblur/motionblur.h
      $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/../motionblur/motionblur1.c
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
      $PROJECT_HOME/../motionblur/motionblur.h
      $PROJECT_HOME/../motionblur/shift_class.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /absmax/core                       12       1          2            0  0          
    Design Total:                      12       1          2            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 20.000             20.00    0.000000 /absmax/core             
    
  I/O Data Ranges
    Port                Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------------- ---- -------- --------- --------- ------- -------- --------
    x:rsc.z             IN   Unsigned        16                                     
    clk                 IN   Unsigned         1                                     
    en                  IN   Unsigned         1                                     
    arst_n              IN   Unsigned         1                                     
    absmax.return:rsc.z OUT  Unsigned        16                                     
    
  Memory Resources
    Resource Name: /absmax/x:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /absmax/x    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /absmax/absmax.return:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable              Indices Phys Memory Address     
      --------------------- ------- -----------------------
      /absmax/absmax.return    0:15 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process      Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ------------ ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /absmax/core main               Infinite       2            2  40.00 ns                       
    
  Loop Execution Profile
    Process      Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------ ---------------- ------------ -------------------------- ----------------- --------
    /absmax/core main                       2                      100.00                2           
    
  End of Report
