<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › asic3.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>asic3.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * driver/mfd/asic3.c</span>
<span class="cm"> *</span>
<span class="cm"> * Compaq ASIC3 support.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2001 Compaq Computer Corporation.</span>
<span class="cm"> * Copyright 2004-2005 Phil Blundell</span>
<span class="cm"> * Copyright 2007-2008 OpenedHand Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Phil Blundell &lt;pb@handhelds.org&gt;,</span>
<span class="cm"> *	    Samuel Ortiz &lt;sameo@openedhand.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;linux/mfd/asic3.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/ds1wm.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/tmio.h&gt;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ASIC3_CLOCK_SPI</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_OWM</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_PWM0</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_PWM1</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_LED0</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_LED1</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_LED2</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_SD_HOST</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_SD_BUS</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_SMBUS</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_EX0</span><span class="p">,</span>
	<span class="n">ASIC3_CLOCK_EX1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">asic3_clk</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">enabled</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cdex</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rate</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define INIT_CDEX(_name, _rate)	\</span>
<span class="cp">	[ASIC3_CLOCK_##_name] = {		\</span>
<span class="cp">		.cdex = CLOCK_CDEX_##_name,	\</span>
<span class="cp">		.rate = _rate,			\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">asic3_clk</span> <span class="n">asic3_clk_init</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">SPI</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">OWM</span><span class="p">,</span> <span class="mi">5000000</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">PWM0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">PWM1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">LED0</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">LED1</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">LED2</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">SD_HOST</span><span class="p">,</span> <span class="mi">24576000</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">SD_BUS</span><span class="p">,</span> <span class="mi">12288000</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">SMBUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">EX0</span><span class="p">,</span> <span class="mi">32768</span><span class="p">),</span>
	<span class="n">INIT_CDEX</span><span class="p">(</span><span class="n">EX1</span><span class="p">,</span> <span class="mi">24576000</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">asic3</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mapping</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bus_shift</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_nr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">irq_bothedge</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="n">gpio</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">tmio_cnf</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">asic3_clk</span> <span class="n">clocks</span><span class="p">[</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">asic3_clk_init</span><span class="p">)];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">asic3_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">asic3_write_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite16</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span> <span class="o">+</span>
		  <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">asic3_write_register</span><span class="p">);</span>

<span class="n">u32</span> <span class="nf">asic3_read_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread16</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span> <span class="o">+</span>
			<span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">asic3_read_register</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_set_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bits</span><span class="p">,</span> <span class="n">bool</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">set</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">bits</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bits</span><span class="p">;</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* IRQs */</span>
<span class="cp">#define MAX_ASIC_ISR_LOOPS    20</span>
<span class="cp">#define ASIC3_GPIO_BASE_INCR \</span>
<span class="cp">	(ASIC3_GPIO_B_BASE - ASIC3_GPIO_A_BASE)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_irq_flip_edge</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">edge</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">edge</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				   <span class="n">base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_EDGE_TRIGGER</span><span class="p">);</span>
	<span class="n">edge</span> <span class="o">^=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
			     <span class="n">base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_EDGE_TRIGGER</span><span class="p">,</span> <span class="n">edge</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_irq_demux</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_desc_get_handler_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">irq_desc_get_irq_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">iter</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">data</span><span class="o">-&gt;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_ack</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">iter</span> <span class="o">=</span> <span class="mi">0</span> <span class="p">;</span> <span class="n">iter</span> <span class="o">&lt;</span> <span class="n">MAX_ASIC_ISR_LOOPS</span><span class="p">;</span> <span class="n">iter</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">bank</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
					     <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">INTR</span><span class="p">,</span> <span class="n">P_INT_STAT</span><span class="p">));</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* Check all ten register bits */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* Handle GPIO IRQs */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">bank</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">bank</span> <span class="o">&lt;</span> <span class="n">ASIC3_NUM_GPIO_BANKS</span><span class="p">;</span> <span class="n">bank</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">bank</span><span class="p">))</span> <span class="p">{</span>
				<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="n">istat</span><span class="p">;</span>

				<span class="n">base</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_A_BASE</span>
				       <span class="o">+</span> <span class="n">bank</span> <span class="o">*</span> <span class="n">ASIC3_GPIO_BASE_INCR</span><span class="p">;</span>

				<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
				<span class="n">istat</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
							    <span class="n">base</span> <span class="o">+</span>
							    <span class="n">ASIC3_GPIO_INT_STATUS</span><span class="p">);</span>
				<span class="cm">/* Clearing IntStatus */</span>
				<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
						     <span class="n">base</span> <span class="o">+</span>
						     <span class="n">ASIC3_GPIO_INT_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ASIC3_GPIOS_PER_BANK</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="kt">int</span> <span class="n">bit</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
					<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqnr</span><span class="p">;</span>

					<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">istat</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">))</span>
						<span class="k">continue</span><span class="p">;</span>

					<span class="n">irqnr</span> <span class="o">=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span>
						<span class="p">(</span><span class="n">ASIC3_GPIOS_PER_BANK</span> <span class="o">*</span> <span class="n">bank</span><span class="p">)</span>
						<span class="o">+</span> <span class="n">i</span><span class="p">;</span>
					<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irqnr</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_bothedge</span><span class="p">[</span><span class="n">bank</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span>
						<span class="n">asic3_irq_flip_edge</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span>
								    <span class="n">bit</span><span class="p">);</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="cm">/* Handle remaining IRQs in the status register */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">ASIC3_NUM_GPIOS</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ASIC3_NR_IRQS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* They start at bit 4 and go up */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="n">ASIC3_NUM_GPIOS</span> <span class="o">+</span> <span class="mi">4</span><span class="p">)))</span>
				<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">iter</span> <span class="o">&gt;=</span> <span class="n">MAX_ASIC_ISR_LOOPS</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;interrupt processing overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">asic3_irq_to_bank</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">n</span><span class="p">;</span>

	<span class="n">n</span> <span class="o">=</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">n</span> <span class="o">*</span> <span class="p">(</span><span class="n">ASIC3_GPIO_B_BASE</span> <span class="o">-</span> <span class="n">ASIC3_GPIO_A_BASE</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">asic3_irq_to_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_mask_gpio_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">asic3_irq_to_bank</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">asic3_irq_to_index</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_MASK</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">regval</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				     <span class="n">ASIC3_INTR_BASE</span> <span class="o">+</span>
				     <span class="n">ASIC3_INTR_INT_MASK</span><span class="p">);</span>

	<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">ASIC3_INTMASK_MASK0</span> <span class="o">&lt;&lt;</span>
		    <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">ASIC3_NUM_GPIOS</span><span class="p">)));</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
			     <span class="n">ASIC3_INTR_BASE</span> <span class="o">+</span>
			     <span class="n">ASIC3_INTR_INT_MASK</span><span class="p">,</span>
			     <span class="n">regval</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_unmask_gpio_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">bank</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">asic3_irq_to_bank</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">asic3_irq_to_index</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">index</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_MASK</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">regval</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				     <span class="n">ASIC3_INTR_BASE</span> <span class="o">+</span>
				     <span class="n">ASIC3_INTR_INT_MASK</span><span class="p">);</span>

	<span class="n">regval</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ASIC3_INTMASK_MASK0</span> <span class="o">&lt;&lt;</span>
		   <span class="p">(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">ASIC3_NUM_GPIOS</span><span class="p">)));</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
			     <span class="n">ASIC3_INTR_BASE</span> <span class="o">+</span>
			     <span class="n">ASIC3_INTR_INT_MASK</span><span class="p">,</span>
			     <span class="n">regval</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">bank</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">trigger</span><span class="p">,</span> <span class="n">level</span><span class="p">,</span> <span class="n">edge</span><span class="p">,</span> <span class="n">bit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">asic3_irq_to_bank</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">asic3_irq_to_index</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">level</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				    <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_LEVEL_TRIGGER</span><span class="p">);</span>
	<span class="n">edge</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				   <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_EDGE_TRIGGER</span><span class="p">);</span>
	<span class="n">trigger</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				      <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_TRIGGER_TYPE</span><span class="p">);</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_bothedge</span><span class="p">[(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">trigger</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
		<span class="n">edge</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">trigger</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
		<span class="n">edge</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">trigger</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">asic3_gpio_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">))</span>
			<span class="n">edge</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">edge</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
		<span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_bothedge</span><span class="p">[(</span><span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">]</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">trigger</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
		<span class="n">level</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">trigger</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">bit</span><span class="p">;</span>
		<span class="n">level</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * if type == IRQ_TYPE_NONE, we should mask interrupts, but</span>
<span class="cm">		 * be careful to not unmask them if mask was also called.</span>
<span class="cm">		 * Probably need internal state for mask.</span>
<span class="cm">		 */</span>
		<span class="n">dev_notice</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;irq type not changed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_LEVEL_TRIGGER</span><span class="p">,</span>
			     <span class="n">level</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_EDGE_TRIGGER</span><span class="p">,</span>
			     <span class="n">edge</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_TRIGGER_TYPE</span><span class="p">,</span>
			     <span class="n">trigger</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_irq_set_wake</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">bank</span><span class="p">,</span> <span class="n">index</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">bit</span><span class="p">;</span>

	<span class="n">bank</span> <span class="o">=</span> <span class="n">asic3_irq_to_bank</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">index</span> <span class="o">=</span> <span class="n">asic3_irq_to_index</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="n">index</span><span class="p">;</span>

	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">bank</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_SLEEP_MASK</span><span class="p">,</span> <span class="n">bit</span><span class="p">,</span> <span class="o">!</span><span class="n">on</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">asic3_gpio_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ASIC3-GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">asic3_mask_gpio_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">asic3_mask_gpio_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">asic3_unmask_gpio_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">asic3_gpio_irq_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_wake</span>	<span class="o">=</span> <span class="n">asic3_gpio_irq_set_wake</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">asic3_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ASIC3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>	<span class="o">=</span> <span class="n">asic3_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">asic3_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">asic3_unmask_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">asic3_irq_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_nr</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* turn on clock to IRQ controller */</span>
	<span class="n">clksel</span> <span class="o">|=</span> <span class="n">CLOCK_SEL_CX</span><span class="p">;</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">SEL</span><span class="p">),</span>
			     <span class="n">clksel</span><span class="p">);</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="n">ASIC3_NR_IRQS</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">ASIC3_NUM_GPIOS</span><span class="p">)</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic3_gpio_irq_chip</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic3_irq_chip</span><span class="p">);</span>

		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">asic</span><span class="p">);</span>
		<span class="n">irq_set_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQF_VALID</span> <span class="o">|</span> <span class="n">IRQF_PROBE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">INTR</span><span class="p">,</span> <span class="n">INT_MASK</span><span class="p">),</span>
			     <span class="n">ASIC3_INTMASK_GINTMASK</span><span class="p">);</span>

	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_nr</span><span class="p">,</span> <span class="n">asic3_irq_demux</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_nr</span><span class="p">,</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">);</span>
	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_nr</span><span class="p">,</span> <span class="n">asic</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_irq_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_base</span><span class="p">;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">irq_base</span> <span class="o">+</span> <span class="n">ASIC3_NR_IRQS</span><span class="p">;</span> <span class="n">irq</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_nr</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* GPIOs */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_direction</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
				<span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">out</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_MASK</span><span class="p">(</span><span class="n">offset</span><span class="p">),</span> <span class="n">out_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">;</span>

	<span class="n">asic</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="n">gpio_base</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_BASE</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_base</span> <span class="o">&gt;</span> <span class="n">ASIC3_GPIO_D_BASE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid base (0x%x) for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">gpio_base</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">out_reg</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_DIRECTION</span><span class="p">);</span>

	<span class="cm">/* Input is 0, Output is 1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">out</span><span class="p">)</span>
		<span class="n">out_reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">out_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_DIRECTION</span><span class="p">,</span> <span class="n">out_reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">asic3_gpio_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
				       <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">asic3_gpio_direction</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
			  <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_MASK</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">;</span>

	<span class="n">asic</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="n">gpio_base</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_BASE</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_base</span> <span class="o">&gt;</span> <span class="n">ASIC3_GPIO_D_BASE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid base (0x%x) for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">gpio_base</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">out_reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">;</span>

	<span class="n">asic</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>
	<span class="n">gpio_base</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_BASE</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio_base</span> <span class="o">&gt;</span> <span class="n">ASIC3_GPIO_D_BASE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid base (0x%x) for gpio %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">gpio_base</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_MASK</span><span class="p">(</span><span class="n">offset</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">out_reg</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_OUT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">out_reg</span> <span class="o">|=</span> <span class="n">mask</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">out_reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">gpio_base</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_OUT</span><span class="p">,</span> <span class="n">out_reg</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_to_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3</span><span class="p">,</span> <span class="n">gpio</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">__init</span> <span class="kt">int</span> <span class="nf">asic3_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				   <span class="n">u16</span> <span class="o">*</span><span class="n">gpio_config</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">u16</span> <span class="n">alt_reg</span><span class="p">[</span><span class="n">ASIC3_NUM_GPIO_BANKS</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">out_reg</span><span class="p">[</span><span class="n">ASIC3_NUM_GPIO_BANKS</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">dir_reg</span><span class="p">[</span><span class="n">ASIC3_NUM_GPIO_BANKS</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">alt_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ASIC3_NUM_GPIO_BANKS</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">out_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ASIC3_NUM_GPIO_BANKS</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">));</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">dir_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ASIC3_NUM_GPIO_BANKS</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u16</span><span class="p">));</span>

	<span class="cm">/* Enable all GPIOs */</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_GPIO_OFFSET</span><span class="p">(</span><span class="n">A</span><span class="p">,</span> <span class="n">MASK</span><span class="p">),</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_GPIO_OFFSET</span><span class="p">(</span><span class="n">B</span><span class="p">,</span> <span class="n">MASK</span><span class="p">),</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_GPIO_OFFSET</span><span class="p">(</span><span class="n">C</span><span class="p">,</span> <span class="n">MASK</span><span class="p">),</span> <span class="mh">0xffff</span><span class="p">);</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_GPIO_OFFSET</span><span class="p">(</span><span class="n">D</span><span class="p">,</span> <span class="n">MASK</span><span class="p">),</span> <span class="mh">0xffff</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">alt</span><span class="p">,</span> <span class="n">pin</span><span class="p">,</span> <span class="n">dir</span><span class="p">,</span> <span class="n">init</span><span class="p">,</span> <span class="n">bank_num</span><span class="p">,</span> <span class="n">bit_num</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">config</span> <span class="o">=</span> <span class="n">gpio_config</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">pin</span> <span class="o">=</span> <span class="n">ASIC3_CONFIG_GPIO_PIN</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
		<span class="n">alt</span> <span class="o">=</span> <span class="n">ASIC3_CONFIG_GPIO_ALT</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
		<span class="n">dir</span> <span class="o">=</span> <span class="n">ASIC3_CONFIG_GPIO_DIR</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>
		<span class="n">init</span> <span class="o">=</span> <span class="n">ASIC3_CONFIG_GPIO_INIT</span><span class="p">(</span><span class="n">config</span><span class="p">);</span>

		<span class="n">bank_num</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_BANK</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>
		<span class="n">bit_num</span> <span class="o">=</span> <span class="n">ASIC3_GPIO_TO_BIT</span><span class="p">(</span><span class="n">pin</span><span class="p">);</span>

		<span class="n">alt_reg</span><span class="p">[</span><span class="n">bank_num</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">alt</span> <span class="o">&lt;&lt;</span> <span class="n">bit_num</span><span class="p">);</span>
		<span class="n">out_reg</span><span class="p">[</span><span class="n">bank_num</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">init</span> <span class="o">&lt;&lt;</span> <span class="n">bit_num</span><span class="p">);</span>
		<span class="n">dir_reg</span><span class="p">[</span><span class="n">bank_num</span><span class="p">]</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dir</span> <span class="o">&lt;&lt;</span> <span class="n">bit_num</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ASIC3_NUM_GPIO_BANKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				     <span class="n">ASIC3_BANK_TO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span>
				     <span class="n">ASIC3_GPIO_DIRECTION</span><span class="p">,</span>
				     <span class="n">dir_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				     <span class="n">ASIC3_BANK_TO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span> <span class="n">ASIC3_GPIO_OUT</span><span class="p">,</span>
				     <span class="n">out_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span>
				     <span class="n">ASIC3_BANK_TO_BASE</span><span class="p">(</span><span class="n">i</span><span class="p">)</span> <span class="o">+</span>
				     <span class="n">ASIC3_GPIO_ALT_FUNCTION</span><span class="p">,</span>
				     <span class="n">alt_reg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_gpio_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">gpiochip_remove</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_clk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3_clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cdex</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cdex</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">CDEX</span><span class="p">));</span>
		<span class="n">cdex</span> <span class="o">|=</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">cdex</span><span class="p">;</span>
		<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">CDEX</span><span class="p">),</span> <span class="n">cdex</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_clk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">,</span> <span class="k">struct</span> <span class="n">asic3_clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cdex</span><span class="p">;</span>

	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">enabled</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cdex</span> <span class="o">=</span> <span class="n">asic3_read_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">CDEX</span><span class="p">));</span>
		<span class="n">cdex</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">cdex</span><span class="p">;</span>
		<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">CDEX</span><span class="p">),</span> <span class="n">cdex</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* MFD cells (SPI, PWM, LED, DS1WM, MMC) */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ds1wm_driver_data</span> <span class="n">ds1wm_pdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">active_high</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_recover_delay</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">ds1wm_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">ASIC3_OWM_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">ASIC3_OWM_BASE</span> <span class="o">+</span> <span class="mh">0x13</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">ASIC3_IRQ_OWM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">ASIC3_IRQ_OWM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span> <span class="o">|</span> <span class="n">IORESOURCE_IRQ_HIGHEDGE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ds1wm_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="cm">/* Turn on external clocks and the OWM clock */</span>
	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX0</span><span class="p">]);</span>
	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX1</span><span class="p">]);</span>
	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_OWM</span><span class="p">]);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Reset and enable DS1WM */</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">RESET</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_OWM_RESET</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">RESET</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_OWM_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_OWM_EN</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ds1wm_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_OWM_EN</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_OWM</span><span class="p">]);</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX0</span><span class="p">]);</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX1</span><span class="p">]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">asic3_cell_ds1wm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;ds1wm&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>        <span class="o">=</span> <span class="n">ds1wm_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>       <span class="o">=</span> <span class="n">ds1wm_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ds1wm_pdata</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pdata_size</span>    <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ds1wm_pdata</span><span class="p">),</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ds1wm_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resources</span>     <span class="o">=</span> <span class="n">ds1wm_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_mmc_pwr</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">tmio_core_mmc_pwr</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_mmc_clk_div</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">tmio_core_mmc_clk_div</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tmio_mmc_data</span> <span class="n">asic3_mmc_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">hclk</span>           <span class="o">=</span> <span class="mi">24576000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pwr</span>        <span class="o">=</span> <span class="n">asic3_mmc_pwr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_clk_div</span>    <span class="o">=</span> <span class="n">asic3_mmc_clk_div</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">asic3_mmc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">ASIC3_SD_CTRL_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="n">ASIC3_SD_CTRL_BASE</span> <span class="o">+</span> <span class="mh">0x3ff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>   <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_mmc_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="cm">/* Not sure if it must be done bit by bit, but leaving as-is */</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_LEVCD</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_LEVWP</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_SUSPEND</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_PCLR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX0</span><span class="p">]);</span>
	<span class="cm">/* CLK32 used for card detection and for interruption detection</span>
<span class="cm">	 * when HCLK is stopped.</span>
<span class="cm">	 */</span>
	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX1</span><span class="p">]);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* HCLK 24.576 MHz, BCLK 12.288 MHz: */</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">SEL</span><span class="p">),</span>
		<span class="n">CLOCK_SEL_CX</span> <span class="o">|</span> <span class="n">CLOCK_SEL_SD_HCLK_SEL</span><span class="p">);</span>

	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_SD_HOST</span><span class="p">]);</span>
	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_SD_BUS</span><span class="p">]);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_SD_MEM_ENABLE</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Enable SD card slot 3.3V power supply */</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_SDPWR</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* ASIC3_SD_CTRL_BASE assumes 32-bit addressing, TMIO is 16-bit */</span>
	<span class="n">tmio_core_mmc_enable</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span><span class="p">,</span> <span class="mi">1</span> <span class="o">-</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">,</span>
			     <span class="n">ASIC3_SD_CTRL_BASE</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_mmc_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="cm">/* Put in suspend mode */</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">SDHWCTRL</span><span class="p">,</span> <span class="n">SDCONF</span><span class="p">),</span>
			   <span class="n">ASIC3_SDHWCTRL_SUSPEND</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* Disable clocks */</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_SD_HOST</span><span class="p">]);</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_SD_BUS</span><span class="p">]);</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX0</span><span class="p">]);</span>
	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">ASIC3_CLOCK_EX1</span><span class="p">]);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">asic3_cell_mmc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;tmio-mmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>        <span class="o">=</span> <span class="n">asic3_mmc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>       <span class="o">=</span> <span class="n">asic3_mmc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>       <span class="o">=</span> <span class="n">asic3_mmc_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>        <span class="o">=</span> <span class="n">asic3_mmc_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">asic3_mmc_data</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pdata_size</span>    <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">asic3_mmc_data</span><span class="p">),</span>
	<span class="p">.</span><span class="n">num_resources</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">asic3_mmc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resources</span>     <span class="o">=</span> <span class="n">asic3_mmc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">clock_ledn</span><span class="p">[</span><span class="n">ASIC3_NUM_LEDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">ASIC3_CLOCK_LED0</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">ASIC3_CLOCK_LED1</span><span class="p">,</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">ASIC3_CLOCK_LED2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_leds_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">asic3_clk_enable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">clock_ledn</span><span class="p">[</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_leds_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">clock_ledn</span><span class="p">[</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">asic3_leds_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="o">*</span><span class="n">cell</span> <span class="o">=</span> <span class="n">mfd_get_cell</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">asic3_gpio_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">,</span> <span class="n">ASIC3_GPIO</span><span class="p">(</span><span class="n">C</span><span class="p">,</span> <span class="n">cell</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>

	<span class="n">asic3_clk_disable</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">[</span><span class="n">clock_ledn</span><span class="p">[</span><span class="n">cell</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]]);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mfd_cell</span> <span class="n">asic3_cell_leds</span><span class="p">[</span><span class="n">ASIC3_NUM_LEDS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;leds-asic3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>            <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">disable</span>       <span class="o">=</span> <span class="n">asic3_leds_disable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">suspend</span>       <span class="o">=</span> <span class="n">asic3_leds_suspend</span><span class="p">,</span>
		<span class="p">.</span><span class="n">resume</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;leds-asic3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>            <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">disable</span>       <span class="o">=</span> <span class="n">asic3_leds_disable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">suspend</span>       <span class="o">=</span> <span class="n">asic3_leds_suspend</span><span class="p">,</span>
		<span class="p">.</span><span class="n">resume</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>          <span class="o">=</span> <span class="s">&quot;leds-asic3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">id</span>            <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">disable</span>       <span class="o">=</span> <span class="n">asic3_leds_disable</span><span class="p">,</span>
		<span class="p">.</span><span class="n">suspend</span>       <span class="o">=</span> <span class="n">asic3_leds_suspend</span><span class="p">,</span>
		<span class="p">.</span><span class="n">resume</span>        <span class="o">=</span> <span class="n">asic3_leds_enable</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">asic3_mfd_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">asic3_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem_sdio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mem_sdio</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem_sdio</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no SDIO MEM resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no SDIO IRQ resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* DS1WM */</span>
	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
			   <span class="n">ASIC3_EXTCF_OWM_SMB</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">ds1wm_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">&gt;&gt;=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">;</span>
	<span class="n">ds1wm_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span>   <span class="o">&gt;&gt;=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">;</span>

	<span class="cm">/* MMC */</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">((</span><span class="n">ASIC3_SD_CONFIG_BASE</span> <span class="o">&gt;&gt;</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">)</span> <span class="o">+</span>
				 <span class="n">mem_sdio</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				 <span class="n">ASIC3_SD_CONFIG_SIZE</span> <span class="o">&gt;&gt;</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t ioremap SD_CONFIG</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">asic3_mmc_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">start</span> <span class="o">&gt;&gt;=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">;</span>
	<span class="n">asic3_mmc_resources</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">end</span>   <span class="o">&gt;&gt;=</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">clock_rate</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ds1wm_pdata</span><span class="p">.</span><span class="n">clock_rate</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">clock_rate</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">asic3_cell_ds1wm</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mem</span><span class="p">,</span> <span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mem_sdio</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">asic3_cell_mmc</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mem_sdio</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">leds</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ASIC3_NUM_LEDS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">asic3_cell_leds</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">platform_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">leds</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">asic3_cell_leds</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pdata_size</span> <span class="o">=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">leds</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">mfd_add_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			<span class="n">asic3_cell_leds</span><span class="p">,</span> <span class="n">ASIC3_NUM_LEDS</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

 <span class="nl">out:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_mfd_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">mfd_remove_devices</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">tmio_cnf</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Core */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">asic3_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">asic3_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">asic</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">asic3</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">asic</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;kzalloc failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">asic</span><span class="p">);</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no MEM resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t ioremap</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="cm">/* calculate bus shift from mem resource */</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">bus_shift</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">-</span> <span class="p">(</span><span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>

	<span class="n">clksel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">SEL</span><span class="p">),</span> <span class="n">clksel</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">asic3_irq_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t probe IRQs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">label</span> <span class="o">=</span> <span class="s">&quot;asic3&quot;</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_base</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">ASIC3_NUM_GPIOS</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">asic3_gpio_get</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">asic3_gpio_set</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">asic3_gpio_direction_input</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">asic3_gpio_direction_output</span><span class="p">;</span>
	<span class="n">asic</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">asic3_gpio_to_irq</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">asic3_gpio_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span>
			       <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_config</span><span class="p">,</span>
			       <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">gpio_config_num</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPIO probe failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Making a per-device copy is only needed for the</span>
<span class="cm">	 * theoretical case of multiple ASIC3s on one board:</span>
<span class="cm">	 */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">clocks</span><span class="p">,</span> <span class="n">asic3_clk_init</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">asic3_clk_init</span><span class="p">));</span>

	<span class="n">asic3_mfd_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pdata</span><span class="p">,</span> <span class="n">mem</span><span class="p">);</span>

	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
		<span class="p">(</span><span class="n">ASIC3_EXTCF_CF0_BUF_EN</span><span class="o">|</span><span class="n">ASIC3_EXTCF_CF0_PWAIT_EN</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ASIC3 Core driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">out_irq:</span>
	<span class="n">asic3_irq_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

 <span class="nl">out_unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="p">);</span>

 <span class="nl">out_free:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">asic</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">asic3_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">asic3</span> <span class="o">*</span><span class="n">asic</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">asic3_set_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">EXTCF</span><span class="p">,</span> <span class="n">SELECT</span><span class="p">),</span>
		<span class="p">(</span><span class="n">ASIC3_EXTCF_CF0_BUF_EN</span><span class="o">|</span><span class="n">ASIC3_EXTCF_CF0_PWAIT_EN</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">asic3_mfd_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">asic3_gpio_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">asic3_irq_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">asic3_write_register</span><span class="p">(</span><span class="n">asic</span><span class="p">,</span> <span class="n">ASIC3_OFFSET</span><span class="p">(</span><span class="n">CLOCK</span><span class="p">,</span> <span class="n">SEL</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">mapping</span><span class="p">);</span>

	<span class="n">kfree</span><span class="p">(</span><span class="n">asic</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">asic3_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">asic3_device_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;asic3&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">asic3_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">asic3_shutdown</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">asic3_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">asic3_device_driver</span><span class="p">,</span> <span class="n">asic3_probe</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">asic3_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
