{
  "id": "16",
  "stream": "electronics-and-communication-engineering",
  "packet": "2021",
  "year": "2021",
  "type": "MCQ",
  "key": "A\n \n0.5",
  "question_text": "Question 16 \n \n \n \n \nElectromagnetic Theory (1M)\nThe impedance matching network shown in the figure is to match a lossless line having characteristic \nimpedance \n0\n50\nZ\n =\n\u03a9\n  with a load impedance \nL\nZ\n . A quarter-wave line having a characteristic impedance\n1\n75\nZ\n =\n\u03a9\n  is connected to \nL\nZ\n . Two stubs having characteristic impedance of \n75\n \u03a9\n each are connected\nto this quarter-wave line. One is a short-circuited (S.C.) stub of length 0.25\n\u03bb\n  connected across PS and the \nother one is an open-circuited (O.C.) stub of length 0.5\n\u03bb\n  connected across QR.\n0.25\n\u03bb\nQ\nP\n1\n75\nZ\n =\n\u03a9\nL\nZ\n0\n50\nZ\n =\n\u03a9\n0.25\n\u03bb\nR\nS\nZ  = 75 \n1\n\u03a9\nS.C. stub.\nZ  = 75 \n1\n\u03a9\nO.C. stub.\n0.5\n\u03bb\nThe impedance matching is achieved when the real part of \nL\nZ\n  is\n(A) \n112.5\n \u03a9\n \n(B) \n75.0\n \u03a9\n \n(B) \n50.0\n \u03a9\n \n(D) \n33.3\n \u03a9",
  "answer_text": "A\n \n0.5",
  "explanation_text": "Sol.\n \nGiven :\nLossless line characteristic impedance \n0\n50\nZ\n =\n\u03a9\nOpen circuit stub characteristic impedance \n(\n)\n1\n75\noc\nZ\n=\n\u03a9\nShort circuit stub characteristic impedance \n(\n)\n1\n75\nsc\nZ\n=\n\u03a9\nMethod 1 :\nThe given arrangement of transmission line is shown below,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n22\n\nMain transmission\nline\n0.25\n\u03bb\nP\nQ\n0\n75\nZ\n =\n\u03a9\nL\nZ\n0\n50\nZ\n =\n\u03a9\n0.25\n\u03bb\nLine- 2\nR\nS\nZ  = 75 \n0\n\u03a9\nS.C. stub.\n0.5\n\u03bb\nZ  = 75 \n0\n\u03a9\nO.C. stub.\nLine - 3\nLine - 1\nHere, \n(\n)\n(\n)\n1\nL\nL\nLine\noc\nZ\nZ\n\u2212\n=\n= \u221e\n(\n)\n(\n)\n3\n0\nL\nL\nLine\nsc\nZ\nZ\n\u2212\n=\n=\nInput Impedance of \n2\n\u03bb\n  long line-1,\n(\n)\nLine-1\nLine-1\n2\nin\nL\nZ\nl\nZ\n\u03bb\n\uf0e9\n\uf0f9\n=\n=\n= \u221e\u2192\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nopen circuit\nThus total impedance at terminal QR is,\n(\n)\nLine-1\n||\n||\nZ\nQR\nL\nin\nL\nL\nZ\nZ\nZ\nZ\n=\n=\n\u221e=\nNow arrangement of Transmission Line becomes as,\nMain transmission\nline\n0.25\n\u03bb\nP\nQ\nL\nZ\n0\n50\nZ\n =\n\u03a9\n0\n75\nZ\n =\n\u03a9\n0.25\n\u03bb\nLine- 2\nS\nZ  = 75 \n0\n\u03a9\nS.C. stub.\nR\nLine - 3\n(Z  = 0)\nL\nThus Input Impedance of line 2 is,\n2\n2\n0\nZ\nZ\nl\nZ\nZ\n\u03bb\n\uf0e9\n\uf0f9\n=\n=\n=\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n75\n4\nin\nL\nL\n\nLine-2\nInput Impedance of Line 3 is,\n2\n2\n0\n\u03bb\n\uf0e9\n\uf0f9\n=\n=\n=\n= \u221e\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nZ\nZ\nl\nZ\n\u2212\n75\n4\n0\nin\nL\nLine\n(\n)\nLine-3\n3\nThus total impedance at terminal \nPS \nis,\n(\n)\n(\n)\n2\n3\n||\nPS\nin\nin\nLine\nLine\nZ\nZ\nZ\n\u2212\n\u2212\n=\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n23\n\n2\n2\n75\n75\n||\nPS\nL\nL\nZ\nZ\nZ\n\uf0e6\n\uf0f6\n=\n\u221e=\n \uf0e7\n\uf0f7\n\uf0e8\n\uf0f8\n\nNow Transmission Line arrangement becomes as-\nMain transmission line\n2\n75\nPS\nL\nZ\nZ\n=\n0\n50\nZ\n =\n\u03a9\nHence \nPS\nZ\n work as load for main Transmission line.\nFor matching of main Transmission line with load \n(\n)\nPS\nZ\n,\nPS\no\nZ\nZ\n=\n2\n75\n50\n2\n75\n112.5\n50\nL\nZ\n =\n=\n\u03a9\nL\nZ\n=\n\uf0de\n\nHence, the correct option is (A)\nMethod 2 : \n \nFrom given arrangement, it is clear that,\n\u03bb\n\uf0e9\n\uf0f9\n=\n=\n= \u221e\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\n(\n)\n1\n1\n2\nLine\nin\nL\nLine\nZ\nl\nZ\n\u2212\n\u2212\n2\n2\n0\n0\n\u03bb\n\uf0e9\n\uf0f9\n=\n=\n=\n= \u221e\n\uf0ea\n\uf0fa\n\uf0eb\n\uf0fb\nZ\nZ\nZ\nl\nZ\n\u2212\n\u2212\n(\n)\n3\n3\n4\n0\nin\nLine\nL\nLine\nSo, input impedance of both line-1 and line-3 are \n\u221e\n (i.e. open circuit) so it does not make any effect on \nmain transmission line, so given transmission line configuration becomes as,\nMain transmission\n0.25\n\u03bb\nP\nQ\nline\nL\nZ\n0\n50\nZ\n =\n\u03a9\n0\n75\nZ\n =\n\u03a9\nR\nS\n(\n)\nin\nZ\nPS\nThus Input Impedance at terminal PS is,\n2\n2\n0\n75\nZ\nZ\nZ\nZ\n=\n=\n\u03a9\n(\n)\nin\nPS\nL\nL\nSo \n(\n)\nin\nPS\nZ\nwork as load for main transmission line so arrangement of transmission line becomes as,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n24\n\nMain transmission line \nP\n(\n)\nLoad\nin\nPS\nZ\n=\n0\n50\nZ\n =\n\u03a9\nS\nHence \n(\n)\nin\nPS\nZ\n work as load for main Transmission line so the condition, for matching the main\nTransmission line with load \n(\n)\nin\nPS\nZ\n is\n(\n)\n0\nin\nPS\nZ\nZ\n=\n2\n75\n50\n\nL\nZ\n=\n2\n75\n112.5\n50\nL\nZ\n =\n=\n\u03a9\n\nHence, the correct option is (A) \nQuestion 17 \n \n \n \n \n \nNetwork Theory (1M)\n \n \nConsider the circuit shown in figure.\n3\n\u03a9\n2\n\u03a9\n5\n\u0391\n7\n\u03a9\nQ\nP\nI\n6\n\u03a9\n2\n\u03a9\nThe current \nI\n flowing through the \n7\n\u03a9\n resistor between \nP\n and \nQ \n(Round off to 1 decimal places) is\n_______.\nSol.\n \nGiven circuit is shown below,\nA\n2\n\u03a9\n3\n\u03a9\n5 A\n7\n\u03a9\nP\nQ\nI\n6\n\u03a9\n2\n\u03a9\nA\nRe-arrange the above circuit as shown below,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n25\n\n5 A\nParallel form of\n3 || 6 = 2 \n\u03a9\nParallel form of\n2 || 2 = 1 \n\u03a9\n2\n\u03a9\n3\n\u03a9\nA\nP\nQ\n2\n\u03a9\n6\n\u03a9\nA\n7\n\u03a9\nI\nNow above circuit reduces as,\n5 A\n1\n\u03a9\n2\n\u03a9\nQ\nA\nP\n7\n\u03a9\nAbove circuit can be re-arranged as,\nA\nI\n9\n\u03a9\n1\n\u03a9\n5 A\nQ\nApply current divider rule\n5 1\n5\n0.5A\n1 9\n10\nI\n\u00d7\n=\n=\n=\n+\nHence, the correct answer is 0.5 A. \nQuestion 18 \n \n \n \n \nControl Systems (1M)\n \n \nThe complete Nyquist plot of the open loop transfer function \n( )\n( )\nG s H s\n  of a feedback control system\nshown in figure,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n26\n\nj\nGH\nIm\nG s H s\n( ) ( ) - plane\nRe \nGH\n0\n( 1, 0)\nj\n\u2212\nIf \n( )\n( )\nG s H s\n  has one zero in right half of the s-plane, the number of poles that, the closed loop system\nwill have in right half of \ns\n-plane is  \n \n(A) 0 \n(B) 1 \n(C) 4 \n(D) 3 \nAns. \nD (According to IIT Bombay Answer is D) \nSol. \nGiven Nyquist plot of \nG\n(\ns\n)\nH\n(\ns\n) is shown below\nj\nGH\nIm\nG s H s\n( ) ( ) - plane\nRe \nGH\n0\n( 1, 0)\nj\n\u2212\nCase 1 : \n \n \nHere, \nG\n(\ns\n)\nH\n(\ns\n) has one zero in the right half of s-plane i.e. \n1\nZ\n =\n . \n \nAccording to principle of argument \n \n \nN\nP\nZ\n=\n\u2212\n (Anti clockwise direction) \n \n\u2026(i) \n \nWhere, \n \n \nN\n = Number of encirclements of Nyquist plot of \nG\n(\ns\n)\nH\n(\ns\n) about origin in anti-clockwise direction \n \n \nP \n= Number of poles of \nG\n(\ns\n)\nH\n(\ns\n) in right half of s-plane. \n \n \nZ\n = Number of zeros of \nG\n(\ns\n)\nH\n(\ns\n) in right half of s-plane. \n \nHere, \n2\nN\n = \u2212\n (anti clockwise direction) \n \n \n1\nZ\n =\n  \n \nFrom equation (i)\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n27\n\n2\n1\nP\n\u2212=\n\u2212\n \n \n \nP\n = \u20131 \n \n \n \n\u2026(ii) \n \nSo, poles cannot be negative in numbers so no more further discussion on this. \n \nCase 2 :\n If we assume Nyquist contour in anti clockwise direction then according to principle of argument \n \n \nN\nP\nZ\n=\n\u2212\n (Clockwise direction) \n \n\u2026(iii) \n \nWhere, \n \n \nN\n = Number of encirclements of Nyquist plot of \nG\n(\ns\n)\nH\n(\ns\n) about origin in clockwise direction \n \n \nP \n= Number of poles of \nG\n(\ns\n)\nH\n(\ns\n) in right half of s-plane. \n \n \nZ\n = Number of zeros of \nG\n(\ns\n)\nH\n(\ns\n) in right half of s-plane. \n \nHere, \n2\nN\n =\n (Clockwise direction) \n \n \n1\nZ\n =\n  \n \nFrom equation (iii) \n \n \n2\n1\nP\n=\n\u2212\n \n \n \nP\n = 3 \n \n \n \n\u2026(iv) \n \nAccording to Nyquist stability criteria \n \n \nN\nP\nZ\n=\n\u2212\n(Anti clockwise direction) \n \n\u2026(v) \n \nWhere, \nN\n = Number of encirclements about \n( 1\n0 )\nj\n\u2212+\n in clockwise direction \n \n \nZ\n = Number of closed loop poles in right half of s-plane. \n \n \nP\n = Number of open loop poles or poles of \nG\n(\ns\n)\nH\n(\ns\n) in right half of s-plane. \n \nFrom given Nyquist plot number of encirclements about \n( 1\n0 )\nj\n\u2212+\n is\n1 1\n0\nN\n = \u2212=\n  \n \nUsing equation (v) \n \n \n0\nP\nZ\n=\n\u2212\n \n \n \nZ\nP\n=\n \n \n \n3\nZ\n =\n  \n \n \nSo here number of poles in right half of s-plane is 3. \n \nHence, the correct option is (D). \nQuestion 19 \n \n \n \n \nDigital Electronics (1M) \n \nAn 8-bit unipolar (all analog output values are positive) digital-to-analog converter (DAC) has a full-scale \nvoltage range from 0 V to 7.68 V. If the digital input code is 10010110 (the leftmost bit is MSB), then the \nanalog output voltage of the DAC (rounded off to one decimal place) is ___________V. \nAns. \n4.51 \nSol.\n \nGiven : \nNumber of bits, \n8,\nn\n =\n \n \nFull scale voltage, \n7.68\nFS\nV\n=\nDigital input \ndecimal\n2\n10\n(10010110)\n(150)\n=\n\u23af\u23af\u23af\u2192\nDAC\n8-bit\ninput\nOutput\nThus, analog output from 8 bit unipolar DAC is,\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n28\n\nout\n(Resolution) (Decimal equivalent of digital input)\nV\n=\n\u00d7\nFS\nn\nV\nV\n\uf0e6\n\uf0f6\n\uf0e6\n\uf0f6\n=\n\u00d7\n=\n\u00d7\n=\n\uf0e7\n\uf0f7\n\uf0e7\n\uf0f7\n\u2212\n\u2212\n\uf0e8\n\uf0f8\n\uf0e8\n\uf0f8\nout\n8\n7.68\n150\n150\n4.517 Volt\n2\n1\n2\n1\nHence, the analog output voltage of the 8 bit unipolar DAC is 4.517 Volt \nQuestion 20 \n \n \n \n \nDigital Electronics (2M) \n \nThe propagation delays of the XOR gate, AND gate and multiplexer (MUX) in the circuit shown in the \nfigure are 4 ns, 2 ns and 1 ns, respectively.\nP\n0\nQ\nMUX\nY\n0\n1\nMUX\n0\nS\nR\n1\n0\nS\nS\nT\nIf all the inputs P, Q, R, S and T are applied simultaneously and held constant, the maximum propagation \ndelay of the circuit is \n \n(A) 3 ns \n(B) 5 ns \n(C) 6 ns \n(D) 7 ns \nAns. \nC \nSol.\n \nGiven\n \n:\n   \n \nDelay of \nXOR\nate = 4ns\ng\n  \n \nDelay of \nAND gate \n2ns\n=\n  \n \nDelay of \nMUX 1ns\n=\n \n \nCase 1 :\nAssuming \n0\nT\n =\n then selection line of MUX \n0\n0\nS\n =\n, so that MUX input \u20180\u2019 get enable so path followed\nby signal in the given circuit is shown by dotted lines as,\nCase 1\nP\n0\nMUX\n2 1\n\u00d7\n(2)\nQ\nY\n0\n1\nMUX\n2 1\n\u00d7\n(1)\n0\nS\nR\n1\n0\nS\nS\n0\nT\n =\n\n\nGATE 2021 \n [Afternoon Session]\nElectronics & Communication Engineering\nPAGE\n29\n\nSo total propagation delay \n1\n\u03c4\n  from input to output is,\n(\n) (\n)\n1\nPropagation delay of AND gate\nPropagation delay of MUX-2\n\u03c4 =\n+\n1\n2\n1\n3\nns\nns\nns\n\u03c4 =\n+\n=\nHence MUX input \n'0'\n get enable then propagation delay of given circuit \n1\n3\nns\n\u03c4 =\nCase 2 :\nAssuming \n1\nT\n =\n  then selection line of MUX is \n0\n1\nS\n =\n , so that MUX input \u20181\u2019 get enable so path\nfollowed by signal in the given circuit is shown by dotted lines as,\nP\n0\nMUX\n2 1\n\u00d7\n(2)\nQ\nY\n0\n1\nMUX\n0\nS\n2 1\n\u00d7\n(1)\nR\n1\n0\nS\nS\nCase 2\n1\nT\n =\nSo total propagation delay \n2\n\u03c4\n  from input to output is,\n(\n) (\n)\n(\n) (\n)\n2\nPropagation delay of AND gate\nPropagation delay of MUX-1\n\n\u03c4 =\n+\n+\n+\n\nPropagation delay of AND gate\nPropagation delay of MUX-2\n2\n2\n1\n2\n1\n6\nns\nns\nns\nns\nns\n\u03c4 =\n+\n+\n+\n=\nHence MUX input \n'1'\n  get enable then propagation delay of given circuit \n2\n6\nns\n\u03c4 =\nHence maximum delay of circuit is \n(\n)\n1\n2\nMAX\n,\n\u03c4 \u03c4\n(\n)\nMAX 3ns,6ns\n6ns\n=\n=\nHence, the correct option is (C)."
}