
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1217 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/pa.fromNetlist.tcl
# create_project -name experiment4 -dir "C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/planAhead_run_1" -part xc3s100ecp132-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/exp4.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "exp4.ucf" [current_fileset -constrset]
Adding file 'C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/exp4.ucf' to fileset 'constrs_1'
# add_files [list {exp4.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s100ecp132-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design exp4.ngc ...
WARNING:NetListWriters:298 - No output is written to exp4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt10k_cmp_gt0000_lut<11
   : 0> on block exp4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1_cmp_gt0000_lut<11 :
   0> on block exp4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus XLXI_1/Mcompar_cnt1k_cmp_gt0000_lut<11 :
   0> on block exp4 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file exp4.edif ...
ngc2edif: Total memory usage is 84436 kilobytes

Parsing EDIF File [./planAhead_run_1/experiment4.data/cache/exp4_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/experiment4.data/cache/exp4_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'exp4' is not ideal for floorplanning, since the cellview 'exp4' defined in file 'exp4.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/cp132/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/exp4.ucf]
Finished Parsing UCF File [C:/Users/rjuan/Desktop/ISEProjects/lab6/experiment4/exp4.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 0a0e62d4
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 563.180 ; gain = 121.488
startgroup
set_property package_pin N3 [get_ports {Din[7]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {Din[6]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {Din[5]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {Din[4]}]
endgroup
startgroup
set_property package_pin B4 [get_ports {Din[3]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {Din[2]}]
endgroup
startgroup
set_property package_pin L3 [get_ports {Din[1]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Din[0]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {anO[3]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {anO[2]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {anO[1]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {anO[0]}]
endgroup
startgroup
set_property package_pin N13 [get_ports {sseg[7]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {sseg[6]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {sseg[5]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {sseg[4]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {sseg[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {sseg[2]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {sseg[1]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {sseg[0]}]
endgroup
startgroup
set_property package_pin B8 [get_ports CLK]
endgroup
startgroup
set_property package_pin A7 [get_ports En]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Mar 01 21:43:41 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
