---
title: "G76-0299 - Â© SEMI 1999 7..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G76-0299 - Â© SEMI 1999 7..."
sidebar_position: 130
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-130.pdf'
  chapter: 130
  page_count: 50
---

import PdfDownloadCard from '@site/src/components/PdfDownloadCard';
import PdfSplitView from '@site/src/components/PdfSplitView';

<PdfDownloadCard
  pdfLink="/pdfs/semi/130.pdf"
  pdfSize="N/A"
  title="G76-0299 - Â© SEMI 1999 7..."
  description="SEMIæ ‡å‡†æ–‡æ¡£"
/>

---

## ðŸ“– å¹¶æŽ’æŸ¥çœ‹ï¼šMarkdownæ–‡æœ¬ + PDFåŽŸæ–‡æ¡£

<PdfSplitView pdfPath="/pdfs/semi/130.pdf">

---
title: "G76-0299 - Â© SEMI 1999 7..."
description: "SEMIæ ‡å‡†æ–‡æ¡£"
sidebar_label: "G76-0299 - Â© SEMI 1999 7..."
sidebar_position: 130
tags: ['SEMI', 'Standard']
custom_props:
  source_type: 'pdf'
  source_file: 'semi-chapter-130.pdf'
  chapter: 130
  page_count: 50
---



&lt;!-- Page 1 --&gt;

SEMI G76-0299 Â© SEMI 19997 Figure 3Electrodes for Measurement of Volume Resistivity 8.6.2 Surface Resistivity(1) Equipment  Use the same equipment as inSection 8.6.1.(2) Material  Use the same material as in Section8.6.1.(3) Measurement  To measure SurfaceResistance in normal conditions, use the samemethod as described in Section 8.6.1.(4) Calculation  Use the equation below. )(0Î©=DPRss Where s is Surface Resistance, Rs is resistancevalue, P is the actual circumference length of theguarded electrode, and D0 is the distance betweenthe main electrode and the guard electrode. 8.6.3 Insulation Resistance(1) Equipment (a) Resistance Meter  Use the sameequipment as in Section 8.6.2.(b) Direct Current  Use a stabilized directpower supply that can apply a stable 100Â± 5V to the sample.(c) Environmental Test Chamber  Use anoven with terminal connectors on theoutside which can maintain humidity at3085 Â± 5Â°C and 6090 Â± 5% R.H.(2) Material  Using the TCP polyimide adhesivetape as received from the vendor, laminate andcure it according to the method described inSection 8.2.(3) Measurement(a) Normal Condition  Apply direct voltageof 100 Â± 5V to the sample and maintainfor 1 minute. Keeping the voltage applied,measure the insulation resistance.(b) High Temperature, High Humidity After keeping the sample under 85 Â± 5Â°Cand 85 Â± 5% R.H. for 24 Â± 4 hours,

&lt;!-- Page 2 --&gt;

SEMI G76-0299 Â© SEMI 1999 8 perform the same measurement as inSection 8.6.3, (3)(a).(c) High Temperature, High Humidity, UnderBias  After keeping the sample under85 Â± 5Â°C and 85 Â± 5% R.H. for 24 Â± 4hours, apply direct voltage of 100 Â± 5Vand perform the same measurement as inSection 8.6.3, (3)(a). After this, follow themethods and conditions defined by thereceiving parties. 8.6.4 Inter-Layer Voltage Resistance(1) Equipment  Use the equipment whichconforms to JIS C-2110, Section 6.2 orsimilar.(2) Material  Use the same material prepared bythe same method as in Section 8.6.1, (2).(3) Measurement  To measure in normalconditions, perform the following steps: UsingDC voltage, or a sine wave AC with 50 or 60Hz frequency, apply 500V to the sample.Increase the applied voltage up to the definedvoltage over 5 seconds, maintain it for 1minute and determine whether there has beenany mechanical damage, flash-over, spark-over, insulation breakdown or otherabnormality. 8.6.5 Relative Permittivity and Dielectric DissipationFactor(1) Equipment(a) Power Source (see Figure 4 - S)  Use asource which can emit a frequency of 1MHz, has a sine wave with less than 5%distortion factor, can give a stable flow ofthe define voltage to the sample, and haveelectro-static and magnetic shielding toprevent direct coupling between the powersource and bridge.(b) Shielded Transformer (see Figure 4 - T1 ) Use a transformer with which thepower source internal impedance and thebridge impedance can be adjusted, andone where the winding on the bridgeinside the transformer is shielded with agrounded conductor.(c) Ratio Arm (see Figure 4 - T2)  Use aratio arm with a winding ratio of 1:1(tolerance of less than 0.2%). Make a non-inductive connection of the primarywinding and secondary winding of atransformer with as little leakage inductance and winding resistance.Ground the connection point as shown inFigure 4 - e, and connect the other 2terminals to l and r to make it unbalanced.(d) Variable Capacitor (see Figure 4 - Cs1 ,Cs 2 )  Use two air capacitors with guardsthat have a capacity of approximately 200pF, one being the standard capacitor Cs 1and the other being the measuringcapacitor Cs2, and insert parallel with thesample Cx.(e) Conductance Shifter (see Figure 4 - g) Insert a resistor with a constantconductance in between m and d in Figure4, where the resistance between l and mcan be changed between 1000 Î©, and theresistance between m and r can bechanged between 100200 Î©.(f) Balance Detector (see Figure 4 - g)  Usea balance detector which responds only tothe power source voltage base plate usedin the bridge.(2) Material  Prepare the samples according tothe method described in Section 8.6.1, (3). UseFigure 3 for the shape of the electrode.(3) Measurement  Use the following to measureunder normal conditions: Measure thethickness of the samples in units of 1 m, andmeasure the inner diameter of the gap in thecircular upper electrode in units of 0.05 mm.Also, confirm that the circular gap between themain electrode and the guard electrode is 1 Â±0.1 mm. Connect the sample at position Cx,and by adjusting the measuring capacitor Cs2and the conductance shifter, with the bridgebalanced, measure the standard capacitor Cs1value and the measuring capacitor Cs2 value,the resistance value between conductanceshifter m and d, and the resistance valuebetween m and r. The measuring frequency is1 MHz.(4) Calculation  Use the equation below.(a) Relative Permittivity )(0Î©=CCxr Where Cx is the difference in thecapacitance values of standard capacitor Cs1and measuring capacitor Cs 2 (when the

&lt;!-- Page 3 --&gt;

SEMI G76-0299 Â© SEMI 19999 bridge is balanced, and C0 is the electrostaticcapacity where r = 1 calculated from themain electrode area and sample thicknessaccording to the following formula): trC6.3 20 = (b) Dielectric Dissipation Factor fCxGx 2tan = 100SGGx = Where Gx is the sample conductance, G isthe conductance between m and d, S is theresistance value between m and r, S/100 isthe resistance factor, f is the measuring frequency, and  is pi. Figure 4Measurement Circuit for Relative Permittivity andDielectric Dissipation Factor 8.7 Other Tests8.7.1 Heat Resistance(1) Equipment(a) Solder  Use Standard H60A or H63Aunder JIS Z-3282.(b) Solder Bath  A vessel with a depth ofmore than 50 mm to hold the solder atbetween 200300Â°C and can be adjustedÂ± 3Â°C.(1) Material  Using the TCP polyimide adhesivetape as received from the vendor, laminate and cure it according to the method described inSection 8.2. Cut into 25 mm squares forsamples.(2) Preparation  Keep in 105 Â± 5Â°C oven for 1hour.(3) Test  After preparation, quickly place in 260Â± 5Â°C solder bath and let float for 5 +1-0 seconds.Perform visual check for swelling. 8.7.2 Water Absorption Test(1) Equipment(a) Scale  Use a scale that can measure in1 mg units.(b) Vessel  Use a vessel in which thesamples can be totally immersed.(c) Dessicator  Use a dessicator whichallows samples heated to 80Â°C to cooloff.(1) Material  Using the TCP polyimideadhesive tape as received from the vendor,laminate and cure it according to the methoddescribed in Section 8.2. In addition, removeall copper foil by etching, and dry for 30minutes at 80 Â± 5Â°C. Cool in the dessicator,and use samples cut into length 500 Â± 5 mm,and width 20 Â± 1 mm. Depending on theshape of the vessel to be used forimmersion, it is feasible to several pieces ofa suitable length.(2) Test  Weigh the sample in increments of 1mg. Place sample in 23 Â± 2Â°C distilled water.After 24 Â± 1 hours, wipe off water andmeasure sample again in increments of 1 mg.(3) Calculation  Use the following formula: (%)100212 WWW Where W 1 and W 2 are the weight before andafter immersion respectively. 8.7.3 Heat Shrinkage  Use the standard value of thebase film and the various values for measuringconditions.(1) Equipment  Use a measuring device withoptical equipment which can read with atleast 5/100,000 (0.005%) precision.(2) Material  Mark three places along thewidth on a sample with size larger than 50mm square.

&lt;!-- Page 4 --&gt;

SEMI G76-0299 Â© SEMI 1999 10 (3) Preparation  Place for more than 1 hour ina managed environment of roomtemperature Â± 2Â°C, Â± 5% R.H.(4) Measuring Method Before Heating Measure the distance between the markswith the equipment (1) on a sample that hasbeen prepared according to (3) above.(5) Heating  Keep the samples in an oven at200 Â± 3Â°C for more than an hour, makingsure that it is not effected from the outside.(6) After-Processing  Leave sample for morethan 1 hour in the conditions described in (3)above.(7) Measuring Method After Heating  Use thesame method as (4) above.(8) Calculation  Use the following formula,where L 1 is the dimension from (4), and L 2is the dimension from (7): (%)100121 LLL 8.7.4 Coefficient of Thermal Expansion  Use thestandard value of the base film and the various valuesfor measuring conditions.(1) Equipment  Use TMA equipment.(2) Material  Prepare sample with width of 3mm and length of more than 15 mm.(3) Preparation  To remove the effects ofthermal shrinkage and moisture, heat atmore than 300Â°C for 30 minutes.(4) Measuring Method  With a sample that hasbeen prepared according to (3) above,measure the stretching in the sample on aTMA, in the range between roomtemperature and 300Â°C, raising thetemperature at less than 20Â°C/min.(5) Calculation  Use the following formula,reading a gradient from an arbitrary scope,within the area between room temperatureand 200Â°C (i.e., 50200Â°C, 100200Â°C): )(6100)01(001 ppmTTLLL  Where T 0 and T1 are the temperatures in thearea for Linear Expansion, L 0 is the lengthof the sample at T0 (Â°C) and L 1 is the lengthof the sample at T1 (Â°C). 8.7.5 Tensile Strength, Elongation  Use the standardvalue of the base film and the various values formeasuring conditions.(1) Equipment  Use a pull strength meter andrecorder.(2) Material  Use samples with a width ofmore than 10 mm and length ofapproximately 200 mm. The samples shouldbe 3 pieces taken from the beginning,middle and end of the roll.(3) Measuring Method  After measuring thewidth of the sample, fix it in the pullstrength meter. Use a clamping distance ofapproximately 100 mm to test pull strength.Measure the pull load and stretch at point ofbreakage.(4) Calculation  After measuring the pullstrength and elasticity of each sample,calculate the average of each. 8.7.6 Flammability(1) Equipment(a) Sample box or draft chamber which canmaintain calm conditions.(b) Test stand and clamp.(c) Bunsen burner with pipe length ofapproximately 100 mm, aperturediameter of 9.5 Â± 0.5 mm, using methanegas or natural gas with a heat generationvolume of approximately 37 MJ/m3.(d) Stop-watch or timer.(e) Sheet of absorbent cotton 50 mm squarewith a maximum natural thickness of 6.4mm.(f) A dessicator with dehydrated hydratedcalcium.(g) A test oven which can maintain atemperature of 23 Â± 2Â°C and R.H. of 50Â± 5%.(h) A test oven which can maintain atemperature of 70 Â± 1Â°C.(i) A pole with a diameter of 13 Â± 5 mm.(2) Material  Using the TCP polyimideadhesive tape as received from the vendor,laminate and cure it according to the methoddescribed in Section 8.2. In addition, removeall copper foil by etching, and dry for 30minutes at 80 Â± 5Â°C. As shown in Figure 5,

&lt;!-- Page 5 --&gt;

SEMI G76-0299 Â© SEMI 199911 use a sample with a length of 200 mm andwidth of 50 mm, and mark a line in the TDdirection at 125 mm from the bottom. Withthe mark line facing outward, wrap thesample around the pole and hold in placewith tape within 76 mm about the mark line.Remove the pole to leave a tube of thesample. Prepare 2 groups of 5 pieces each.(3) Preparation  Leave one group of samplesin normal condition for 48 hours. Heat theother group at 70 Â± 1Â°C for 168 hours, placethem in the dessicator with dehydratedhydrated calcium and keep for more than 4hours at 23Â°C.(4) Test  Perform the following test on thetwo groups of samples prepared as describedin Section 8.7.6, (3) above:(a) As shown in Figure 6, fix the sampleperpendicular in the ring stand with theclamps, with the tip of the burner 10mm below the edge of the sample, andthe absorbent cotton placed horizontalat 300 mm below the edge.(b) Light the burner away from the sample,and adjust to a blue flame of 20 Â± 1 mmlong. Keeping the length at 20 Â± 1 mm,make sure there is no yellow flame atthe tip.(c) Apply the flame to the center of the edgeof the sample for 3 seconds. Thenremove the flame to more than 150 mmaway, and record the flaming time.When the flame burns out, apply theflame to the edge of the sample for 3seconds and pull away again. Measurethe flaming time it takes to reach theclamp as well as the glowing time.Also, record whether the absorbentcotton has caught fire or not. Whenthere are molten particles or burningmaterial drippings from the sample, it isacceptable to tip the burner 45Â° andmove the flame from the bottom edge toavoid material dripping on the burner.In this case, the distance from thebottom edge of the sample to the tip ofthe burner should still be 10 mm.(5) Items to Record(a) Flaming time after the first and secondapplication. (b) Sum of flaming and glowing time aftersecond application.(c) Flaming or glowing up to the clamp or markline.(d) Existence of dripping material which causedthe absorbent cotton to burn. 8.8 Test for External Defects8.8.1 MD Curl(1) Equipment  Use a scale that measures atleast 1 mm increments.(2) Material  Cut a section of more than 30cm, but less than 100 cm in length of TCPpolyimide adhesive tape as received.(3) Measurement  As shown in Figure 7,remove the cover film, place on a flat surfacefor more than 12 hours and measure thehighest point on the tape from the flat surfacein the MD direction. 8.8.2 TD Curl(1) Equipment(a) A scale that measures at least 1 mmincrements.(b) A square block with a base with a lengthof more than 15 cm and width of 2 cm,and a weight of more than 500 g.(2) Material  Cut a section of more than 15cm, but less than 30 cm in length of TCPpolyimide adhesive tape as received.(3) Measurement(a) Remove the cover film and place on a flatsurface for more than 12 hours.(b) Use the block to hold down the sampletape on the edge without adhesive. Thespace held down should be more than 2mm in from the edge, but before theadhesive material.(c) As shown in Figure 8, on the opposite sideof the tape for the block, measure thehighest point from the flat surface. 8.8.3 Wakame(1) Equipment  Use a scale that measures atleast 1 mm increments.(2) Material  Cut a section of more than 30cm, but less than 100 cm in length of TCPpolyimide adhesive tape as received.

&lt;!-- Page 6 --&gt;

SEMI G76-0299 Â© SEMI 1999 12 (3) Measurement  As shown in Figure 9, placeon a flat surface for more than 12 hours andcalculate the number of points off the flatsurface less than 2 mm high. 8.8.4 Camber(1) Equipment  Use a scale that measures atleast 1 mm increments.(2) Material  Cut a section of more than 30cm, but less than 100 cm in length of TCPpolyimide adhesive tape as received.(3) Measurement  As shown in Figure 10,connect corners of the tape in a straight line,and measure the deviation from the line tothe edge of the tape at the center. 8.8.5 Twist(1) Equipment  Use a protractor that measuresat least 1 degree increments.(2) Material  Cut a section of 1 meter inlength of TCP polyimide adhesive tape asreceived.(3) Measurement  Hang the tape verticallyand measure the angle of twist of the bottomedge as opposed to the top edge. 8.8.6 Defects(1) Equipment  Use a 10 power magnifyingglass or naked eye.(2) Material  Use TCP polyimide adhesivetape as received. The length should bedetermined between the user and supplier.(3) Measurement  Perform a check on defectsagainst a limit sample determined by theuser and supplier. Unless otherwisespecified, the "Admixture MeasurementTable" from the JIS P-8101 standard(Finance Ministry Printing Press) isrecommended. 9. Product LabelingNote the following items on the product label:(1) Type Name(2) Product Width(3) Product Length(4) Lot Number 10. Packing and Package Labeling10.1 Packing  Pack the product with sufficientpacking material to prevent any effects from externalimpact, moisture, etc.10.2 Package Label  Note the following items onthe packaging label:(1) Product Name(2) Type Name(3) Manufacturer's Name(4) Product Width(5) Product Length(6) Lot Number(7) Storage Conditions 11. Related Documents11.1 JIS StandardsC-6471  Test Method of Copper-Clad LaminatesFlexible Printed Wiring BoardsK-6911  Testing Methods for Thermosetting PlasticsK-7209  Testing Methods for Water and BoilingWater Absorption of PlasticsP-8145  Testing Method of Dirt in Paper andPaperboardP-8208  Method of Testing Dirt, Sheaves and Specksof Paper Pulp 11.2 ASTM Standards2D-150  Standard Test Methods for A-C LossCharacteristics and Permittivity (Dielectric Constant) ofSolid Electrical Insulating MaterialsD-257  Standard Test Methods for D-C Resistance orConductance of Insulating MaterialsD-570  Standard Test Methods for Water Absorptionof PlasticsD-638  Test for Tensile Properties of PlasticsD-1825  Standard Practice for Etching and CleaningCopper-Clad Electrical Insulating Materials andThermosetting Laminates for Electrical Testing 2 American Society for Testing Materials, 100 Barr Harbor Drive,West Conshohoken, PA 19428-2959

&lt;!-- Page 7 --&gt;

SEMI G76-0299 Â© SEMI 199913 11.3 IEC Standards3249-1  Base Materials for Printed Circuits, Part 1: Test Methods326-2  Printed Boards, Part 2: Test Methods674-2  Specification for Plastic Films for Electrical Purposes, Part 2: Method of Test 11.4 UL Standard494-1991  Standard for Flammability Tests of Plastic Materials for Parts in Devices and Appliances Figure 5Test Specimen for Flammability 3 International Electrotechnical Commission, 3, rue de Varemb, P.O. Box 131, CH-1211 Geneva 20, Switzerland4 Underwriters Laboratories, 333 Pfingsten Road, Northbrook, IL 60062-2096

&lt;!-- Page 8 --&gt;

SEMI G76-0299 Â© SEMI 1999 14 Figure 6Measurement of Flammability Figure 7MD Curl Figure 8TD Curl

&lt;!-- Page 9 --&gt;

SEMI G76-0299 Â© SEMI 199915 Figure 9Wakame Figure 10Camber NOTICE: These standards do not purport to address safety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establish appropriate safety and health practices and determine theapplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitabilityof the standards set forth herein for any particular application. The determination of the suitability of the standard issolely the responsibility of the user. Users are cautioned to refer to manufacturer's instructions, product labels,product data sheets, and other relevant literature respecting any materials mentioned herein. These standards aresubject to change without notice.The user's attention is called to the possibility that compliance with this standard may require use of copyrightedmaterial or of an invention covered by patent rights. By publication of this standard, SEMI takes no positionrespecting the validity of any patent rights or copyrights asserted in connection with any item mentioned in thisstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, andthe risk of infringement of such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 10 --&gt;

SEMI G77-0699 Â© SEMI 19991 SEMI G77-0699SPECIFICATION FOR FRAME CASSETTE FOR 300 MM WAFERS This test method was technically approved by the Global Assembly & Packaging Committee and is the directresponsibility of the Japanese Packaging Committee. Current edition approved by the Japanese RegionalStandards Committee on March 17, 1999. Initially available at www.semi.org May 1999; to be publishedJune 1999. 1 Purpose1.1 The purpose of this document is to specify themechanical features for a 300 mm wafer frame cassetteused between the wafer mounting process and the die-bonding process. 2 Scope2.1 This standard is intended to se t an appropriatelevel of specification that places minimal limits oninnovation while ensuring modularity andinterchangeability at all mechanical interfaces.2.2 Only the physical interfaces fo r the frame cassetteare specified; no materials requirements or micro-contamination limits are given. However, thisspecification was written to allow for both metal andplastic frame cassette designs.2.3 This specification defines a 30 0 mm wafer framecassette that is intended for both manual and automatedtransport. The frame cassette has the followingcomponents and sub-components (  indicates anoptional component):2.3.1 Toprobotic handling flange (optional)- top cover 2.3.2 Interior- frame supports for 13 or 25 tape frames- frame restraint 2.3.3 Sideshuman handles (optional) 2.3.4 Rear- rear cover 2.3.5 Bottom- 2 bottom conveyor rails running along thesides of the frame cassette3 features that mate with kinematic couplingpins and provide a 10 mm lead-in (optional)4 frame cassette sending pads (optional) 3 Referenced Documents3.1 SEMI StandardsSEMI E1.9  Provisional Mechanical Specification forCassettes Used to Transport and Store 300 mm WafersSEMI E15  Specification for Tool Load PortSEMI E47.1  Provisional Mechanical Specificationfor Boxes and Pods Used to Transport and Store 300mm WafersSEMI E57  Provisional Mechanical Specification forKinematic Couplings Used to Align and Support 300mm Wafer CarriersSEMI G74  Specification for Tape Frame for 300mm WafersSEMI S8  Safety Guidelines for Ergonomics/HumanFactors Engineering of Semiconductor ManufacturingEquipment 4 Terminology4.1 bilaterial datum plane a ve rtical plane thatbisects the tape frames and that is perpendicular to boththe horizontal and facial datum planes (as defined inSEMI E57).4.2 conveyor rails parallel surf aces on the bottomof the cassette for supporting the cassette on rollerconveyors.4.3 facial datum plane  a vertica l plane that bisectsthe tape frames and that is parallel to the front side ofthe frame cassette (where tape frames are removed orinserted). On tool load ports, it is also parallel to theload face plane specified in SEMI E15 on the side ofthe tool where the frame cassette is loaded andunloaded (as defined in SEMI E57).4.4 frame cassette  an open stru cture that holds oneor more tape frames.4.5 horizontal datum plane  a ho rizontal plane fromwhich projects the kinematic coupling pins on whichthe frame cassette sits. On tool load ports, it is at theload height specified in SEMI E15 and might not bephysically realized as a surface (as defined in SEMIE57).

&lt;!-- Page 11 --&gt;

SEMI G77-0699 Â© SEMI 1999 2 4.6 robotic handling flange  hor izontal projectionon the top of the frame cassette for lifting and rotatingthe frame cassette.4.7 tape frame  the frame which applies the wafertape to the wafer and retains the wafer.4.8 wafer tape  an adhesive plas tic tape whichretains the wafer or diced chip. It is used between themounting process and die-bonding process. 5 Ordering Information5.1 Intended use  This documen t is intended tospecify 300 mm wafer frame cassettes over areasonable lifetime of use, not just those in newcondition. For this reason, the purchaser needs tospecify a time period as well as the number and type ofuses to which the frame cassettes will be put. It is underthese conditions that the frame cassettes must remain incompliance with the requirements listed in Section 6. 6 Requirements6.1 Dimensions  The frame cass ette dimensions areshown in Figures 1 through 5 and listed in Table 1. Inall figures, the heaviest lines are used for surfaces thathave tolerances (not surfaces that have only maximumor only minimum dimensions).6.2 Tape Frame Orientation  Th e tape frames mustbe horizontal when the frame cassette is placed on theload port.6.3 Center of Tape Frames  Wh en a tape frame isstored in the frame cassette, the center of the tape frameshould be within the radius of 2 mm from the center ofthe junction of the bilaterial datum plane and the facialdatum plane.6.4 Top and Rear Covers  Both top and rear coversare required. With the covers in place, the framecassette must conform to all dimensions listed in Table1.6.5 Number of Slots  The frame cassette has anoption of either 13 or 25 slots.6.6 Kinematic Couplings (optiona l)  The physicalalignment mechanism from the frame cassette to thetool load port (or a nest on a vehicle or in a stocker)consists of features (not specified in this document) onthe top entity that mate with three or six pinsunderneath as defined in SEMI E57. Most of the dimensions of the frame cassette are determined withrespect to the three orthogonal datum planes defined inthat standard: the Horizontal Datum Plane, the facialdatum plane, and the bilateral datum plane.6.6.1 The three features that mate w ith the pins mustprovide a lead-in capability that corrects a framecassette misalignment of up to 10 mm in any horizontaldirection, although 15 mm is recommended forergonomic reasons. However, it is recommended thatrobotics placing cassettes on kinematic couplings use aslittle of this lead-in capability as possible to avoid wear.6.7 Human Handles (optional)  All handles for useby humans must either be contained within themaximum outer dimensions of the frame cassette, bedetached when not in use, or be retractable into themaximum outer dimensions when not in use. Handlesfor use by humans (if present) must follow SEMI S8and shall require the use of both hands (each using afull wrap-around grip, given the minimum clearancerequirement in SEMI E15.1). Automation handlingfeatures shall not be considered for dual purpose unlessthey are designed to meet SEMI S8.6.8 Robotic Handling Flange (opt ional)  On the topof the frame cassette is an optional robotic handlingflange for manipulating the frame cassette.6.9 Bottom Rails  On the bottom of the framecassette are two rails, one on each side for use withroller conveyors.6.10 Frame Restraint  The frame cassette mustprovide a feature that prevents tape frames fromslipping out of the cassette during transport. The featuremust conform to all dimensions listed in Table 1.6.11 Frame Cassette Sensing Pads (optional) When the cassette is fully down, the frame cassettesensing pads (see Figure 5) must be z2 above thehorizontal datum plane. It is recommended that theareas surrounding all of the frame cassette sensing padsbe designed in conjunction with the features that matewith the kinematic coupling pins so that a mechanicalsensor pin cannot interfere with the lead-in function ofthe kinematic couplings.6.12 Cassette Stacking (optional)  The framecassette may have optional features to allow two 13capacity cassettes to be stacked on top of each other.This option is only available for cassettes without arobotic handling flange.

&lt;!-- Page 12 --&gt;

SEMI G77-0699 Â© SEMI 19993 horizontaldatum plane y46 = 71Â± 1 y44 â‰¤ 53z49 â‰¤ 8z48 â‰¥ 15 facialdatum plane z47= 210(330 ) Â± 1y5 â‰¤ 200 y1 = 193 Â± 0.25 z43 = 1 z8 â‰¥ 15 top of x,ydimensioncontrol area robotic handlingflange (optional)human handle(optional) +0-1 rear cover y2 =193 Â± 0.25 top cover z1â‰¤ 183(303 ) bottomrail Figure 1Side View of Frame Cassette horizontaldatumplane x46 = 71 Â± 1 x44 â‰¤ 53z49 â‰¤ 8z48 â‰¥ 15 bilateraldatum planez43 = 1z41 â‰¥ 1 z8 â‰¥ 15 z47= 210(330 ) Â± 1 x57 â‰¤ 187 x1 â‰¤ 203.5x56 = 194.75 Â± 0.25 x2 â‰¤ 240(at human handle)z4 = 33z3 â‰¤ 23 z7 â‰¥ 10robotic handlingflange (optional) human handle(optional) x4 = 191.5 Â± 0.3 187 â‰¥ x3 â‰¥ 177 +0-1 z9 = 215(stacking) 13 slot cassettestacking (optional) Figure 2Front View of Frame Cassette

&lt;!-- Page 13 --&gt;

SEMI G77-0699 Â© SEMI 1999 4 horizontaldatum planebilateraldatum plane z4 = 33 bottom nominaltape frameseating planez5 = 10 z12 = 0 Â± 0.5 (height of tape frame bottom) z6 â‰¥ 5 z3 â‰¤ 23z8 â‰¥ 15 z43 = 1+01z41 â‰¥ 1 Figure 3Detail of Film Frame Supports bilateraldatum plane facialdatumplane y1 = 193 Â± 0.25 x1 â‰¤ 203.5x2 â‰¤ 240 (at human handle) humanhandle(optional) x41 = 30 Â± 1x42 = 50 Â± 1 y47 â‰¥ 58 y46 = 71 Â± 1 y45= 65.3 Â± 1x45= 65.3 Â± 1 x43 = 50 Â± 1x44 â‰¤ 53x46 = 71 Â± 1x47 â‰¥ 58 y44 â‰¤ 53 y41 = 30 Â± 1 (16x) = 45 Â± 0.5Â° y5 â‰¤ 200 front side where tapeframes are accessed top flange(optional) rear cover Figure 4Top View of Frame Cassette

&lt;!-- Page 14 --&gt;

SEMI G77-0699 Â© SEMI 19995 bilateraldatum plane y1 =193 Â± 0.25x1 â‰¤ 203.5 x2 â‰¤ 240 (at human handle) bottomrail x56 = 194.75 Â± 0.25x57 â‰¤ 187 facialdatumplane x13 = 88.5x14 = 118.5 y18 = 40.2y19= 61.1 r13 â‰¥ 2.5 r13 â‰¥ 2.5 y9 = 92.5y10 = 123.5 x17 = 17.5 kinematiccouplingpins carriersensingpads humanhandle(optional) front side where tapeframes are accessed rear cover y5 â‰¤ 200y2 = 193 Â± 0.25 Figure 5Bottom View of Frame Cassette

&lt;!-- Page 15 --&gt;

SEMI G77-0699 Â© SEMI 1999 6 Table 1 Dimensions for Frame CassetteSymbol Value Specified Datum Measured From Feature Measured To 45 Â± 0.5Â° either vertical datum plane sides of position and orientation notchesr13 2.5 mm2.6 minimumline segment along center ofcassette sensing padedge of cassette sensing pad x1 203.5 mmmaximumbilateral datum plane outer surface of frame cassette (withouthandles)x2 240 mmmaximumbilateral datum plane furthest reach of human handles x3 177 mmminimum187 mmmaximum bilateral datum plane inside edge of tape frame support x4 191.5 Â± 0.3 mm bilateral datum plane inside wall of frame cassette x13 88.5 mm bilateral datum plane near end of line segment along center offront cassette sensing padsx14 118.5 mm bilateral datum plane far end of line segment along center offront cassette sensing padsx17 17.5 mm bilateral datum plane line segment along center of rear cassettesensing padsx41 30 Â± 1 mm bilateral datum plane front right orientation notch on robotichandling flangex42 50 Â± 1 mm bilateral datum plane front left orientation notch on robotichandling flangex43 50 Â± 1 mm bilateral datum plane rear orientation notch on robotic handlingflangex44 53 mmmaximumbilateral datum plane encroachment of box underneath robotichandling flangex45 65.3 Â± 1 mm bilateral datum plane nearest point of side position andorientation notches on robotic handlingflangex46 71 Â± 1 mm bilateral datum plane sides of robotic handling flange x47 58 mmminimumbilateral datum plane end of robotic handling flange front andrearx56 194.75 Â± 0.25 mm bilateral datum plane outside edge of bottom rails x57 187 mmmaximumbilateral datum plane box sides underneath bottom rails y1 193 Â± 0.25 mm facial datum plane front outside edge of frame cassettey2 193 Â± 0.25 mm facial datum plane back outside bottom edge of framecassette

&lt;!-- Page 16 --&gt;

SEMI G77-0699 Â© SEMI 19997 Symbol Value Specified Datum Measured From Feature Measured Toy5 200 mmmaximumfacial datum plane rear outside edge of frame cassetteincluding rear covery9 92.5 mm facial datum plane front end of line segment along center ofrear cassette sensing padsy10 123.5 mm facial datum plane rear end of line segment along center ofrear cassette sensing padsy18 40.2 mm facial datum plane near end of line segment along center offront cassette sensing padsy19 61.1 mm facial datum plane far end of line segment along center offront cassette sensing padsy41 30 Â± 1 mm facial datum plane left orientation notch on robotic handlingflangey44 53 mmmaximumfacial datum plane encroachment of frame cassetteunderneath robotic handling flangey45 65.3 Â± 1 mm facial datum plane nearest point of front and rear position andorientation notches on robotic handlingflangey46 71 Â± 1 mm facial datum plane front and rear edge of robotic handlingflangey47 58 mmminimumfacial datum plane end of robotic handling flange sides z1 183 mmmaximum13-frame cassette303 mmmaximum25-frame cassette facial datum plane top of frame cassette z2 2 mmmaximumhorizontal datum plane bottom of frame cassette sensing pads z3 23 mmmaximumhorizontal datum plane internal floor of frame cassette z4 33 mm horizontal datum plane bottom nominal film frame seating plane z5 10 mm each nominal film frame seatingplaneadjacent nominal film frame seatingplanesz6 5 mmminimumbottom of film frame support top of film frame support below z7 10 mmminimumtop surface of the top framesupportinternal ceiling of frame cassette z8 15 mmminimumhorizontal datum plane top of x56 and y1 dimension controlledareaz9 215 mm horizontal datum plane bottom nominal film frame seating planeof top stacked cassette (13 slot only)z12 0 Â± 0.5 mm each nominal tape frame seatingplanebottom of the tape frame

&lt;!-- Page 17 --&gt;

SEMI G77-0699 Â© SEMI 1999 8 Symbol Value Specified Datum Measured From Feature Measured Toz41 1 mmminimumhorizontal datum plane bottom of frame cassette z43 1 + 0 -1 mm horizontal datum plane bottom rails z47 210 Â± 1 mm13-frame frame cassette330 Â± 1 mm25-frame frame cassette horizontal datum plane bottom of robotic handling flange z48 15 mmminimumbottom of robotic handling flange encroachment of frame cassette topunderneath robotic handling flangez49 8 mmmaximumbottom of robotic handling flange top of robotic handling flange  These dimensions match those of SEMI E1.9 with the same symbol. These dimensions match those of SEMI E47.1 with the same symbol. NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 18 --&gt;

SEMI G78-0699 Â© SEMI 19991 SEMI G78-0699TEST METHOD FOR COMPARING AUTOMATED WAFER PROBESYSTEMS UTILIZING PROCESS-SPECIFIC MEASUREMENTS This test method was technically approved by the Global Automated Test Equipment Committee and isthe direct responsibility of the North American Automated Test Equipment Committee. Current editionapproved by the North American Regional Standards Committee on December 18, 1998. Initiallyavailable at www.semi.org April 1999; to be published June 1999.1 Purpose1.1 To define the terms and provid e a means ofcomparative, or relative measurement for the automatedwafer prober functions: Accuracy, Repeatability andThroughput. 2 Scope2.1 This method may be used to ev aluate theperformance of a single automated wafer prober, or as ameans to compare many probers. The probers that thisdocument addresses are defined as fully automated; thatis, having automatic material handling, alignment andprobing capabilities. 3 Limitations3.1 This test and comparison meth od is not intended torepresent a statistically complete methodology formeasuring the performance of an automated waferprober. Its correct use is a practical means to comparethe stepping capabilities of wafer probers within aspecific end users environment.3.2 The definitions of the terms R epeatability andAccuracy as used in this document are not inaccordance with those of the National Conference ofStandards Laboratories (NCSL) nor are they intended tobe. They are to be used solely for the purpose of thisdocument and have no other intended uses.3.3 It is difficult to characterize an d eliminate hightemperature contributions to positional error such asprobe needle float. Therefore, it is stronglyrecommended that the same probe card be used toevaluate all of the probers being considered.3.4 It is recommended that the pro be card is verified tobe in the same condition (i.e. evaluated for positionalaccuracy and overall functional condition) both beforeand after the conclusion of each test.3.5 Bump placement on a semicon ductor device isgenerally located Â± 0.001" with respect to their nominallocation. Vertical probe cards used to probe bumpshave an inherent amount of needle drift. Therefore caremust be exercised in using vertical probe cards onbump devices as a means of prober accuracymeasurement. 4 Referenced DocumentsNOTE: As listed or revised, all documents cited shall be thelatest publications of adopted standards. 4.1 SEMI DocumentsSEMI E10  Standard for Definition and Measurementof Equipment Reliability, Availability andMaintainability (RAM)SEMI S2  Safety Guidelines for SemiconductorManufacturing Equipment 5 Terminology5.1 3 limit  a statistically deriv ed measurement ofprocess variation. A process that allows a Â± 3deviation will allow 2.7 parts per thousand to be outsidethe established bounds.5.2 accuracy  the ability of an a utomatic waferprober to index its chuck, and attached wafer, from aninitial position to a subsequent position and makecontact with a static probe tip at a nominal location onthe wafer. In the context of this method, accuracy isdefined as average die offset.5.2.1 Average die offset is the perpe ndicular distancemeasured from the centerline of the die pad to a parallelline that statistically represents the scrub mark datapoint distribution center (see Figure 1). Each data pointshown in this figure represents only the center value ofaccumulated scrub marks produced by operation of thismethod.5.2.2 It should be noted that accurac y established bythis method is characteristic of the system, which intotal represents both the automated prober as well as itsprobe card. Finally, this method establishes twoaccuracy values, a value for pads along the X and Yaxes of the die. These axis directions are arbitrary.5.2.3 It should be noted that if fully automated proberset-up modes are not used for probe-needle-to-padalignment during testing, the possibility of operatorerror should be considered as a variable whenevaluating system accuracy.5.3 automatic wafer prober  dev ice thatautomatically and repeatedly aligns the die bonding

&lt;!-- Page 19 --&gt;

SEMI G78-0699 Â© SEMI 1999 2 pads or interconnect bumps on a semiconductor deviceto a set of test needles attached to a probe card.5.4 bonding pad  exposed metal lic contact area on asemiconductor device that is surrounded by dielectricpassivation. This is the point at which a temporaryinterconnect is made for wafer level test, and permanentinterconnect for packaging.5.5 bumps  metallic elevated co ntact area on asemiconductor device that is used in place of a bondingpad. A die that is designed to use this type ofconnection is commonly called a flip chip or directchip attach.5.6 die  individual semiconduct or device. For thepurposes of this method, the dice have not beensingulated, and are still in the form of a wafer. Usedinterchangeably (in the context of wafer sort) with theacronym DUT (Device Under Test).5.7 overdrive  distance in Z whi ch the wafer isdriven beyond a user defined initial contact point,typically first electrical contact.5.8 overhead test  semiconducto r test method wherethe test head is mounted directly over the prober, withthe goal of shortening the distance between the pinelectronics and the probe card. The connectionbetween the test head and the prober is generallythrough a device called a Prober Tester Interface (PTI)5.9 pin electronics  tester hardw are that creates thetest signals used to challenge the DUT.5.10 probe card  printed wiring b oard or ceramicsubstrate with permanently attached needles or contactsthat are aligned at the time of manufacture to match thecontact pattern on a Die. Common types of probe cardsare: Blade Peripheral / Cantilever (AKA Epoxy Ring) Vertical (AKA Area Array or Cobraâ„¢)5.11 probe card planarity and align ment  a user-specified position of the probe tips in x, y and z.5.12 probe needles  the contact p oints between theprobe card and the bonding pads. These are typicallymanufactured from one of the following materials: Beryllium copper Tungsten Tungsten-rhenium alloy Paliney5.13 prober tester interface (PTI)  signal-transmitting electro-mechanical device that connectsthe pin cards in the tester to the probe card. 5.14 repeatability  Figure 1 is empirical data andrepresents a statistically significant sample of scrubmarks. This data reveals that probe needles may notmake contact consistently to the same point die to die.Recall that accuracy is defined in this method asaverage die offset. Thus, repeatability simply representsthe three-sigma distribution value for average die offset.Repeatability will represent 99.7% or a three-sigmadistribution value for the accumulated offset data pointsobtained through use of this method. -20 -15 -10 -5 0 5 10 15 20 -20 -15 -10 -5 0 5 10 15 20 microns microns Repeatability Accuracy Averageapproximation ofdata pointsRaw X-data Direction of theprobe needle Figure 1Raw X-Data 5.14.1 The X-Y plotted centroids of t hese scrub markswill be found to form a cloud of points, densest in thecenter, and thinning out towards the edges.5.14.2 Repeatability is the radius of th at cloud orcluster of probe marks, as defined by the 3  or otheruser defined limit of that cloud. The error in theplacement of the center of that cloud, relative to itsnominal target, is defined as the automatic waferprobers Accuracy. (See Figure 1)5.15 set point  the value to which a control systemsinput device has been set, as opposed to the actual valueto which the control system has driven the controlledvariable. For example, the input setting to the waferchuck temperature controller, as opposed to the actual,independently measured temperature of the waferchuck.5.16 soak time  time between a p iece of equipmentsreaching the set point temperature and use of that pieceof equipment.

&lt;!-- Page 20 --&gt;

SEMI G78-0699 Â© SEMI 19993 5.17 scrub mark  mark left by the probe in thebonding pad or bump after the probe card has toucheddown on the wafer.5.18 temperature testing  testing of devices at acontrolled temperature level other than ambient.5.19 test  one complete run-throu gh of the datacollection portion of this document on one automatedwafer prober.5.20 tester  specialized computer controlled systemdesigned to test integrated circuits.5.21 prober communications protoc ol (see Section9.6)  means of transmitting data between the testerand the prober. Common methods are: TTL RS-232c GPIB5.22 test head  package of electro nics (part of theTester) which interacts both electrically andmechanically with the probe card, typically through theProber Tester Interface (PTI).5.23 throughput  rate at which di e can be cycled, bythe automatic wafer prober, for the purpose of beingtested. It is inherent in the functionality of an automaticwafer prober (or any other motorized positioningdevice) that accuracy, repeatability and throughput areintimately and inseparably related.5.24 touch down  contact betwee n the probe cardand the wafer. This user may choose to define this aseither first electrical or first mechanical contact.5.25 wafer  semiconductor substr ate upon whichmultiple die are fabricated.5.26 wafer boat or wafer cassette  carrier formultiple wafers.5.27 wafer chuck  platform withi n an automaticwafer prober that supports and transports the wafer.The chuck may contain the means for controlledtemperature testing.5.28 x, y, z and  motions relativ e to the center ofthe Probe Card when standing in front of the Prober: Motion to the right is motion in the positive X-direction. Motion towards the back of the prober is motion inthe positive Y-direction. Motion away from the floor is the positive Z-direction. Motion revolving around a Z-axis passing throughthe center of the probe card is -motion. Motion inthe counter-clockwise direction when facing down from above the prober is motion in the positive -direction.5.29 z-clearance  distance betwe en the user definedinitial contact point and the top surface of the waferduring that portion of the wafer probers cycle when thewafer chuck is moving the wafer between DUTs. 6 Summary of Method6.1 Objective  A SEMI Probe Sta ndards Task Forcehas defined this method. That task force consisted ofmembers from semiconductor wafer probe system usersand wafer probe system suppliers. This method, in parta guide to collection of data, is aimed at a specific set ofwafer probe system parameters: accuracy, repeatabilityand throughput. This method is a tool that createscomparative data. That data will act as a criterion bywhich multiple wafer probe systems can be judgedcompetitively.6.2 Probe System Accuracy and T hroughput  A waferprobe system will have needle placement error due tothe probe system electromechanical systems, andadditional needle placement error due to the probe cardphysical alignment of the needles. The degree ofaccuracy to which the probe system can place thechuck, the effectiveness of the probe system's bond padto needle alignment, the physical alignment of theprobe card needles in their X and Y plane, and theprobe system's vision resolution and accuracy (xmicrons of distance per pixel) will be the factors thatinfluence a probe system's overall placementperformance.6.2.1 Probe system comparative acc uracy andrepeatability are established in this method using probemark data acquired manually with a vision system or, ifavailable, through use of an automated probe mark dataanalysis system. Acquired data is analyzed with theProbe Mark Data Analysis algorithm contained in thismethod.6.2.1.1 The intention of this data colle ction exercise isnot to make a deterministic conclusion establishing aprobe systems accuracy. Data analysis results are onlymeaningful in the context of a comparative analysis ofmultiple probe systems.6.2.2 Probe system throughput is be st determinedusing time measurements made using a stopwatch.Other approaches can be applied, such as: the time stamp and log file (if available) on theprobe system under evaluation. time tracking within the device test programemployed for testing the prober.6.2.3 Any of these approaches is via ble for measuringtime intervals during probe system operation. That data

&lt;!-- Page 21 --&gt;

SEMI G78-0699 Â© SEMI 1999 4 is to be entered into the data collection table as part ofthe application of this method.6.2.4 The algorithm collects data fro m 9 wafers out ofa lot of 10. Three setups are performed using 3 wafersper setup. All dice will be probed, but data will be takenonly on twelve of the die on each wafer. Twenty-fourpads on each die are evaluated (see Figure 4). Overall,2592 die pads are analyzed in a lot.6.2.5 When all the data is collected and analyzed, eachprobe system will have an average die offset value.This will be a comparative representation of accuracyconsisting of average offsets for all evaluated die. Thiscomparative representation of accuracy is a measure ofhow accurate the probe systems place the chuck, andthus the probe needles, to the center point on the diepads, consistent with normal operation of the probesystems.6.2.6 In general, when the probe ma rks are viewedacross all dice, there will be a data spread, ordistribution of error points for each wafer.Repeatability is the Â± 3 variation of all die offsets,identified in this method as the 3 calculation ofNormalized Die Offset.6.3 Probe Card Issues  Probe car d constructionvariability and probe card usage at temperatures otherthan ambient are important considerations. Thefollowing sources of error should be kept in mind: In a hot chuck environment the probe card andneedles will experience a high percentage of theelevated chuck temperature. The material selectionfor the probe card will determine how it expandsand contracts due to the temperatures applied.Probe systems can be equipped with programmablepreheat (soak) times. Longer preheat times willreduce probe card variability while decreasingthroughput. Needle construction can result in excessive errordue to bending of the needles when excessiveprobe system z-stage overdrive is applied. Thenumber of needles and the selection of needletechnology, i.e., cantilever versus vertical, isanother variable, having a noticeable influence onmeasurement results. Since each user of this method is not confined to astandard for probe card construction, the user ofthis method is advised to choose a probe card andvendor with good integrity, and to use that sameprobe card when evaluating multiple probesystems. The assertion here is that the same probecard used to evaluate multiple systems will react ina repeatable manner under varying environmentalconditions. This assumes there is no excessive probe card needle wear during the multipleevaluations, and that needle alignment is verifiedor achieved before each execution of theprocedure.6.3.1 Probe mark scrub length can v ary due to severalfactors including: variations in the flatness of the chuck andstage travel that are not compensated by the z-sensor mapping algorithms by hard spots in the aluminum pads, or by variations in probe tip geometry, etc.6.3.2 To minimize the impact of this variation in theprobe mark analysis algorithm, use only scrub marklocation data that is taken normal to the direction ofscrub. Distances measured normal to the orientation ofthe scrub mark are generally accepted to besignificantly more stable than that which is takenparallel to the scrub mark (see Figure 2).6.3.3 In summary, the probe card its elf can be alimiting factor when making needle placement accuracymeasurements, especially at varying environmentalconditions. Material selection, vendor to vendorvariation, construction of a probe card (blade, epoxyring, vertical, etc.), especially with varyingenvironmental conditions, will create inconsistentanalysis results, unless care is taken with theapplication of this method. The precautions discussedhere are meant to promote consistent and accurateevaluation results for this method.6.3.4 Nevertheless, the precautions mentioned herecould ALSO be an important basis for using thismethod. As an example, a probe card is typicallydesigned for XY positional placement and planarity,and is expected to meet customer specificationrequirements in normal operation at room temperatures.This method could serve as a means of establishingnumerical results that represents the effects thattemperature or probe card construction variability haveon probe card specification requirements.6.4 The PMA Algorithm  A best-f it rectangle can bedrawn around the scrub mark and the passivationopening for each pad, reference Figure 3.NOTE: Applying a best-fit rectangle around the passivationopening may prove difficult for certain vision systems.Application of the best-fit rectangle around the die pad metalis an acceptable alternative. The center position of the best-fitrectangle around the scrub mark will represent the center ofthe scrub mark. The center of the die pad is the center of thebestfit rectangle around the passivation opening. Thedistance between the two centers is the pad offset. Pad offsetis computed from the four values left, right, top, and bottom,reference Figure 2.

&lt;!-- Page 22 --&gt;

SEMI G78-0699 Â© SEMI 19995 X offset =(right  left)/2 + left Die padCenter Left X Y Y Pads- Scrub mark &scrub mark center X Die padCenter Top Bottom Y X Pads- Scrub mark &scrub mark center Y offset =(top  bottom)/2 + bottom Right Offset Offset Figure 2X and Y Offset Scrub markand scrub markcenter Die pad Passivation opening and best fitrectangle Best fitrectangle Die pad center Y X Figure 3Scrub Mark Analysis 6.4.1 Vision system measurements w ill be madeestablishing offset distances from the die pad center tothe scrub mark. The stability of the measurement isgreater when made perpendicular to the direction of thescrub mark. This will establish X and Y offsets viameasurement of offsets for pads in the X and Y plane ofthe die.6.4.2 Once the offsets are establishe d, a two-stepprocedure will manipulate 1296 X and 1296 Y offsetvalues. The end result of the algorithm will be arelative measure of the total probe system accuracy andrepeatability for the pads analyzed. Figure 5 representsa visual summary of the method.6.5 Considerations of Scale  When evaluating thesuitability of a particular probe system to probe aparticular size of bond pad, or to probe accurately at aparticular pad-to-pad pitch, a good rule of thumb is thatthe probers positional accuracy, as stated in itsspecifications, should be 1/10 that of the scale of thefeatures to be probed. For example, if the probe systembeing evaluated has an overall placement accuracy of5m, it would be inappropriate to analyze wafers usingthis method and this probe system for dice that havepads less than 50 m square (this would be less than10x).6.5.1 Regardless, when this method is used forevaluation of multiple systems, it is essential that dieand bond pad size/pitch consistency be maintained fromevaluation to evaluation if the results are to bemeaningful.6.5.2 The same 10 rule applies to t he vision systemor automated Probe Mark Analysis system employed tomake the pad offset measurements. These systemsshould have a pixel resolution that is at least 10 finerthan the die pad dimensions associated with the scrubmarks being measured.6.6 Conclusion  It is assumed th at the user of thismethod has a wafer probe system or systems, or isplanning to make a selection from the various systemsavailable in the market place, and requires objectivecomparative analysis for accuracy, repeatability andthroughput.6.6.1 It should be clear that this met hod employs athree-step process of probing, probe mark datacollection, and data analysis.6.6.2 When probing, every die on ea ch of the tenwafers is to be tested and probed. Of those tenwafers, the last nine with 12 die per wafer will be usedfor scrub mark data collection. At least 24 pads per diewill be used for the analysis. The first wafer is meantonly to allow stabilization for the probe system and itsprobe card.

&lt;!-- Page 23 --&gt;

SEMI G78-0699 Â© SEMI 1999 6 Figure 4Recommended Dice and Pads to be used for Data Collection 6.6.3 It is important that the wafers u sed with thismethod are probed only once, or else multiple scrubmarks may be difficult for the measurement system todeal with and will most likely influence the analysisresults. This method assumes the wafer is ideal, havingno die skew due to wafer process anomalies.NOTE: It is possible that a not so perfect probe tip to padalignment (PTTPA) may create misleading results for thismethod. It is recommended that PTTPA be done on dielocated at the edge of the wafer, as shown in Figure 4. This isopposed to having PTTPA done on die in the center of thewafer. An offset error incurred in the context of a PTTPA done in the center may result in an incremental and continuingerror as testing moves across the wafer. With this method thaterror may be averaged-out. 6.6.4 Probe system index time is dev ice and probesystem dependent. Probe system index time isdetermined by acceleration, maximum achievablevelocity, and distance traveled die to die by the chuck.Thus, the device type chosen for use with this methodshould be representative of typical die size ifmeaningful index time and throughput data are to begathered.

&lt;!-- Page 24 --&gt;

SEMI G78-0699 Â© SEMI 19997 6.6.5 If the results of this method tu rn out to beunfavorable, the user has the option of applying a moredetailed, enhanced data analysis application of thismethod. That application is contained in Appendix 1.The enhanced method uses the same data, but itrequires more manipulation of the data during dataanalysis. The detail contained in the enhancedalgorithm will provide the user with greater insight asto the cause of unfavorable results related to the probesystem under evaluation. A summary of the enhancedmethod is shown in Figure 6.6.7 Alternatives  What has been left undefined tothis point is availability of an automated approach todata collection per the requirements of this method.Regardless, data collection can be manuallyaccomplished. The manual process is laborious andrequires a video measuring system to make offset measurements on the die pads, and a spreadsheet toanalyze the resulting data.6.7.1 If manual operation is not desi rable or practical,automated Probe Mark Analysis Systems do exist in themarket place as an item to be purchased. Providers arealso available to accept probed wafers and executeprobe mark analysis under contract as a service.NOTE: A Final Note to the User of This Method  Thismethod provides sufficient data for sophisticated analysis ofprobe system performance across die-to-die, wafer-to-wafer,and setup-to-setup. It also provides a simple metric. It is easyto make comparisons with simple "single number" metrics,but that has the potential for oversight, distortion andsubsequent inappropriate comparisons. The test engineer,working with the probe system supplier, must be the ultimatejudge of the applicability of this method and the correctinterpretation of the results. DIE 3 Average Die Offset Three sigma calculation of Die Offset ValuesDie to Die X and Die to Die Y variation\[REPEATABILITY\] VISION SYSTEM or PROBE MARK ANALYSIS SYSTEMESTABLISHPAD OFFSETSOffset from the center of the bond pad to the center of the scrub mark for Lot-X and Lot-Y Average Die OffsetAverage all Pad Offsets by die(Avg. of 108 Lot-X and Avg. of 108Lot-Y values) SETUP LOT 1 2 WAFER Figure 5Pad Offset and Two-Step Analysis Algorithm for Determining Probe System Error

&lt;!-- Page 25 --&gt;

SEMI G78-0699 Â© SEMI 1999 8 DIE Normalized Die Offset(Normalized by Lot)Average Die Offset - Average Lot Offset\[ACCURACY- TOTAL PROBE SYSTEM ERROR\] Three Sigma Normalized Die Offset(Normalized by Lot)Three sigma calculation ofNormalized Die Offset Value\[REPEATABILITY\] Three Sigma Total Probe System Error RangeAverage Lot Offset +/- Total Probe System Error VISION SYSTEM or PROBE MARK ANALYSIS SYSTEMESTABLISHPAD OFFSETSOffset from the center of the bond pad to the center of the scrub mark for all pads analyzed Average Die OffsetAverage all Pad Offsets bydie Normalized Pad Offset(Normalized by Die)Pad Offset  Avg. DieOffset Three Sigma NormalizedPad Offset(Normalized by Die) Average Wafer OffsetAvg. of Avg. Die Offset Three Sigma NormalizedDie Offset(Normalized by Wafer) Normalized Die Offset(Normalized by Wafer)Avg. Die Offset  Avg. WaferOffset Normalized Wafer Offset(Normalized by Setup)Avg. Wafer Offset  Avg.Setup Offset Three Sigma NormalizedWafer Offset(Normalized by Setup) Normalized Setup Offset(Normalized by Lot)Avg. Setup Offset  Avg.Lot Offset Three Sigma NormalizedSetup Offset(Normalized by Lot) SETUP LOTWAFER 1 2 Average Setup OffsetAvg. of Avg. Wafer Offset7 3 8 4 5 6 9 Average Lot OffsetAvg. of Avg. Setup Offset10 11 12 13 15 14 Figure 6Pad Offsets and 15-Step Analysis Algorithm for Determining Probe System Error

&lt;!-- Page 26 --&gt;

SEMI G78-0699 Â© SEMI 19999 7 Required Hardware Check list (see Figure 7) Wafer prober (if the test plan includes either hot orcold chuck testing, the prober must beappropriately equipped). A planarized and aligned probe card whichmatches the selected wafers, accompanied by ametrology tool printout of the x, y and zpositions of all of the probe tips to be used forprobe mark analysis. Note: The probe card shouldbe measured for alignment, but not tweaked,immediately prior to and after the conclusion ofeach subsequent test. Untested wafers A special test program with a fixed test time. Tester or PC that will run the test program. If aPC is used to simulate the tester, it must beequipped with the appropriate hardware forcommunication with the wafer prober. A stopwatch, with 0.1 second resolution. Thestopwatch is to have split capability.Note that the user of this method may choose attheir discretion to utilize any other time stamplogging technology at their disposal, so long as thecomputational overhead of this logging has noeffect upon the throughput of the prober. 8 Requirements (see Figure 7)8.1 Qualified Prober  Before in itiating the testprocess, the wafer prober is to be certified by arepresentative of the prober manufacturer to be fullyoperational.8.2 Qualified Personnel  The in dividual running thewafer prober for the test procedure must be certified orotherwise qualified to operate the prober being tested. 9 Test conditions (see Figu re 7)9.1 Test Time  a fixed device te st time will beused during these tests. The recommended value forthis test time is 1.0 seconds.9.2 Accuracy and Repeatability vs . Throughput  Theperson or manufacturer running this test may make achoice (or choices) as to how they elect to balanceaccuracy and repeatability with throughput, but all threetests must be run simultaneously. This will generate aset of numbers defining a particular prober's accuracyand repeatability at a given throughput (or a throughputat a given accuracy and repeatability). All adjustmentsto the prober are to be made using standard, end-user-adjustable settings, and all prober settings associatedwith a particular throughput / accuracy and repeatabilitycombination are to be included in the final report.9.3 Temperature  This test can b e conducted at anytemperature, however, numerous variable can distortthe results if run at a temperature other than ambient,i.e. probe tip drift due to an increase or decrease intemperature. Cautionary Note: If the tests are performed attemperatures other than ambient, the user must usethe same probe card and wafer type for all testsacross all test platforms to ensure uniformity ofresults.9.4 Probe Card Type  All types of probe cards(blade, peripheral / cantilever or vertical) may be used,so long as they leave a visible scrub mark. Cautionary note: Some vertical probe cards exhibitan inherent amount of x - y needle drift. Theuser should verify the intrinsic repeatability of theprobe card before using it to characterize theprober. Proberavailable?Probe cardavailable?"TestProgram"available?Stop-watchavailable? Is Prober"Qualified"?Condition ofprobe cardknown,documented? Personnel"Qualified"? Hardware torun "TestProgram"available andtested? Untestedwafersavailable?7.0 8.2 7.0 9.5 7.0 7.0 7.0 7.0 8.1 Figure 7Preparation

&lt;!-- Page 27 --&gt;

SEMI G78-0699 Â© SEMI 1999 10 9.5 Probe Card Condition  a me trology toolprintout verifying the x, y and z position of eachprobe is within the users specification must accompanythe probe card.9.6 Tester  Prober Communicatio ns  The type ofcommunications method used between the prober andthe tester is left up to the user of this test method.Because communication overhead varies with protocol,the same hardware and test program (modified asnecessary to communicate to the prober under test)must be used for all tests.9.7 Presence of the PTI  During the test, the probecard must have loading similar to that applied by thenormal in use application such as a Probe TestInterface (PTI) or Direct Docking Pogo Stack. Theforce exerted on the probe card by the PTI will stabilizethe probe card, improving the repeatability of the datacollected.9.8 Wafer Cassette  For the purp oses of these tests,a cassette of wafers is defined as containing ten wafers.Ensure the wafers are placed in the same slots for eachtest. 10 Test Procedure (see Figur es 8 and 9)10.1 Load wafer cassette10.2 Install probe card10.3 Set probe mode to serpentine, set all othernecessary prober parameters. NOTE THAT ALL DIE ON ALL WAFERS ARE TO BE TESTED, NOT JUST THE 12 DIEFROM WHICH PROBE MARK DATA WILL BE ANALYZED .10.4 Note all applicable parameters (see chart below)10.5 If temperature testing, soak for a user-definedtime (consistent with the users test methodologies) thatis equal on all corresponding tests on all probers beingevaluated.10.6 Start probing process and stop watchsimultaneously.10.7 The test program must perfo rm automaticalignment of the probe card to the wafer prior to wafer#s 1, 2, 5, and 8.NOTE: While not required, it is recommended that the PTIand Probe Card be removed and re-installed prior to each ofthe automatic alignment steps to simulate whatever locationalerror might be induced by manipulation of the interface andthe probe card. 10.8 Record times of individual eve nts (utilizing thestopwatchs split function) on the supplied chart or asimilar form.10.9 When the last wafer is finished and has beenreturned to wafer cassette, stop the stopwatch.10.10 Collect the probe mark offset d ata from wafers.10.11 Calculate Normalized (by lot) Die Offset\[Accuracy\] and 3 of Normalized (by lot) Die Offset\[Repeatability\]: Place boat ofwafers in waferhandlerInstall probe card If test environmentis "overhead",install PTI and/ordock test head Set up prober fortest Thisprocedurewill varydependingupon theprober typebeing used,the waferlayout, andmany othervariables. Document allprober settingsIf testing at otherthan ambienttemperature, pre-soak10.1 10.2 10.7 10.3 10.4 10.5 Figure 8Setup

&lt;!-- Page 28 --&gt;

SEMI G78-0699 Â© SEMI 199911 From the last dieof wafer 10 untilthe wafer is storedin the wafer boatand the boat isfree to be removedfrom the prober(LDT2C) Start Stopwatch,proberFrom pushing"start" to thetesting of the firstdie on the firstwafer(S2FDTorS2FDTOCR ) From beginning toend of automaticprobe-to-padalignmentprocedureNote that thisprocedure is to beperformed prior towafers 1,2,5 & 8Using the stopwatch's"split" function, recordthe following times: APTPAAPTPAAPTPAAPTPA From pushing"start" to thetesting of the firstdie on the secondwafer(S2FDTW2) From the last dieof wafer 3 to thefirst die of wafer 4(A2B) Stop stopwatch atthis time(TTCC)1 2 3 4 5 6 7 8 9 10 10.6 10.710.9 Figure 9Timing Procedure 11 Introduction11.1 The Probe Mark Analysis Syst em recognizes the edge of the bond pad passivation opening and the probemark, draws a best-fit rectangle around the probe mark and passivation opening, and returns the four distances, Left,Right, Bottom and Top to a text file. The center position of the best-fit rectangle can be used to represent the centerof the scrub mark. An offset of this center of scrub mark from the center of the bond pad can be calculated asfollows: 2/)(2/)(TopBottomPadYoffsetRightLeftPadXoffset== (1) The variation of this offset from pad to pad, die to die, wafer to wafer and setup to setup captures most of theprocess variations. 11.2 PMA Data Analysis11.2.1 We will use a sampling schem e of 9 wafers per lot, (3 setups per lot, 3 wafers per setup), 12 dies per waferand 24 pads per die as an example for discussing the data analysis algorithm. The first step of doing data analysis isto obtain the offsets for all the pads that have been sampled using Eqn.(1). This means that the offsetsyoffxoff padmdielwafksetjlotipadmdielwafksetjloti t\]\[PadYoffse,t\]\[PadXoffse ,,,,,,,, (2) for a pad m on die l, wafer k, under setup j in lot i are known.Step 1Calculate Average Die Offset for the lot \[LOTX or LOTY\] (3) = = = = 12 1 ,,,,,,, 12 1 ,,,,,,, 121121 m padmdielwafksetjlotidielwafksetjloti m padmdielwafksetjlotidielwafksetjloti yoffyoff xoffxoff(3) Step 2Calculate D-D-X or D-D-Y = 3 of Average Die Offset \[LOTX\] and \[LOTY\](3)These die offsets are again treated on the equal basis. A 3 value is calculated and becomes our Die-to-DieVariation (D-D-X, D-D-Y) for the entire lot. LOTX + D-D-X, LOTX - D-D-X = Total Prober X-Error Range (3)LOTY + D-D-Y, LOTY - D-D-Y = Total Prober Y-Error Range (3)

&lt;!-- Page 29 --&gt;

SEMI G78-0699 Â© SEMI 1999 12 Suggested Graphs for X-Offset and Y-Offset (see Appendix 1 for examples): X-Offset Y-OffsetLOTX + D-D-X LOTY + D-D-YLOTX LOTYLOTX - D-D-X LOTY - D-D-YAverage Die X-Offset (3) Average Die Y-Offset (3) 12 Data Collection Table12.1 The following data are to be re corded about the test environment: Title Description ValuesInstalled (Yes/No)kgTester - Prober InterfaceIf installed, Total Pogo Â®pin force (nominal, calculated) poundsPresent \[docked\] (Yes/No)TesterIf present, state manufacturer andmodelWafer Nominal Die Size (Small, Mediumor Large)Needle countgramsNominal force per needleouncesmicronsDiameter of needle tipmilsmicronsNeedle pitch (within a single row orcolumn) milsNumber of needle tiersmmSize of needle array in the Xdirection (left-to-right when facingprober (from the operator position)) inchesmmSize of needle array in the Ydirection (away and towards theoperator relative to the center of theprobe card) inches mm Probe Card Diameter of probe cardinchesCSet point / Temperature of chuckduring test FSoak time, probe card (if testtemperature is other than ambient)minutes Test Temperature Soak time, prober (if other thanambient)minutes

&lt;!-- Page 30 --&gt;

SEMI G78-0699 Â© SEMI 199913 Title Description ValuesmicronsX-directionmilsmicrons DUT spacing Y-directionmilsmicronsZ clearancemilsmicronsOverdrivemilsTester-Prober communications methodOCR on? (Y/N)SEMI standard font? (Y/N)OCR Variables # of retries allowed Definitions for formulae:Variable Description ValuesDPW Die Per Wafer TT Test Time (minimum value of 1.0 seconds) seconds Data Collected Description ValuesA2B Last die (Wafer A) to first die (Wafer B) time secondsS2FDT Time from pushing "Start" to First Die Test with OCRturned offseconds S2FDTOCR Time from pushing "Start" to First Die Test with OCRturned onseconds S2FDTW2 Time from pushing Start to First Die Test, Wafer #2 secondsLDT2C Time from end of Last Die Test to Cassette free to removefrom proberseconds TTCT Total Time to Complete Test secondsTTAA Time To Auto-Align the probe needles with the die bondingpadsseconds 9DPW3)(TTAALDT2CS2FDTW28)(A2B9)DPW(TTTTCTD2D = Calculated Results ValuesD2D seconds

&lt;!-- Page 31 --&gt;

SEMI G78-0699 Â© SEMI 1999 14 APPENDIX 1CALCULATION OF NORMALIZED DIE OFFSET AND TOTAL PROBERERROR RANGE (3) A1-1 Probe Mark Data Analysis Algorithm:A1-1.1 IntroductionA1-1.1.1 The Probe Mark Analysis syst em recognizes the edge of the bond pad passivation opening and the probemark, draws a best-fit rectangle around the probe mark and passivation opening, and returns the four distances, Left,Right, Bottom and Top to a text file. The center position of the best-fit rectangle can be used to represent the centerof the scrub mark. An offset of this center of scrub mark from the center of the bond pad can be calculated asfollows: 2/)(2/)(TopBottomPadYoffsetRightLeftPadXoffset== (1) A1-1.1.2 The variation of this offset fro m pad to pad, die to die, wafer to wafer and setup to setup captures most ofthe process variations. A1-1.2 PMA Data AnalysisA1-1.2.1 We will use a sampling schem e of 9 wafers per lot, (3 setups per lot, 3 wafers per setup), 12 die per waferand 24 pads per die. The first step of doing data analysis is to obtain the offsets for all the pads that have beensampled using Eqn.(1). This means that the offsets yoffxoff padmdielwafksetjlotipadmdielwafksetjloti t\]\[PadYoffse,t\]\[PadXoffse ,,,,,,,, (2)for a pad m on die l, wafer k, under setup j in lot i are known. A1-1.3 Step 1  Calculate Average D ie Offset (3) loti setj wafk diel loti setj wafk diel padmm loti setj wafk diel loti setj wafk diel padmm xoff xoff yoff yoff , , , , , , , , , , , , , , = = = = 112112 1 12 1 12 (3) A1-1.3.1 Discussion of Average Die Off setA1-1.3.1.1 Based on the sample described , there will be an Average Die Offset-X and Average Die Offset Y foreach of the 108 die sampled. This value is probably the most descriptive, especially when graphed (see examplegraphs). Both X and Y-graphs will most likely resemble a sine wave. This is due to wafer rotation. As youserpentine across the wafer there will be a slight offset from die to die. Since the selected sample dice are in thecenter and around the edges of the wafer, you can see the progression of the offset as you move farther from thecenter of the wafer. The X and Y graphs are usually about 90 out of phase.A1-1.3.1.2 Other qualitative information c an also be gathered by visually looking at the graphs of this data. Onecan determine whether the accuracy is varying wafer to wafer (each set of 12 data points is a wafer) or set-up to set-up (each set of 36 data points is a set-up) or just drifting over time. Drift over time is sometimes caused bytemperature stabilization issues within the prober mechanism. Subsequent steps will quantify how much variabilityis caused by each.

&lt;!-- Page 32 --&gt;

SEMI G78-0699 Â© SEMI 199915 A1-1.4 Step 2  Calculate Normalize d (by die) Pad Offset (4) = (2) - Average Die Offset (3) loti setj wafk diel padm loti setj wafk diel padm loti setj wafk diel loti setj wafk diel padm loti setj wafk diel padm loti setj wafk diel xnorm xoff xoff ynorm yoff yoff , , , , , , , , , , , , , , , , , , , , , , =  =  (4) A1-1.4.1 Discussion of Normalized (by die) Pad OffsetA1-1.4.1.1 This step helps to quantify how much error is caused by the prober vs. the probe card. The probe cardusually does NOT impact average offset of a die, just the variability within a die. In this equation, we subtract theaverage die offset (presumed prober error) from each pad in that die. This data is then used for the next step. A1-1.5 Step 3  Calculate P-P-X or P -P-Y = 3 of Normalized (by die) Pad Offset (4).A1-1.5.1 All the normalized pad offsets in the same lot (no matter on which die, on which wafer the pad resides)are treated on an equal basis. In our example, a total of 2592 pads are sampled in a lot. All 1296 x-direction and1296 y-direction pads of Normalized (by die) Pad Offset will be used to calculate a 3 variation which is calledPad-to-Pad variation (P-P-X and P-P-Y).A1-1.5.2 Discussion of P-P-X or P-P-Y (Pad-to-Pad Variation in the X-direction or Pad-to-Pad-Variation in the Y-direction)A1-1.5.2.1 These values describe how mu ch variability there is within all the pads in the lot. This value isfrequently attributed to probe tip variation in X, Y, and Z. Although probe tips do change and wear over time, theirunloaded position usually does not change dramatically within one lot. This value does not help tremendously indescribing prober accuracy nor should it be used for any sort of probecard metrology. However, be sure to performa mental reality check to verify that it is somewhere near (within an order of magnitude of) your probe card X/Yprobe needle position specification. A1-1.6 Step 4  Calculate Average W afer Offset (5) = average of Average Die Offset (3). loti setj wafk loti setj wafk diell loti setj wafk loti setj wafk diell xoff xoff yoff yoff , , , , , , , , , , = = = = 112112 1 12 1 12 (5) A1-1.6.1 Discussion of Average Wafer O ffsetA1-1.6.1.1 This equation will result in nin e values for Average Wafer Offset-X and nine for Average Wafer Offset-Y. These numbers could also be graphed to look for trends from wafer to wafer (this is not included on the examplegraphs). If there is a consistent trend in one direction possible causes are:  wafer loading error cumulative stepping error, and temperature stability errors

&lt;!-- Page 33 --&gt;

SEMI G78-0699 Â© SEMI 1999 16 A1-1.7 Step 5  Calculate Normalize d (by wafer) Die Offset (6) = Average Die Offset (3) - Average Wafer Offset(5) loti setj wafk diel loti setj wafk diel loti setj wafk loti setj wafk diel loti setj wafk diel loti setj wafk xnorm xoff xoff ynorm yoff yoff , , , , , , , , , , , , , , , , =  =  (6) A1-1.7.1 Discussion of Normalized (by wafer) Die OffsetA1-1.7.1.1 This normalization step is a pr ecursor to calculating a 3 variation value. To calculate the true Die-to-Die variation, any wafer-to-wafer induced error is subtracted out from the by-die-data. This data is used in the nextstep. A1-1.8 Step 6  Calculate D-D-X or D-D-Y = 3 of Normalized (by wafer) Die Offset (6)A1-1.8.1 These normalized die offsets a re again treated on the equal basis. A 3 value is calculated and becomesour Die-to-Die Variation (D-D-X, D-D-Y).A1-1.8.2 Discussion of D-D-X or D-D-Y (Die-to-Die 3 variation in the X-direction, Die-to-Die 3 variation inthe Y-direction)A1-1.8.2.1 This equation will result in the 3 variation of the average die offsets from Die-to-Die in both X- andY-directions. If this number is very large, there should be concern about the repeatability of the prober. A1-1.9 Step 7  Calculate Average S etup Offset (7) loti setj loti setj wafkk loti setj loti setj wafkk xoff xoff yoff yoff , , , , , , = = = = 1313 1 3 1 3 (7) A1-1.9.1 Discussion of Average Setup O ffsetA1-1.9.1.1 These equations will produce s ix values, three for Average- (by Setup) Offset-in-the-X-direction andthree for Average- (by Setup) Offset-in-the-Y-direction. These values describe the average offset of all of the dietested with a particular setup. A1-1.10 Step 8  Calculate a Normali zed (by setup) Wafer Offset (8) = Average Wafer Offset (5) - AverageSetup Offset (7). loti setj wafk loti setj wafk loti setj loti setj wafk loti setj wafk loti setj xnorm xoff xoff ynorm yoff yoff , , , , , , , , , , =  =  (8) A1-1.10.1 Discussion of Normalized (by setup) Wafer OffsetA1-1.10.1.1 A normalizing step to help cal culate the true wafer-to-wafer variation.

&lt;!-- Page 34 --&gt;

SEMI G78-0699 Â© SEMI 199917 A1-1.11 Step 9  Calculate W-W-X o r W-W-Y = 3 of Normalized (by setup) Wafer Offset (8).A1-1.11.1 A 3 variation will be calculat ed based on the normalized wafer offset and will be cited as the Wafer-to-Wafer variation (W-W-X, W-W-Y).A1-1.11.2 Discusssion of W-W-X or W-W -Y (Wafer-to-Wafer variation in the X-direction, Wafer-to-Wafervariation in the Y-direction)A1-1.11.2.1 This equation will produce a v alue for the 3 variation from Wafer-to-Wafer in the X and Ydirections. If this number were large, it would tend to indicate that the prober does not behave repeatably fromwafer-to-wafer. Possible causes are: loading problems temperature stability issues, and wafer rotation issues A1-1.12 Step 10  Calculate Average Lot Offset (9) = average of Average Setup Offset (7). LOTX xoff LOTY yoff loti setjj loti setjj = = = = 13 13 1 3 1 3 , , (9) A1-1.12.1 Discussion of Average Lot Off set (LOTX or LOTY)A1-1.12.1.1 This will be one of the values added to the graph. This is simply the average of all of the average dieoffsets in the X-direction and all of the average die offsets in the Y-direction. If one needed to pick a single numberin X and Y to describe the accuracy of the prober  this is the one. This can be very misleading though  what thisnumber really tells you is what value the distribution is centered around. Refer to the graph to get a visual sense ofthis data. A1-1.13 Step 11  Calculate Normaliz ed (by lot) Setup Offset (10) = Average Setup Offset (7) - Average LotOffset (9) loti setj loti setj loti setj loti setj xnorm xoff ynorm yoff LOTX LOTY , , , , =  =  (10) A1-1.13.1 Discussion of Normalized (by lot) Setup OffsetA1-1.13.1.1 This is another normalization s tep used to calculate the true setup-to-setup error in X and Y. A1-1.14 Step 12  Calculate S-S-X or S-S-Y = 3 of Normalized (by lot) Setup Offset (10).A1-1.14.1 A 3 variation will be calculat ed based on the normalized setup offset and will be cited as the Setup-to-Setup variation (S-S-X, S-S-Y).A1-1.14.2 Discussion of S-S-X or S-S-Y ( Setup-to-Setup variability in the X-direction, Setup-to-Setup variability inthe Y-direction)A1-1.14.2.1 These two values describe how much variability there is between setups.

&lt;!-- Page 35 --&gt;

SEMI G78-0699 Â© SEMI 1999 18 A1-1.15 Step 13  Calculate Normaliz ed (by lot) Die Offset (11) = Average Die Offset (3) - Average Lot Offset(9) \[Accuracy\] loti setj wafk diel loti setj wafk diel loti setj wafk diel loti setj wafk diel xn xoff yn yoff LOTX LOTY , , , , , , , , , , , , =  =  (11) A1-1.15.1 Discussion of Normalized (by lot) Die OffsetA1-1.15.1.1 This step is useful if you need to compare the variation between several different lots. It is notcompletely necessary for the next step, since subtracting a constant from a string of numbers does not change the 3variation, only the center point. A1-1.16 Step 14  Calculate TTLX or TTLY = 3 of Normalized (by lot) Die Offset (11) \[Repeatability\]A1-1.16.1 Discussion fo TTLX or TTLYA1-1.16.1.1 This is the value for determini ng (with 3 confidence) whether your probe marks will always fallwithin your desired spec. They are the hatch-marked lines. A1-1.17 Step 15  This normalized di e offset includes Die-to-Die, Wafer-to-Wafer, and Setup-to-Setup offsetsthus a 3 variation of this offset will be called Total Prober Variation (TTLX and TTLY).A1-1.17.1 Calculate Total Prober Error Range (3). LOTX + TTLX, LOTX - TTLX = Total Prober X-Error Range (3)LOTY + TTLY, LOTY - TTLY = Total Prober Y-Error Range (3) A1-1.17.2 Suggested Graphs: X-Offset Y-OffsetLOTX + TTLX LOTY + TTLYLOTX LOTYLOTX - TTLX LOTY - TTLYAverage Die X-Offset (3) Average Die Y-Offset (3) A1-1.17.2.1 It is recommended to create on e graph illustrating the prober accuracy in X and one graph for Y. A1-1.18 Discussion of Graphs (one exa mple for X \[Figure X\] and one for Y \[Figure Y\])A1-1.18.1 Average Lot X-Offset is the va lue from Step 10. This number shows where the probe mark distributionis centered (the accuracy of the prober).A1-1.18.2 Average Lot X-Offset +3 is t he result from step 10 + the result from step 14A1-1.18.3 Average Lot X-Offset -3 is th e result from step 10  the result from step 14A1-1.18.4 These two lines show the Â± 3 range of your distribution. This describes the repeatability of the prober.NOTE: There will always be explainable and unexplainable accuracy and repeatability errors on a prober. If these two lines fallwithin your desired specification, you will probably not have any problems. The example graph for X-offset illustrates a well-behaved, or passing prober. The example graph for Y-offset, on the other hand, is representative of a prober which failed tomeet the desired accuracy specification. A1-1.18.5 The upper and lower desired s pecification limits have been added to the graphs.A1-1.18.6 The final piece of data added t o the graph is the Average Die Offset. This, as stated in Step 1, is verygood at illustrating any trends throughout the lot.

&lt;!-- Page 36 --&gt;

SEMI G78-0699 Â© SEMI 199919 A1-1.18.7 Tips for graph making: Add gridlines across the X-axis to separate wafers. Print all graphs (X and Y, different lots, different probers) with the same scale in X and Y. Add a legend to your graphs, so that they will be readable by your audience as well as yourself. Avg Lot X-OffsetAvg Lot X-Offset +3sAvg Lot X-Offset -3sLower Spec LimitUpper Spec LimitAvg Die X-Offset Figure 7X-Offset

&lt;!-- Page 37 --&gt;

SEMI G78-0699 Â© SEMI 1999 20 Avg Lot Y-OffsetAvg Lot Y-Offset +3sAvg Lot Y-Offset -3sLower Spec LimitUpper Spec LimitAverage Die Y-Offset Figure 8Y-Offset NOTICE: These standards do not purport to addresssafety issues, if any, associated with their use. It is theresponsibility of the user of these standards to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use.SEMI makes no warranties or representations as to thesuitability of the standards set forth herein for anyparticular application. The determination of thesuitability of the standard is solely the responsibility ofthe user. Users are cautioned to refer to manufacturersinstructions, product labels, product data sheets, andother relevant literature respecting any materialsmentioned herein. These standards are subject tochange without notice.The users attention is called to the possibility thatcompliance with this standard may require use ofcopyrighted material or of an invention covered bypatent rights. By publication of this standard, SEMItakes no position respecting the validity of any patentrights or copyrights asserted in connection with anyitem mentioned in this standard. Users of this standardare expressly advised that determination of any suchpatent rights or copyrights, and the risk of infringementof such rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 38 --&gt;

SEMI G79-0200 Â© SEMI 20001 SEMI G79-0200SPECIFICATION FOR OVERALL DIGITAL TIMING ACCURACY This specification was technically approved by the Global Automated Test Equipment Committee and is thedirect responsibility of the North American Automated Test Equipment Committee. Current edition approvedby the North American Regional Standards Committee on September 3, 1999. Initially available atwww.semi.org November 1999; to be published February 2000. 1 Purpose1.1 This standard is intended to pr ovide a minimumcommon definition of timing accuracy specificationsfor automatic semiconductor test equipment (ATE). 2 Scope2.1 The scope of this standard incl udes all semicon-ductor ATE capable of digital functional testing. Thisstandard does not include the following: test fixturing errors, device insertion errors, and ATE performance or capability beyond timingaccuracy.2.2 This standards overall timing accuracy (OTA)definition serves to simplify automatic test equipmentcomparisons and reduce specification ambiguity.2.3 This standard does not purport to address safetyissues, if any, associated with its use. It is the responsi-bility of the users of this standard to establish appro-priate safety and health practices and determine theapplicability of regulatory limitations prior to use. 3 Limitations3.1 Parameters associated with the following items arenot covered by the Overall Digital Timing AccuracySpecification: minimum driver pulse width, comparator bandwidth, I/O round trip delay, test fixturing errors, device insertion errors, time measurement unit accuracy, and ATE capability or performance beyond timingaccuracy. 4 Referenced StandardsNone. 5 Terminology5.1 Abbreviations and Acronyms5.1.1 ATE  automatic test equipm ent5.1.2 DUT  device under test5.1.3 NR  Non-return signal format5.1.4 RTx  return to zero, one or c omplement signalformat.5.1.5 SBx  surround by zero, one o r complementsignal format.5.1.6 Z  driver off (high impedanc e)5.2 Definitions5.2.1 device insertion errors  erro r influenced bydevice-input capacitance and/or terminations.5.2.2 edge  time delay created by an ATE delaygeneration resource.5.2.3 performance board  printed circuit board usedto interface the tester channels to the device under test.5.2.4 pin  tester channel5.2.5 reference load A  500 ohms in parallel with2.5pf (Â± 0.5pf) to ground5.2.6 reference load B  50 ohms t o ground5.2.7 reference load C  50 ohms to low (for driver z to high and high to ztransitions). 50 ohms to high (for driver z to low and low to ztransitions).5.2.8 strobe compare  monitor DU T output at asingle time point.5.2.9 test cycle  inverse of test pat tern executionfrequency.5.2.10 test fixturing errors  error in fluenced bymismatched signal path lengths, impedance discontinu-ities, lumped capacitance/inductance elements, and highfrequency loss due to skin effect or interconnects.5.2.11 window compare  monitor D UT continuouslyduring a time interval.

&lt;!-- Page 39 --&gt;

SEMI G79-0200 Â© SEMI 2000 2 NOTE 1: The term input as it appears in this documentrefers to the device under test. 6 Test Methods6.1 See Figure 1.NOTE 2: A verification procedure to complement this OverallDigital Timing Accuracy Specification is currently beingdeveloped as a SEMI draft document.6.2 Explanation of Figure 1  Th is figure is meant tographically describe Overall Timing Accuracy and itsconstituent components. Overall Timing Accuracy(OTA) is made up of three components, and bydefinition is the aggregate timing error comprised ofinput edge placement accuracy (see Section 7.1.1),output edge placement accuracy (see Section 7.1.2), andinput to output timing accuracy (see Section 7.1.3). Itsimportant to note that the OTA specification andassociated graphical representation shown in Figure 1 ismeant to encompass timing delay errors across multiplemachines, as well as multiple calibrations for a singlemachine over time.6.2.1 Our experience in dealing with multiple-pinautomated test systems reveals that not all input drivecircuits can place a drive edge at exactly the same pointin time relative to a common reference. The same istrue for output compare circuits when placing compareedges. Thus, these edges tend to have an (error)distribution around some average value relative to theirintended placement. This is due in part to the inherent anomalies associated with electronic circuits that make-up these edge placement elements. The distribution ofedge error is graphically shown for input (see Section7.1.1) and output edge (see Section 7.1.2) signals inFigure 1.6.2.2 Drive Input to Compare Outpu t TimingAccuracy (Section 7.1.3) can be described in differentways. It is easy to think of this parameter, per thedefinition given in this document, Section 7.1.3, assimply the relative time difference (skew) between thedrive delay timing error distribution and the comparedelay timing error distribution for a particular machine.But this parameter, once established for a machine, isnot necessarily constant. For example, this parametercan change from one calibration of a machine at aparticular time, to something different, as a result of asubsequent calibration of that same machine. As well,this parameter can also be considered as a machine tomachine accuracy parameter, not necessarily having thesame value between any two machines of the samekind.6.2.3 Thus, on each machine and at different points intime for the same machine the Drive Input to CompareOutput Timing skew can be uniquely different permachine. That difference being influenced by thevarious machine anomalies that contribute to machineerror including the not so perfect results of a periodicedge calibration. 7.1.2 Input to Output TimingAccuracy (7.1.3) Output Edge PlacementAccuracy (7.1.2) 7.1.3 Input Edge PlacementAccuracy (7.1.1) 7.1.1 Output delay timing error- For another machine,or a new spread for the same machine as a resultof a calibration. 7.1.2Output timing delayerror. ABOverall Timing Accuracy(+A, -B) Figure 1Overall Timing Accuracy

&lt;!-- Page 40 --&gt;

SEMI G79-0200 Â© SEMI 20003 6.2.4 Examination of the OTA defin ition in the con-text of Figure 1, that being the general case and not asingle point timing evaluation, reveals that the overalltiming accuracy time value is the time line indicated byA and the time line indicated by B. In a singlepoint AC timing evaluation, OTA is determined as adistribution of edges associated with time line A ortime line B, depending upon the relationship betweenthe drive edge values and compare edge values (seeSection 7.1.3) at that point in time. 7 Definitions7.1 Overall Timing Accuracy  a ggregate timingerror comprised of input edge placement accuracy,output edge placement accuracy and input to outputtiming accuracy. (See Figure 1.)7.1.1 Input Edge Placement Accurac y  DUT inputtiming error comprised of input timing delay error,input timing jitter and input transition time variation.7.1.1.1 Input Timing Delay Error @ 5 V  time delayerror at the midpoint of a 5V transition, with respect toan ideal delay (NIST traceable delay reference), usingany pin, any delay value, any input timing edge, anyformat (NR, Rtx, SBx), positive or negative transitionand any test cycle length.Conditions: delays are normalized to pin 1 (first tester pin),rising edge, NR format, @ 0ns; errors are normalized to the average of minimumand maximum of the error distribution; 1  reference load A; and physical reference point is a zero lengthinterconnect on the DUT side of a standardperformance board.7.1.1.2 Input Timing Delay Error @ 3 V  (same asSection 7.1.1.1 @ 3V)7.1.1.3 Input Timing Delay Error @ 1 V  (same asSection 7.1.1.1 @ 1V)7.1.1.4 Input Timing Jitter  short ter m (cycle tocycle) instability using any pin, any input timing edge,any format (NR, RTx, SBx).Conditions: error expressed as RMS value; reference load B; 1 Average of min and max of the error distribution is defined as:(min error + max error)/2. This can also be referred to as centerof spread.  physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard; and error referenced to corresponding transition ofprior cycle.7.1.1.5 Input Transition Time Variatio n @ 5V minimum and maximum rise and fall times of a 5Vinput signal transition using any pin.Conditions: referenced to the time variation between the 20%and 80% points of both positive and negativesignal transitions; reference load A; and physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard.7.1.1.6 Input Transition Time Variatio n @ 3V (same as Section 7.1.1.5 @ 3V)7.1.1.7 Input Transition Time Variatio n @ 1V (same as Section 7.1.1.5 @ 1V)7.1.2 Output Edge Placement Accur acy  DUToutput compare timing error comprised of output timingdelay error and output compare timing jitter.7.1.2.1 Output Timing Delay Error @ 5V  timedelay error at the detected midpoint of a 5V transition,with respect to an ideal delay (NIST traceable refer-ence), using any pin, any delay value, any comparetiming edge, window or strobe compare mode, expect Hor L, positive or negative transition and any test cyclelength.Conditions: measured with load circuit off or highimpedance; delays normalized to rising edge detected by pin 1(first tester pin), using strobe compare format,expect H @ 0ns; error normalized to the average of minimum andmaximum of the error distribution; and input signal: 50-ohm source, 05V step, &gt; 1V/ns,inserted at a zero length interconnect on the DUTside of a standard performance board.7.1.2.2 Output Timing Delay Error @ 3V (same asSection 7.1.2.1 using 3V input signal)7.1.2.3 Output Timing Delay Error @ 1V  (same asSection 7.1.2.1 using 1V input signal)

&lt;!-- Page 41 --&gt;

SEMI G79-0200 Â© SEMI 2000 4 7.1.2.4 Output Timing Jitter short te rm (cycle tocycle) instability using any pin, any compare timingedge, window or strobe compare mode, expect H or L.Conditions: error expressed as RMS value; physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard; and jitter referenced to an independent synchronoustrigger.7.1.3 Input to Output Timing Accura cy  relativetime difference between the average of minimum andmaximum drive input delay timing and the average ofminimum and maximum compare output delay timing.7.1.3.1 Input to Output Timing Error @ 5V  relativetime difference between the average of minimum andmaximum input delay timing error @ 5V (Section7.1.1.1) and the average of minimum and maximumoutput timing delay error @ 5V (Section 7.1.2.1).Conditions: (same as Sections 7.1.1.1 and 7.1.2.1).7.1.3.2 Input to Output Timing Error @ 3V  same asSection 7.1.3.1 using 3V input signal and definitions/conditions specified in Sections 7.1.1.2 and 7.1.2.2.7.1.3.3 Input to Output Timing Error @ 1V  same asSection 7.1.3.1 using 1V input signal and definitions/conditions specified in Sections 7.1.1.3 and 7.1.2.3.7.1.4 High Speed Clock Accuracy  DUT high speedclock input timing error (if different than normal testerinput channels) comprised of high speed clock delayerror, high speed clock self-trigger cycle jitter, highspeed clock self-trigger phase jitter and high speedclock transition time variation.7.1.4.1 High Speed Clock Delay Error @ 5V  timedelay at the midpoint of a 5V transition, with respect toan ideal delay (NIST traceable delay reference), usingany pin, any delay value, any input timing edge, RTZformat, and any test cycle length.Conditions: delays are normalized to pin 1 (first tester pin),rising edge, NR format, @ 0ns; errors are normalized to the average of minimumand maximum of the error distribution; reference load A; and  physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard.7.1.4.2 High Speed Clock Delay Error @ 3V  (sameas Section 7.1.4.1 @ 3V)7.1.4.3 High Speed Clock Delay Error @ 1V  (sameas 7.1.4.1 @ 1V)7.1.4.4 High Speed Clock Self-trigger Cycle Jitter short term instability using any high speed clock pin,from a rising clock edge to the next rising clock edge,or falling clock edge to the next falling clock edge.Conditions: error expressed as RMS value; reference load B; and physical reference point is a zero lengthinterconnect on the DUT side of a standardperformance board.7.1.4.5 High Speed Clock Self-trigger Phase Jitter short term instability using any high speed clock pin,from a rising clock edge to the next falling clock edge,or falling clock edge to the next rising clock edge.Conditions: error expressed as RMS value; reference load B; and physical reference point is a zero lengthinterconnect on the DUT side of a standardperformance board.7.1.4.6 High Speed Clock Transition T ime Variation@ 5V  minimum and maximum rise and fall times ofa 5V input signal transition using any high speed clockpin.Conditions: referenced to the 20% and 80% points of a positiveand negative signal transition; reference load A; and physical reference point is a zero lengthinterconnect on the DUT side of a standard.7.1.4.7 High Speed Clock Transition T ime Variation@ 3V  (same as Section 7.1.4.6 @ 3V)7.1.4.8 High Speed Clock Transition T ime Variation@ 1V  (same as Section 7.1.4.6 @ 1V)7.1.5 Input Timing Delay Error for Z to DriveHigh/Low  Time delay error at the midpoint of adriver transition from Z to high/low, with respect to anideal delay, using any pin, any delay value, any Z

&lt;!-- Page 42 --&gt;

SEMI G79-0200 Â© SEMI 20005 control timing edge, any Z transition format, and anytest cycle length.NOTE 3: This definition does not include I/O timingrestrictions imposed by the round trip delay between the testerelectronics and the DUT.Conditions: delays are normalized to pin1 (first tester pin),rising edge, NR format, 5V, @ 0ns; errors are normalized to the average of minimumand maximum of the error distribution; reference load C; and physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard.7.1.6 Input Timing Delay Error for D rive High/Low toZ  Time delay error at the midpoint of a drivertransition from high/low to Z, with respect to an idealdelay, using any pin, any delay value, any Z controltiming edge, any Z transition format, and any test cyclelength.NOTE 4: This definition does not include I/O timingrestrictions imposed by the round trip delay between the testerelectronics and the DUT.Conditions: delays are normalized to pin1 (first tester pin),rising edge, NR format, 5V, @ 0ns; errors are normalized to the average of minimumand maximum of the error distribution; reference load C; and physical reference point is a zero length intercon-nect on the DUT side of a standard performanceboard. NOTICE: SEMI makes no warranties or represent-ations as to the suitability of the standard set forthherein for any particular application. The determinationof the suitability of the standard is solely theresponsibility of the user. Users are cautioned to referto manufacturers instructions, product labels, productdata sheets, and other relevant literature respecting anymaterials mentioned herein. These standards aresubject to change without notice.The users attention is called to the possibility thatcompliance with this standard may require use of copy-righted material or of an invention covered by patentrights. By publication of this standard, SEMI takes noposition respecting the validity of any patent rights orcopyrights asserted in connection with any item mentioned in this standard. Users of this standard areexpressly advised that determination of any such patentrights or copyrights, and the risk of infringement ofsuch rights, are entirely their own responsibility. Copyright by SEMIÂ® (Semiconductor Equipment and MaterialsInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction ofthe contents in whole or in part is forbidden without express writtenconsent of SEMI.

&lt;!-- Page 43 --&gt;

SEMI G80-0200 Â© SEMI 20001 SEMI G80-0200TEST METHOD FOR THE ANALYSIS OF OVERALL DIGITAL TIMINGACCURACY FOR AUTOMATED TEST EQUIPMENT This test method was technically approved by the Global Automated Test Equipment Committee and is thedirect responsibility of the North American Automated Test Equipment Committee. Current edition approvedby the North American Regional Standards Committee on September 3, 1999. Initially available atwww.semi.org December 1999; to be published February 2000. 1 Purpose1.1 This procedure will define a st andard processwhereby any logic integrated circuit (IC) ATE systemcan be evaluated for parameters that makeup an ACtiming accuracy specification.1.2 Application of this procedure w ill simplify ATEcomparisons, reduce specification ambiguity, simplifyuser acceptance procedures, simplify ATE performancemonitoring, and provide a common validation criteriafor ATE suppliers. 2 Scope2.1 This procedure is intended for analysis of timingaccuracy specifications for all semiconductor automatictest equipment (ATE) capable of digital functionaltesting. The extent of the analysis includes overalltiming accuracy and the primary components of overalltiming accuracy as defined in the definition section ofthis document.2.2 This procedure does not includ e analysis of thefollowing parameters associated with ATE timingaccuracy: minimum driver pulse width, comparator bandwidth, I/O round trip delay, test fixturing errors, device insertion errors, time measurement unit (TMU) accuracy, and ATE capability or performance beyond AC timingaccuracy.2.3 Application of this procedure c an reduceequipment acceptance time resulting in savings for boththe end-users and ATE suppliers.2.4 This standard does not purport to address safetyissues, if any, associated with its use. It is theresponsibility of the users of this standard to establishappropriate safety and health practices and determinethe applicability of regulatory limitations prior to use. 3 Limitations3.1 The following limitations are i nherent to thisprocedure:3.1.1 The tolerances of each measur ement used in theprocedure are listed in each test, where appropriate.3.1.2 The verification methods do n ot include varyingenvironmental conditions, so results may not reflectperformance at environmental limits.3.1.2.1 Due to execution time limits, t he verificationprocedure does not represent an exhaustive analysis.The number of data points analyzed is intended to pro-vide a minimum representative assessment of AC tim-ing accuracy parameters in a practical amount of time.3.1.3 This method uses only edge co mpare mode andnon-multiplexed operation in providing a minimumrepresentative assessment of AC timing accuracy.3.1.4 This method does not determin e the effects thatduty cycle variations have on AC timing accuracy.3.1.5 Not being an exhaustive analy sis this methodavoids comprehensive testing as might be expected forcomplex AC timing functions such as on-the-fly (OTF)timing. This method was defined with the intention ofkeeping the data gathering practical such thatmeaningful results are obtained in a reasonable amountof time. In the case of timing-on-the fly a routine iscontained in this method and can be used as a referenceparameter for comparative purposes when systems withon-the-fly timing are analyzed. Thus only the mostfundamental AC timing results are produced and OTFtiming is not included as part of the overall timingaccuracy (OTA) results.3.1.6 Discretion is advised when int erpreting OTAresults obtained from this method. Self-analysis cannotallow for all error components to be isolated. Thus good(compliant) method results should be viewed with cau-tion as potentially compliant. On the other hand, poor(non-compliant) method results are a strong indicationthat the system under evaluation is questionableregarding its accuracy and most likely non-compliant.

&lt;!-- Page 44 --&gt;

SEMI G80-0200 Â© SEMI 2000 2 4 Referenced Standards4.1 SEMI StandardSEMI G79  Specification for Overall Digital TimingAccuracy 5 Terminology5.1 Abbreviations and Acronyms5.1.1 11  tester output driver high level5.1.2 0 2  tester output driver low l evel5.1.3 ATE  automated test equipment5.1.4 DUT  device under test5.1.5 H 3  tester input comparator e xpect high level.5.1.6 L4  tester input comparator ex pect low level.5.1.7 n  highest pin/channel numb er, and Pin 1 refers to the lowest pin/channel number.5.1.8 NR  non-return signal forma t5.1.9 RTO  return to one signal fo rmat.5.1.10 RTZ  return to zero signal fo rmat.5.1.11 SBC  surround by complement signal format.5.1.12 Z  tester output driver high i mpedance (off)state.5.2 Definitions5.2.1 device insertion errors  erro r influenced bydevice-input capacitance and/or terminations.5.2.2 edge  time delay created by an ATE delaygeneration resource.5.2.3 high bandwidth oscilloscope  digital samplingoscilloscope with &gt; 10 GHz bandwidth, using probeswith &gt; 1 GHz bandwidth, 500 ohm input impedance,2.5pF Â± 0.5pF input capacitance and &lt; 0.125" groundlead.5.2.4 pin  tester channel5.2.5 performance board  printed circuit board usedto interface the tester channels to the device under test.5.2.6 test fixturing errors  error in fluenced by mis-matched signal path lengths, impedance discontinuities,lumped capacitance/inductance elements, and highfrequency loss due to skin effect or interconnects. 1 This convention is not universal. Sometimes a H is used.2 This convention is not universal. Sometimes a L is used3 This convention is not universal. Sometimes a 1 is used.4 This convention is not universal. Sometimes a 0 is used. 5.2.7 window compare  monitor d evice contin-uously during a time interval.5.2.8 zero\_reference\_measurement  oscilloscopemeasurement of the midpoint of a 03v NR signalrising edge with delay = 0s. This is an arbitraryreference signal selected by the user of this method.The method user is free to choose a convenientreference signal that will allow consistent use of thatsignal for making edge placement timing measurementsduring tests described in level 2 of this procedure. 6 Summary of Method6.1 This procedure provides a hier archical, genericmethod of analyzing ATE timing accuracy. Thehierarchy supports two levels of specification analysis.Broad, composite net results are available by using theATE for self-analysis in Level 1.6.2 At this level, a large amount o f data can be effi-ciently collected, representing the net conformance tooverall timing accuracy specifications. This technique,however, precludes isolation and detailed analysis ofspecific accuracy components. Therefore, a secondlevel of analysis, incorporating external instruments isincluded. While the first level provides efficient, broadanalysis, the second level provides less efficient,detailed analysis.6.3 Results from the analyses are s aved in a standardformat to facilitate further use for application specificdata reduction. The minimum format is:test #, channel #, min value, max value 6.3.1 Verification Procedure Summa ry6.3.1.1 Level 1 ATE Self-Analysis Highly Efficient Broad Scope Moderate Error Observability Drive Input to Compare Output Tests 3 Voltages 2 Pin Directions 503 Test Cycles 5  503 Pulse Widths 12 Transitions 6  4 Formats Extended Delay Tests 5 Reference Figure 3.6 Reference Figure 2.

&lt;!-- Page 45 --&gt;

SEMI G80-0200 Â© SEMI 20003  Drive Z-State Tests Multiple Period Tests6.3.1.2 Level 2 External Measurement s Inefficient w/o Automation Focused Scope Good Error Observability Drive (input) Timing Test Compare (output) Timing Test Driver Rise Time Test Drive (input) Timing Cycle Jitter Test High Speed Clock Test 7 Requirements7.1 Acceptance Tests  Before in itiating the testprocess, the ATE under evaluation is to be certified bya representative of the manufacturer or end-user to befully operational.7.2 Personnel Qualification  Th e individual(s)operating the ATE under evaluation must be certified orotherwise qualified to operate this equipment, and befamiliar with the procedures for performing the analysiscalled-out in this document.7.3 Supplemental Equipment  T he following equip-ment is required: A digital sampling oscilloscope with&gt; 10 GHz bandwidth, probes with &gt; 1 GHz bandwidth,500 ohm input impedance, 2.5 pF Â± 0.5pF inputcapacitance, and &lt; 0.125" ground lead. It is importantthat this equipment requirement step be met. Tolerancescalled-out in various steps of this procedure werechosen to be consistent with the general equipmentspecified in this equipment specification requirement.7.4 This Procedure  It is highly recommended thatthe user of this method read this document (SEMI G80)in its entirety.7.5 System  Test system usage will be available ona continuous basis and uninterrupted during the allottedtime needed to perform this timing analysis procedure.7.6 Application Program  It is r equired that anapplication program be written to perform the stepscalled-out in this procedure. That program will act as ameans of reliable and consistent interaction between thetester and supplemental equipment. In so executing,that program will also facilitate the data collectionprocess that will ultimately lead to the timing analysisconclusions this procedure produces. 7.7 The Method  The recommen ded procedure, con-tained primarily in Section 10 of this document, is gen-erically written and will serve as a guide in producingthe required program, written in the test applicationsoftware language of the system under evaluation.7.8 ATE System Performance (Loa d) Boards  Tocollect data two performance/load boards will berequired. For one of these performance boards it isrecommended that adjacent tester channels be shortedtogether with minimum and equal length intercon-nections. This board will facilitate the data collectionprocess for Level 1 and in part for Level 2. The secondboard is to have an open driver to comparatorconnection and will be used for Level 2 drive inputtiming tests. Reference Figures 1 and 4.7.9 Exceptions  It is expected th at the user of thismethod execute the procedures as described in thisdocument. If the method user should choose to deviatefrom the procedures recommended in this document itis expected that an appropriate description of thatdeviation be entered in the EXCEPTIONS PAGEprovided in Appendix 3. 8 Test Conditions8.1 Environmental  It is a requir ement that theprocedure called-out in this document be executedwithin the intended environmental operating conditionsspecified by the equipment supplier. Operatingtemperature requirements specified by the equipmentsupplier must be maintained.8.2 Optional Execution  The use r of this proceduremay consider rerunning this procedure at environmental(temperature) extremes other than nominal.8.3 Warm-up Period  It is essen tial that allequipment used or under evaluation be allowed towarm-up in accordance with the manufacturersspecified requirements for equipment stabilization.8.4 Optional Data Collection  D ata may be takenimmediately after equipment calibration. However, theuser of this procedure may wish to take additional dataat subsequent time intervals, but within the known goodcalibration window for the system under evaluation. 9 Preparation of Apparatus9.1 Equipment Configuration  T he equipment underevaluation must be configured for its normal andintended operation. No special considerations such asadditional cooling or removal of equipment skins are tobe undertaken.9.2 Equipment Calibration  The equipment underevaluation must be fully calibrated before this proce-dure is executed. No special calibration is to be

&lt;!-- Page 46 --&gt;

SEMI G80-0200 Â© SEMI 2000 4 performed and the equipment is to be configured fornormal and intended operation.9.3 Supplemental Equipment Calib ration  Externalequipment used for level 2 data collection in thisprocedure must be verified for proper calibration. 10 Test Method Procedure10.1 The procedure is comprised of Level 1 tests andLevel 2 tests. Any ATE capability described in thefollowing tests that is not available on the ATE underanalysis is not required for compliance to theprocedure, but should be noted in the verificationresults Table 1 and Table 2.10.2 Each test system is different; t hus this procedureis generic. Regardless, it will provide comprehensiveresults when the specific application is created usingthis procedure as a guide. Per the requirements, a loadboard and application program written to accommodatethe procedure should be in place when the procedure isexecuted. This procedure is to be executed per therequirements outlined in Section 7 of this document.When these requirements are met, the following stepswill comprise the step by step process for execution ofthis Test Method: Adjacent pins shorted together Pin n Pin n+1 ShortPin nDriver Receiver Pin n+1Driver Receiver Tester Performanceboard Pairs of adjacent tester pins are shorted together with aminimum length interconnect on the performance board. Figure 1Level 1 Verification 1. Install the performance board. 2. Power up the system and supplemental equipment,allow adequate time for stabilization.3. Load the appropriate application program thatrepresents the embodiment of the procedure called outin Sections 10.3.1, 10.3.4, 10.3.5, and 10.3.6 for Level1 as well as Sections 10.4.1, 10.4.2, 10.4.3, 10.4.4,10.4.5, and 10.4.6 for Level 2.4. Execute the method to completion. The applicationprogram can capture the data for Level 1 and Level 2and store that for later analysis.5. This procedure calls for various time measurementsto be made at specified voltage points or signal levels.The user is encouraged to maintain these values to keepthe method results constants when system to systemcomparisons are being made. Regardless, he is free toadjust these measurement points or levels to accommo-date specific integrated circuit technology requirementsimportant to that product and the system beinganalyzed. When that occurs documentation of thoseprocedure variations must be entered in Appendix 3(Exceptions Page).6. Best results from this procedure are achieved if aconsistent measurement methodology is maintained.This is important when making time measurementsrelative to a particular transition point on a signal edge.This method recommends that when signal measure-ments are specified at a particular transition point, i.e.,50%, that this point on the edge be determined relativeto the 0% or 100% steady state levels displayed on theoscilloscope, after any aberrations due to the transitionhave expired. A tester reference channel, the lowestchannel, should be used to set the measurement point(s)and then consistently used as the basis for subsequentmeasurements for the remaining tester channels.7. Data Analysis  Analyze the captured data andmake the appropriate data entries to Table 1, providedin this method document.8. When this method execution is complete, documentall method exceptions in the EXCEPTIONS section ofthis document (Appendix 3).9. Results  Data entry to Table 2. Make theappropriate data entries to Table 2, provided in thismethod document and supplemented with examplescontained in Appendix 2. 10.2.1 Level 1 requires no external eq uipment forcompletion, whereas Level 2 does require use ofexternal equipment. The user is free to implement thisprocedure through total manual intervention. On theother hand, the user may choose to apply an automatedor robotic approach to data collection for Level 2.Regardless, the user is advised that tester and external

&lt;!-- Page 47 --&gt;

SEMI G80-0200 Â© SEMI 20005 equipment interaction accommodated by the applicationprogram is necessary for data collection at Level 2.10.3 Level 1 Tests  Level 1 tests a re intended toefficiently gather a large amount of data by takingadvantage of the self-analysis ability of the ATE. Thisis accomplished by shorting adjacent tester channelstogether on a performance board with minimum, equallength interconnections, and using one channel to testthe other. Reference Figure 1. Execution speed andsystem resource coverage are of primary importance forLevel 1. Level 1 is intended to analyze specificationconformance as opposed to diagnose system failures.All measurements are normalized to zero in order tofacilitate subsequent data reduction/analysis. Level 1 isintended to collect data only. Data reduction andprocessing are to be done off-line in order to maximizedata collection efficiency.10.3.1 Timing Linearity Test  This test is used toestablish drive input to compare output timing accuracyby stretching the test cycle in minimum cycleprogramming increments while using fixed percentagedelays and pulse widths as the method sweeps throughvarious timing conditions. The test pattern should bewritten to switch all even or odd pins simultaneously,and for all transitions and associated strobes to occur atleast 100 times for each data point.10.3.2 For clarification all drive edge s are detected inparallel in pairs. The intention is to sweep the compareedge and detect the earliest occurrence of a drive edgewith the latest compare edge, as well as detect the latestoccurrence of a drive edge with the earliest compareedge. SBC Example For pulse width = 33.3% (SBCformat) all formats start at 25% of theprogrammed test cycle. 25% 33% 33% 25% 50% 75% 100%0 DD DD Data 1 Data 0NR RTZ RTOSBC TransitionsData 1 Data 01 12 00 23 3total: 6 6Transitions Figure 2SBC Example and Transitions 10.3.3 The following Test Cycle Exa mple and nestedloop outline describes the test flow:for amplitude = 1V, 3V, 5Vfor direction =odd\_pins\_drive\_&\_even\_pins\_compare toeven\_pins\_drive\_&\_odd\_pins\_comparefor test\_cycle = min\_cycle to \[min\_cycle +500\*cycle\_resolution\] bycycle\_resolution, 3x min\_cycle, 10x min cyclefor pulse width = 50% (RTZ/RTO formats)= 33.3% (SBC format)= don't care (NR format)for format = NR, RTZ, RTO, SBC (NOTE 1: allformats start at 25% of the programmed testcycle)for all format transitions (pattern data 0 and 1)detect earliest occurrence of formattransition midpoint with the latestcompare pindetect latest occurrence of format transitionmidpoint with the earliest compare pinerror = (latest occurrence - earliestoccurrence)end transitionsend formatend pulse widthend test\_cycleend directionend amplitude

&lt;!-- Page 48 --&gt;

SEMI G80-0200 Â© SEMI 2000 6 0 10ns 35ns 1 cycle: 3X = 30ns 1 cycle: 10X = 100nsTotal of 503 cycles. The intention of the last two cycles isto define a period that is far beyond the minimum period. Period resolution: 50psMinimum Period Cycle: 10ns 10ns to (10ns + 25ns) by 50ps 501 cycles: For test\_cycle = min\_cycle to \[min\_cycle + 500\*cycleresolution\] by cycle\_resolution, 3Xmin\_cycle, 10x min\_cycle. 30ns100ns Example: Figure 3Test Cycle Example 10.3.4 Extended Delay Test  This t est is used toestablish drive input to compare output timing accuracywhen timing generator delay values are programmedbeyond the length of the test cycle. Driver input delaysare programmed to occur in subsequent test cycles anddetected with compare delays originating in the corres-ponding subsequent test cycle. The intention is thesame as Section 10.3.1 with the exception that edgesare programmed into a subsequent cycle. Conditionssuch as formats and voltages have been reduced to keepthe amount of data collected down to a reasonable level.10.3.4.1 The following nested loop out line describesthe test flow:for amplitude = 3Vfor direction =odd\_pins\_drive\_&\_even\_pins\_compare toeven\_pins\_drive\_&\_odd\_pins\_comparefor test\_cycle = min to 10\*min by 0.1\*minfor format = NRfor format\_delay = test\_cycle to max\_delay by0.25\*test\_cycle (max delay is beyond the cycleboundary)detect earliest occurrence of formattransition midpoint with the latestcompare pin using pattern expectdata shifted into the appropriate cycledetect latest occurrence of format transitionmidpoint with the earliest compare pinusing pattern expect data shifted intothe appropriate cycleerror = (latest occurrence - earliestoccurrence)end delaysend formatend test cyclesend directionsend amplitude 10.3.5 Driver Z State Test  This tes t verifies thetiming accuracy of tester driver transitions from Z to1/0 and from 1/0 to Z. Driver inputs are programmed totransition to and from Z and 1/0 while being loadedwith 50 ohms terminated to drive 1 for Z to 0 and 0 toZ, and 50 ohms terminated to drive 0 for Z to 1 and 1 toZ 7 (reference load C). The following nested loopoutline describes the test flow:for amplitude = 3Vfor direction =odd\_pins\_drive\_&\_even\_pins\_compare toeven\_pins\_drive\_&\_odd\_pins\_comparefor test\_cycle = 5\*min\_cyclefor format\_delay = 50%for format = NRdetect earliest occurrence of Z to low tran-sition at scaled midpoint with compare pinsdetect latest occurrence of Z to low tran-sition at scaled midpoint with compare pinserror=(latest occurrence - earliest occurrence)detect earliest occurrence of Z to 1 tran-sition at scaled midpoint with compare pinsdetect latest occurrence of Z to 1 transitionat scaled midpoint with compare pinserror = (latest occurrence - earliest occur-rence)detect earliest occurrence of 0 to Z transitionat scaled midpoint with compare pinsdetect latest occurrence of 0 to Z transition atscaled midpoint with compare pinserror = (latest occurrence - earliest occur-rence)detect earliest occurrence of 1 to Z tran-sition at scaled midpoint with compare pinsdetect latest occurrence of 1 to Z transitionat scaled midpoint with compare pinserror = (latest occurrence - earliest occur-rence)end formatend format\_delayend test\_cycleend directionend amplitude 10.3.6 Multiple Period Test 8  This is an optional testto be run only if the ATE supports dynamic (or on-the-fly) time set switching. This test intention is similarto Section 10.3.1 and 10.3.4 (timing linearity andextended delay tests) except that the test period anddelay changes are generated dynamically within a 7 Tying two drivers together or connecting a resistor to a logic point isacceptable. Note: Load C: 50 ohms to low for driver z to high and high to ztransitions. And 50 ohms to high for driver z to low and low to z transitions.8 This algorithm requires 64 time sets. If the equipment does not have 64 timesets, adjust the algorithm to accommodate the amount available and note thedifferences on the exception page, Appendix 3.

&lt;!-- Page 49 --&gt;

SEMI G80-0200 Â© SEMI 20007 single test pattern burst. The following nested loopoutline describes the test flow:for amplitude = 1V, 3V, 5Vfor direction =odd\_pins\_drive\_&\_even\_pins\_compare toeven\_pins\_drive\_&\_odd\_pins\_compareexecute single pattern with the followingdynamic changes: TestCycleDriveFormatFormatOffsetPulseWidthDriveDataCompareOffsetExpectDatamin SBC 20% 33% 1 53% Hmin SBC 20% 33% 1 86% Lmin SBC 20% 33% 0 53% Lmin SBC 20% 33% 0 86% Hmin SBC 20% 33% 1 20% L..min SBC 20% 33% 0 20% H64\*min SBC 20% 33% 1 53% H64\*min SBC 20% 33% 1 86% L64\*min SBC 20% 33% 0 53% L64\*min SBC 20% 33% 0 86% H64\*min SBC 20% 33% 1 20% L64\*min SBC 20% 33% 0 20% H2\*min SBC 20% 33% 1 53% H2\*min SBC 20% 33% 1 86% L2\*min SBC 20% 33% 0 53% L2\*min SBC 20% 33% 0 86% H2\*min SBC 20% 33% 1 20% L2\*min SBC 20% 33% 0 20% H63\*min SBC 20% 33% 1 53% H63\*min SBC 20% 33% 1 86% L63\*min SBC 20% 33% 0 53% L63\*min SBC 20% 33% 0 86% H63\*min SBC 20% 33% 1 20% L63\*min SBC 20% 33% 0 20% H..32\*min SBC 20% 33% 1 53% H32\*min SBC 20% 33% 1 86% L32\*min SBC 20% 33% 0 53% L32\*min SBC 20% 33% 0 86% H32\*min SBC 20% 33% 1 20% L32\*min SBC 20% 33% 0 20% Hdetect earliest occurrence of formattransition midpoint with the latestcompare pindetect latest occurrence of format transitionmidpoint with the earliest compare pinerror = (latest occurrence - earliest occurrence)end directionend amplitude Pairs of adjacent tester pins can be shorted togetherwith a minimum length interconnect on theperformance board. A reference for the oscilloscope measurement isrequired. That reference can be any signalsynchronized to the test system's timing. Thereference signal chosen should be consistent andstable. Examples of this may be another tester pin ormaster oscillator reference signal. Pin nDriver Receiver Pin n+1Driver Receiver NOTE 1: The user of this method may find improveddriver signal attributes using an open circuitperformance board, versus the shorted boardindicated here for Level 2 Drive Input Timing Errordata collection. On the other hand the shortedperformance board, using the driver as the signalsource, is a viable approach for the Compare OutputTiming Error Test. Regardless, the user mayoptionally choose to use a pulse generator as thesignal source for the Compare Output Timing Errortest. The 50-ohm pulse generator must have edgespeeds that are comparable to the driver it isreplacing. Test setup conditions and the pulsegenerator rise time employed must be documented onthe exception page (Appendix 3). Oscilloscope Short (SeeNOTE 1.) Tester Performanceboard Figure 4Level 2 Verification 10.4 Level 2 Tests  The efficiency of data collectionwith Level 1 tests may preclude isolation of certainspecification components. The self-analysis proceduresmay also mask some error terms that contribute to otherspecification components. Therefore, Level 2 modulesare intended to supplement Level 1 results by usingexternal instruments to distinguish individualspecification components and provide detailed analysis

&lt;!-- Page 50 --&gt;

SEMI G80-0200 Â© SEMI 2000 8 of potentially masked results. The use of externalinstruments facilitates independent observation ofindividual parameters, but requires physical movementof a probe (unless automated with robotics), whichresults in less efficient data collection. ReferenceFigure 4.10.4.1 Drive Input Timing Error Test  Since thedriver input timing error cannot be distinguished fromcompare output timing error with Level 1 tests 9 anexternal instrument must be used to isolate the driverinput timing error from compare output timing error.An external instrument is also required to identify pinto pin skew beyond adjacent pins, since Level 1 onlyuses adjacent pin pairs for analysis. This requiresindependent measurements of representative driverinput timing conditions. The reference formeasurement of driver input timing error is a highbandwidth-digital sampling oscilloscope. Exhaustivetesting of all pins is impractical, so a reduced set ofrepresentative conditions is used. A non-binary pinsampling increment is used to ensure that traditionalbinary architectural boundaries are crossed. Thetolerance for the driver input timing error test is Â±20ps10 due to the tester/instrument interaction using ageneric measurement method. The following nestedloop outline describes the test flow:for amplitude = 3Vfor pin = 1 to n by 3for test\_cycle = min, 2\*min, 3\*min, 10\*minfor format\_delay = 50% of test cyclefor format = NR, RTZ, RTO, SBCfor all format transitionsdetect midpoint of drive transition withoscilloscope (averaging = 8)error = (measured\_delay - pro-grammed\_format\_edge\_time -zero\_reference\_measurement)end transitionsend formatend format\_delayend test\_cycleend pinend amplitude 10.4.2 Compare Output Timing Error Test  Sincethe compare output timing error cannot be distinguishedfrom driver input timing error with Level 1 tests, anexternal reference must be used to isolate compareoutput timing error from driver input timing error. Thisrequires independent measurement of representative 9 See APPENDIX 2, Section A2-1.3 and Appendix 2, Examples for anexplanation.10 When recording measurements, data log all measurements as they are takenfrom the measurement equipment and show the associated equipment toleranceas a separate entity. compare timing conditions. Each tester driver is usedto provide a synchronous reference signal by shortingadjacent tester channels together on a performanceboard with minimum, equal length interconnections.The actual delay of the driver signal is verified with ahigh bandwidth-digital sampling oscilloscope. (SeeFigure 4.)NOTE 2: If a signal reflection is present at the midpoint of theobserved signal (due to a long distance from the performanceboard to the tester receiver), then the 25% point of thereference driver waveform should be used, instead of themidpoint - as specified below. 10.4.2.1 Exhaustive testing of all pins i s impractical,so a reduced set of representative conditions are used.A non-binary pin sampling increment is used to ensurethat traditional binary architectural boundaries arecrossed.10.4.2.2 The following nested loop out line describesthe test flow:for amplitude = 3Vfor pin = 1 to n by 3for test\_cycle = min, 2\*min, 3\*min, 10\*minfor format\_delay = 50% of test\_cyclefor format = NRfor edge = rising, fallingdetect midpoint of NR drive signal withoscilloscope (averaging = 8)detect midpoint of drive transition withcomparator (strobe compare mode)error = (measured\_delay - pro-grammed\_compare\_delay -zero\_reference\_measurement)end edgeend formatend format\_delayend test\_cycleend pinend amplitudeNOTE 3: Midpoint detection of the NR drive signal should bedone via a compare edge sweep technique. 10.4.3 Driver Transition Time Test  Since drivertransition time errors can be masked by compare timingerrors and comparator bandwidth limitations, anexternal instrument is required to measure drivertransition time errors. The reference used for drivertransition time measurements is a high bandwidth-digital sampling oscilloscope.10.4.3.1 The tolerance for driver transit ion timemeasurements is Â± 150ps11 due to the tester/instrument 11 This 150ps tolerance has been extended beyond 20ps due to levelsensitivities associated with oscilloscopes and typical bandwidthvariations in oscilloscope probes rendering transition time measurementsless accurate.

</PdfSplitView>
