# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../rtl" \
"../../../../../rtl/branch_unit.v" \
"../../../../../rtl/bench/tb_branch_unit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
