# Benchmark "fork_type" written by ABC on Sat Oct 19 00:45:20 2024
.model fork_type
.inputs clk rst ins ins_valid outs_ready[0] outs_ready[1] outs_ready[2] \
 outs_ready[3] outs_ready[4] outs_ready[5] outs_ready[6] outs_ready[7] \
 outs_ready[8] outs_ready[9]
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs_valid[0] outs_valid[1] outs_valid[2] \
 outs_valid[3] outs_valid[4] outs_valid[5] outs_valid[6] outs_valid[7] \
 outs_valid[8] outs_valid[9]

.latch        n72 control.regBlock[0].regblock.transmitValue  1
.latch        n77 control.regBlock[1].regblock.transmitValue  1
.latch        n82 control.regBlock[2].regblock.transmitValue  1
.latch        n87 control.regBlock[3].regblock.transmitValue  1
.latch        n92 control.regBlock[4].regblock.transmitValue  1
.latch        n97 control.regBlock[5].regblock.transmitValue  1
.latch       n102 control.regBlock[6].regblock.transmitValue  1
.latch       n107 control.regBlock[7].regblock.transmitValue  1
.latch       n112 control.regBlock[8].regblock.transmitValue  1
.latch       n117 control.regBlock[9].regblock.transmitValue  1

.names outs_ready[6] control.regBlock[6].regblock.transmitValue new_n66
01 1
.names outs_ready[7] control.regBlock[7].regblock.transmitValue new_n67
01 1
.names outs_ready[8] control.regBlock[8].regblock.transmitValue new_n68
01 1
.names outs_ready[9] control.regBlock[9].regblock.transmitValue new_n69
01 1
.names outs_ready[0] control.regBlock[0].regblock.transmitValue new_n70
01 1
.names outs_ready[1] control.regBlock[1].regblock.transmitValue new_n71
01 1
.names outs_ready[2] control.regBlock[2].regblock.transmitValue new_n72_1
01 1
.names outs_ready[3] control.regBlock[3].regblock.transmitValue new_n73
01 1
.names outs_ready[4] control.regBlock[4].regblock.transmitValue new_n74
01 1
.names outs_ready[5] control.regBlock[5].regblock.transmitValue new_n75
01 1
.names new_n66 new_n67 new_n76
00 1
.names new_n68 new_n69 new_n77_1
00 1
.names new_n70 new_n71 new_n78
00 1
.names new_n72_1 new_n73 new_n79
00 1
.names new_n74 new_n75 new_n80
00 1
.names new_n79 new_n80 new_n81
11 1
.names new_n77_1 new_n78 new_n82_1
11 1
.names new_n76 new_n82_1 new_n83
11 1
.names new_n81 new_n83 ins_ready
11 1
.names ins_valid control.regBlock[0].regblock.transmitValue outs_valid[0]
11 1
.names ins_valid control.regBlock[1].regblock.transmitValue outs_valid[1]
11 1
.names ins_valid control.regBlock[2].regblock.transmitValue outs_valid[2]
11 1
.names ins_valid control.regBlock[3].regblock.transmitValue outs_valid[3]
11 1
.names ins_valid control.regBlock[4].regblock.transmitValue outs_valid[4]
11 1
.names ins_valid control.regBlock[5].regblock.transmitValue outs_valid[5]
11 1
.names ins_valid control.regBlock[6].regblock.transmitValue outs_valid[6]
11 1
.names ins_valid control.regBlock[7].regblock.transmitValue outs_valid[7]
11 1
.names ins_valid control.regBlock[8].regblock.transmitValue outs_valid[8]
11 1
.names ins_valid control.regBlock[9].regblock.transmitValue outs_valid[9]
11 1
.names ins_valid ins_ready new_n95
10 1
.names rst new_n70 new_n96
00 1
.names new_n95 new_n96 n72
11 0
.names rst new_n71 new_n98
00 1
.names new_n95 new_n98 n77
11 0
.names rst new_n72_1 new_n100
00 1
.names new_n95 new_n100 n82
11 0
.names rst new_n73 new_n102_1
00 1
.names new_n95 new_n102_1 n87
11 0
.names rst new_n74 new_n104
00 1
.names new_n95 new_n104 n92
11 0
.names rst new_n75 new_n106
00 1
.names new_n95 new_n106 n97
11 0
.names rst new_n66 new_n108
00 1
.names new_n95 new_n108 n102
11 0
.names rst new_n67 new_n110
00 1
.names new_n95 new_n110 n107
11 0
.names rst new_n68 new_n112_1
00 1
.names new_n95 new_n112_1 n112
11 0
.names rst new_n69 new_n114
00 1
.names new_n95 new_n114 n117
11 0
.names ins outs[0]
1 1
.names ins outs[1]
1 1
.names ins outs[2]
1 1
.names ins outs[3]
1 1
.names ins outs[4]
1 1
.names ins outs[5]
1 1
.names ins outs[6]
1 1
.names ins outs[7]
1 1
.names ins outs[8]
1 1
.names ins outs[9]
1 1
.end
