{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1649932400139 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDRAM_VGA_PIC EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"SDRAM_VGA_PIC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649932400179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649932400221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649932400221 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1649932400262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1076 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1649932400262 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 30 833 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 30 degrees (833 ps) for CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1077 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1649932400262 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1649932400262 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1649932400263 ""}  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1649932400263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649932400361 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649932400479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649932400479 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649932400479 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649932400479 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 9016 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649932400489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 9018 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649932400489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 9020 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649932400489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 9022 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649932400489 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus 2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 9024 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649932400489 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649932400489 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1649932400492 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1649932400532 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 " "The parameters of the PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 and the PLL CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 and PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 54 " "The value of the parameter \"M\" for the PLL atom CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 is 54" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 and PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 and PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 and PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 and PLL CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1649932400850 ""}  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""} { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } } { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1649932400850 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qql1 " "Entity dcfifo_qql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1649932401322 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1649932401322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SDRAM_VGA_PIC.sdc " "Synopsys Design Constraints File file not found: 'SDRAM_VGA_PIC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649932401348 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram\|q_b\[0\] clk " "Register SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_fifo:sdram_fifo_rd\|dcfifo:dcfifo_component\|dcfifo_qql1:auto_generated\|altsyncram_im31:fifo_ram\|q_b\[0\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1649932401359 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1649932401359 "|SDRAM_VGA_PIC|clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLK_GEN_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401389 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLK_VGA_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLK_VGA_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401389 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1649932401389 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1649932401390 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1649932401390 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1649932401390 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1649932401390 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401391 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1649932401391 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1649932401391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401638 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401638 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node CLK_GEN:CLK_GEN_inst\|altpll:altpll_component\|CLK_GEN_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401638 ""}  } { { "db/clk_gen_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_gen_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401638 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 8994 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 3210 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n_locked~0 " "Destination node rst_n_locked~0" {  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1531 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 8993 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n_locked  " "Automatically promoted node rst_n_locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CTRL:VGA_CTRL_INST\|vsync " "Destination node VGA_CTRL:VGA_CTRL_INST\|vsync" {  } { { "../RTL/VGA_CTRL.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/VGA_CTRL.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 419 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_wr_addr\[18\]~45 " "Destination node SDRAM:SDRAM_INST\|SDRAM_FIFO:SDRAM_FIFO_INST\|sdram_wr_addr\[18\]~45" {  } { { "../RTL/SDRAM_FIFO.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_FIFO.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1972 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 1096 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 6312 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 3845 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649932401639 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 0 { 0 ""} 0 4979 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649932401639 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649932402258 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649932402264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649932402264 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649932402273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649932402286 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649932402298 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649932402298 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649932402304 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649932402423 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1649932402429 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649932402429 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 0 " "PLL \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"CLK_VGA:CLK_VGA_inst\|altpll:altpll_component\|CLK_VGA_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } } { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 63 0 0 } } { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 4 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1649932402491 ""}  } { { "db/clk_vga_altpll.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/db/clk_vga_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus 2/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ip_core/clk_gen/CLK_VGA.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/ip_core/clk_gen/CLK_VGA.v" 104 0 0 } } { "../RTL/SDRAM_VGA_PIC.v" "" { Text "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/RTL/SDRAM_VGA_PIC.v" 63 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1649932402491 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932402566 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1649932402580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649932403323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932403664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649932403696 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649932404407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932404408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649932405052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1649932406114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649932406114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932407139 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "0 " "Failed to route the following 0 signal(s)" {  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1649932407286 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "0 " "Cannot fit design in device -- following 0 routing resource(s) needed by more than one signal during the last fitting attempt" {  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1649932407286 ""}  } { { "d:/fpga/quartus 2/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1649932407286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1649932407287 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1649932407287 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649932407287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1649932407287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649932407287 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932407609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649932407639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649932418973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932418973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649932419686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1649932420815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649932420815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932421127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1649932421128 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649932421128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.53 " "Total time spent on timing analysis during the Fitter is 1.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1649932421217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649932421300 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649932421585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649932421645 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649932422068 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649932422785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.fit.smsg " "Generated suppressed messages file G:/FPGA_learning/Library/SDRAM/SDRAM_VGA_PIC/quartusprj/output_files/SDRAM_VGA_PIC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649932423406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6298 " "Peak virtual memory: 6298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649932424429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 14 18:33:44 2022 " "Processing ended: Thu Apr 14 18:33:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649932424429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649932424429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649932424429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649932424429 ""}
