
---------- Begin Simulation Statistics ----------
final_tick                               1830930372500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97545                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                    97859                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 24178.99                       # Real time elapsed on the host
host_tick_rate                               75724030                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2358530237                       # Number of instructions simulated
sim_ops                                    2366140401                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.830930                       # Number of seconds simulated
sim_ticks                                1830930372500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.903652                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              288486672                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           331961505                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24937768                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        450453491                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          42812751                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43120610                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          307859                       # Number of indirect misses.
system.cpu0.branchPred.lookups              580229160                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3903160                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1901232                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         16306735                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 535010337                       # Number of branches committed
system.cpu0.commit.bw_lim_events             65093582                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5717931                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      160600541                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2142478811                       # Number of instructions committed
system.cpu0.commit.committedOps            2144385331                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3356110618                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.638950                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.424775                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2341550800     69.77%     69.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    602706069     17.96%     87.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    138268936      4.12%     91.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    137468631      4.10%     95.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     43152046      1.29%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16110369      0.48%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3494483      0.10%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8265702      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     65093582      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3356110618                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            43219919                       # Number of function calls committed.
system.cpu0.commit.int_insts               2071959952                       # Number of committed integer instructions.
system.cpu0.commit.loads                    668883514                       # Number of loads committed
system.cpu0.commit.membars                    3807623                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3807629      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1188124993     55.41%     55.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318163      0.85%     56.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.18%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      670784738     31.28%     87.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     259548347     12.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2144385331                       # Class of committed instruction
system.cpu0.commit.refs                     930333113                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2142478811                       # Number of Instructions Simulated
system.cpu0.committedOps                   2144385331                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.700423                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.700423                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            437921670                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8636981                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           283606284                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2335932868                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1300365573                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1624490027                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16322703                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26844240                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8481057                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  580229160                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                392712926                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2088527758                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10399411                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2390647167                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49907502                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159267                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1274099207                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331299423                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.656209                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3387581030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.706272                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1703308058     50.28%     50.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1248602804     36.86%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               227407561      6.71%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               165619846      4.89%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32767821      0.97%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5659263      0.17%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  407904      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     489      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807284      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3387581030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      255539748                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16516254                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               557635577                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.630464                       # Inst execution rate
system.cpu0.iew.exec_refs                  1025760092                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 284014390                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              344071307                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            737689969                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1910540                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          7674116                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           286088329                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2304954359                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            741745702                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8417291                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2296856494                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1436986                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7395220                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16322703                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11056507                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       212260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        37430996                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        80212                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17152                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12883245                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     68806455                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     24638730                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17152                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1901442                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14614812                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1019071337                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2278290592                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840109                       # average fanout of values written-back
system.cpu0.iew.wb_producers                856131453                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.625368                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2278643019                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2799884038                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1457515754                       # number of integer regfile writes
system.cpu0.ipc                              0.588089                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.588089                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3810673      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1250263940     54.23%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650452      0.81%     55.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802489      0.16%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           746032480     32.36%     87.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          282713699     12.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2305273785                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                72                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2800661                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001215                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 539950     19.28%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    25      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1844580     65.86%     85.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               416102     14.86%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2304263717                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8001099937                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2278290540                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2465539132                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2299235980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2305273785                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5718379                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      160569025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           170784                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           448                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26859926                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3387581030                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.680507                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.868908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1783979594     52.66%     52.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1075060314     31.74%     84.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          382529408     11.29%     95.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          124266775      3.67%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18731414      0.55%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1340891      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1192259      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             272335      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             208040      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3387581030                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.632774                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25354720                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3726570                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           737689969                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          286088329                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3060                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3643120778                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    18739979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              370036445                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1365699308                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13971920                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1317431533                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22043932                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                53015                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2839635898                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2326276665                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1493758349                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1614436960                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32682741                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16322703                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             69108267                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               128059037                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2839635854                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        245122                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              9200                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29920622                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          9185                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5595963700                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4641470591                       # The number of ROB writes
system.cpu0.timesIdled                       41799335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3027                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.053668                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14077803                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15460995                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1717346                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22691564                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            673443                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683286                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            9843                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25925042                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        60074                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1901014                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1442900                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  20332828                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1871687                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5703759                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12639314                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            84640704                       # Number of instructions committed
system.cpu1.commit.committedOps              86541925                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    456828916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.189441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.838269                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    419968942     91.93%     91.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     18140832      3.97%     95.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6385380      1.40%     97.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6056271      1.33%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1848645      0.40%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       518525      0.11%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1769619      0.39%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       269015      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1871687      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    456828916                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              977121                       # Number of function calls committed.
system.cpu1.commit.int_insts                 81549038                       # Number of committed integer instructions.
system.cpu1.commit.loads                     23237239                       # Number of loads committed
system.cpu1.commit.membars                    3802094                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3802094      4.39%      4.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        51420999     59.42%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       25138253     29.05%     92.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6180435      7.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         86541925                       # Class of committed instruction
system.cpu1.commit.refs                      31318700                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   84640704                       # Number of Instructions Simulated
system.cpu1.committedOps                     86541925                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.466560                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.466560                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            393723077                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               282765                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13391862                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             104930346                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17207637                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 42437020                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1444789                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               759779                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4545911                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25925042                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15177647                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    439971188                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               352648                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     107547576                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3438470                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056031                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17667992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14751246                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.232438                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         459358434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.238267                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674563                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               391396867     85.21%     85.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41416654      9.02%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16075289      3.50%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7452201      1.62%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2023885      0.44%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  531254      0.12%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  461948      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     322      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           459358434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        3335073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1545491                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21991721                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205579                       # Inst execution rate
system.cpu1.iew.exec_refs                    34336040                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8752959                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              336886866                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             26243423                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1901940                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1497810                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9324853                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99165900                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             25583081                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1377256                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             95120186                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1477034                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2697925                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1444789                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6483645                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        76667                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          824747                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27128                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2717                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4872                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3006184                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1243392                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2717                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       538209                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1007282                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 52337305                       # num instructions consuming a value
system.cpu1.iew.wb_count                     93816866                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817903                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 42806848                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202762                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      93867649                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               119792924                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61745451                       # number of integer regfile writes
system.cpu1.ipc                              0.182930                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.182930                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3802315      3.94%      3.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             57880809     59.98%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  58      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            27846780     28.86%     92.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6967378      7.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              96497442                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2255827                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023377                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 418503     18.55%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1608158     71.29%     89.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               229162     10.16%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              94950938                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         654777062                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     93816854                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        111791784                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93461732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 96497442                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            5704168                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12623974                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           167945                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           409                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6302179                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    459358434                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.210070                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.663880                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          399942330     87.07%     87.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           37453475      8.15%     95.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13523650      2.94%     98.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4303496      0.94%     99.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2782029      0.61%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             538702      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             562787      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             127889      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             124076      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      459358434                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.208556                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13199963                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1707047                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            26243423                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9324853                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu1.numCycles                       462693507                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3199149791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              356702239                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             56685819                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              12621346                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19420723                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3512928                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                48974                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            130762970                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102865901                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67353587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 43311221                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21470836                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1444789                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             38449002                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                10667768                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       130762958                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30460                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               890                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26720787                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           887                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   554137311                       # The number of ROB reads
system.cpu1.rob.rob_writes                  200903309                       # The number of ROB writes
system.cpu1.timesIdled                          80235                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            75.706717                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11151560                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14729948                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1885644                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         20764084                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            540172                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         719650                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          179478                       # Number of indirect misses.
system.cpu2.branchPred.lookups               23052019                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        35329                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1900997                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1332304                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  16243275                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1782694                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        5703728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17076169                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            70467089                       # Number of instructions committed
system.cpu2.commit.committedOps              72368310                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    429857198                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.168354                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.805975                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    399393753     92.91%     92.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     15233856      3.54%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5167978      1.20%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4810901      1.12%     98.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1257611      0.29%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       438270      0.10%     99.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      1522496      0.35%     99.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       249639      0.06%     99.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1782694      0.41%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    429857198                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              818641                       # Number of function calls committed.
system.cpu2.commit.int_insts                 67898076                       # Number of committed integer instructions.
system.cpu2.commit.loads                     19713462                       # Number of loads committed
system.cpu2.commit.membars                    3802098                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3802098      5.25%      5.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        42293148     58.44%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       21614459     29.87%     93.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4658461      6.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         72368310                       # Class of committed instruction
system.cpu2.commit.refs                      26272932                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   70467089                       # Number of Instructions Simulated
system.cpu2.committedOps                     72368310                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.176081                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.176081                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            373236727                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               562998                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10398999                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              95607818                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16101834                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 38442122                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1333574                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               910976                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3799159                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   23052019                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14567816                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    414234024                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               261898                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     102595437                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3773828                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.052968                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          16792465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11691732                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.235738                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         432913416                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.243575                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.710690                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               370225509     85.52%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                36511159      8.43%     93.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                15975298      3.69%     97.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 6450730      1.49%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2215232      0.51%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  441833      0.10%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1093285      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     358      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           432913416                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        2297028                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1411334                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18275636                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.184187                       # Inst execution rate
system.cpu2.iew.exec_refs                    28496182                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6929905                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              324023699                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             24260539                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2282916                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1754177                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7995275                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           89431847                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             21566277                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           936532                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             80160060                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1850322                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2601901                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1333574                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              6634295                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        61757                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          662829                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        23993                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1553                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         4667                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4547077                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1435805                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1553                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       608875                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        802459                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 45165532                       # num instructions consuming a value
system.cpu2.iew.wb_count                     79276542                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.834641                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 37697004                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.182157                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      79313972                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               100586852                       # number of integer regfile reads
system.cpu2.int_regfile_writes               52649529                       # number of integer regfile writes
system.cpu2.ipc                              0.161915                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.161915                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3802298      4.69%      4.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             48517852     59.83%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            23692330     29.21%     93.73% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5083958      6.27%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              81096592                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    2211477                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.027270                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 418721     18.93%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.93% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1576251     71.28%     90.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               216501      9.79%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              79505755                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         597511052                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     79276530                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106496557                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  82453031                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 81096592                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6978816                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17063536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           193003                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1275088                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10692660                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    432913416                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.187328                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.637594                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          382988915     88.47%     88.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32350686      7.47%     95.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           10309651      2.38%     98.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3318183      0.77%     99.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2657871      0.61%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             526199      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             535990      0.12%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             113732      0.03%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             112189      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      432913416                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.186339                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         14633994                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1683582                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            24260539                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7995275                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu2.numCycles                       435210444                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  3226632548                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              341045566                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             48054088                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               9576216                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18286245                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2897944                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                33840                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            116942904                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              93314691                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           62130310                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39022492                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              20264492                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1333574                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             33195222                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14076222                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       116942892                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30317                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               861                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 21121323                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           859                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   517518073                       # The number of ROB reads
system.cpu2.rob.rob_writes                  181951899                       # The number of ROB writes
system.cpu2.timesIdled                          53362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.825983                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7998043                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             8524337                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           761406                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15052827                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            415984                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         422184                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            6200                       # Number of indirect misses.
system.cpu3.branchPred.lookups               16379235                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        14016                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1900994                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           569998                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13557034                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1456183                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        5703718                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        7015749                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            60943633                       # Number of instructions committed
system.cpu3.commit.committedOps              62844835                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    372167327                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.168862                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.814115                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    346170171     93.01%     93.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12935054      3.48%     96.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4316871      1.16%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4074900      1.09%     98.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       870801      0.23%     98.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       375371      0.10%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1734016      0.47%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       233960      0.06%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1456183      0.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    372167327                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              669642                       # Number of function calls committed.
system.cpu3.commit.int_insts                 58690178                       # Number of committed integer instructions.
system.cpu3.commit.loads                     17414792                       # Number of loads committed
system.cpu3.commit.membars                    3802072                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      3802072      6.05%      6.05% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        36014414     57.31%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       19315786     30.74%     94.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3712419      5.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         62844835                       # Class of committed instruction
system.cpu3.commit.refs                      23028217                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   60943633                       # Number of Instructions Simulated
system.cpu3.committedOps                     62844835                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.137792                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.137792                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            335893187                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197996                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7663167                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              72478249                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                10201781                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22865028                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570700                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               572736                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3905093                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   16379235                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 11093420                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    360962691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               155064                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73215204                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1524216                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.043788                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11710989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           8414027                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.195732                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         373435789                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.201153                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.634492                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               328330754     87.92%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                25922516      6.94%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11590012      3.10%     97.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5186125      1.39%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1827905      0.49%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  326170      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  252073      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     221      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           373435789                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         623542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              624055                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14522870                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.181328                       # Inst execution rate
system.cpu3.iew.exec_refs                    24646039                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5792924                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              279997366                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             18956718                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1901911                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           595491                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5956034                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           69853187                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             18853115                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           510931                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             67827334                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               1718776                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2552714                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570700                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6377480                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        46733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          506810                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        19435                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1515                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1541926                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       342609                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           620                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       220971                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        403084                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 39591299                       # num instructions consuming a value
system.cpu3.iew.wb_count                     67271363                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.841365                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 33310742                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.179841                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      67293813                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                83949929                       # number of integer regfile reads
system.cpu3.int_regfile_writes               45436479                       # number of integer regfile writes
system.cpu3.ipc                              0.162925                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.162925                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          3802288      5.56%      5.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             39746480     58.16%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   88      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            20879292     30.55%     94.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3910058      5.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              68338265                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2139609                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031309                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 400401     18.71%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1542949     72.11%     90.83% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               196255      9.17%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              66675570                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         512478674                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     67271351                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76862045                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64149056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 68338265                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5704131                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        7008351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           226774                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           413                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3066672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    373435789                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.182999                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.634932                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          331300359     88.72%     88.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           27930503      7.48%     96.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7891363      2.11%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2729689      0.73%     99.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            2466960      0.66%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             427359      0.11%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             489497      0.13%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             106120      0.03%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              93939      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      373435789                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.182694                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         11712300                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1096898                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            18956718                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5956034                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    216                       # number of misc regfile reads
system.cpu3.numCycles                       374059331                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  3287783799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              299610130                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             42099012                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              12958030                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11893857                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2875758                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19319                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             88951631                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              71490978                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           48299754                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 24401748                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              21065024                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570700                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             36926752                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 6200742                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        88951619                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         32602                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               890                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23960211                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           888                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   440570519                       # The number of ROB reads
system.cpu3.rob.rob_writes                  140991700                       # The number of ROB writes
system.cpu3.timesIdled                          15713                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          6014327                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               861931                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7548715                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              19697                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1976440                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11261560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22364865                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1354744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       304680                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96279483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7779394                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193416513                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8084074                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6218791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5593722                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5509474                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              960                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            600                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5039816                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5039767                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6218791                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1491                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     33623412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               33623412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1078545920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1078545920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1478                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11261658                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11261658    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11261658                       # Request fanout histogram
system.membus.respLayer1.occupancy        59438760492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47398777869                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12407510380.769230                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   74657491309.956192                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::7e+11-7.5e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 708047178000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   217954023000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1612976349500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14497208                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14497208                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14497208                       # number of overall hits
system.cpu2.icache.overall_hits::total       14497208                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        70608                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         70608                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        70608                       # number of overall misses
system.cpu2.icache.overall_misses::total        70608                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   2315608499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2315608499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   2315608499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2315608499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14567816                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14567816                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14567816                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14567816                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004847                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004847                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004847                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004847                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 32795.271060                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 32795.271060                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 32795.271060                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 32795.271060                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          586                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    97.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        61263                       # number of writebacks
system.cpu2.icache.writebacks::total            61263                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         9313                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         9313                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         9313                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         9313                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        61295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        61295                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        61295                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        61295                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   2045903499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2045903499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   2045903499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2045903499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004208                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004208                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004208                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004208                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 33377.983506                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 33377.983506                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 33377.983506                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 33377.983506                       # average overall mshr miss latency
system.cpu2.icache.replacements                 61263                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14497208                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14497208                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        70608                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        70608                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   2315608499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2315608499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14567816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14567816                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004847                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004847                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 32795.271060                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 32795.271060                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         9313                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         9313                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        61295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        61295                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   2045903499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2045903499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004208                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004208                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 33377.983506                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 33377.983506                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.993848                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14336144                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            61263                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           234.009826                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        348880000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.993848                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999808                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29196927                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29196927                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     20114927                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        20114927                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     20114927                       # number of overall hits
system.cpu2.dcache.overall_hits::total       20114927                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5213453                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5213453                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5213453                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5213453                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 715846596334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 715846596334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 715846596334                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 715846596334                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     25328380                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     25328380                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     25328380                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     25328380                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.205834                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.205834                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.205834                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.205834                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 137307.576444                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 137307.576444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 137307.576444                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 137307.576444                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      8695613                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       868059                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            59085                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9097                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   147.171245                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    95.422557                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1968135                       # number of writebacks
system.cpu2.dcache.writebacks::total          1968135                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      3978910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3978910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      3978910                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3978910                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1234543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1234543                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1234543                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1234543                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 150278636181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 150278636181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 150278636181                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 150278636181                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.048741                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.048741                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.048741                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.048741                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 121728.150563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121728.150563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 121728.150563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121728.150563                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1968135                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     17564057                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17564057                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      3106283                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3106283                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 346957145500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 346957145500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     20670340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20670340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.150277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150277                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 111695.278730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 111695.278730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2486426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2486426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       619857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       619857                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  70273072500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  70273072500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.029988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.029988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 113369.813522                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 113369.813522                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2550870                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2550870                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2107170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2107170                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 368889450834                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 368889450834                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      4658040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4658040                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.452373                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.452373                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 175063.924996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 175063.924996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1492484                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1492484                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       614686                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       614686                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  80005563681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  80005563681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.131962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.131962                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130156.801491                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130156.801491                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          256                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          256                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      6054000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      6054000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.447552                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.447552                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23648.437500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23648.437500                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          175                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          175                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       551500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.141608                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.141608                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6808.641975                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6808.641975                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       944500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       944500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.436997                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.436997                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5794.478528                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5794.478528                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       805500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       805500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.434316                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4972.222222                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4972.222222                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       412500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       412500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       389500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data      1154855                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total        1154855                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       746142                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       746142                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  77076447500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  77076447500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1900997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1900997                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.392500                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.392500                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 103299.971721                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 103299.971721                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       746142                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       746142                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  76330305500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  76330305500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.392500                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.392500                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 102299.971721                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 102299.971721                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.333610                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           23250735                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1980529                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            11.739659                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        348891500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.333610                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.885425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.885425                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         56441200                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        56441200                       # Number of data accesses
system.cpu3.numPwrStateTransitions                245                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    13362157508.130081                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   76709147150.943207                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     96.75%     96.75% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.81%     97.56% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.81%     98.37% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.81%     99.19% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::7e+11-7.5e+11            1      0.81%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        44500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 708047201000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            123                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   187384999000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 1643545373500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     11074882                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11074882                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     11074882                       # number of overall hits
system.cpu3.icache.overall_hits::total       11074882                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        18538                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         18538                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        18538                       # number of overall misses
system.cpu3.icache.overall_misses::total        18538                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    645039000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    645039000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    645039000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    645039000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     11093420                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11093420                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     11093420                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11093420                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001671                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001671                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001671                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001671                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 34795.501133                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34795.501133                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 34795.501133                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34795.501133                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          270                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        17302                       # number of writebacks
system.cpu3.icache.writebacks::total            17302                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1204                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1204                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1204                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1204                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        17334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        17334                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        17334                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        17334                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    586216000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    586216000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    586216000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    586216000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001563                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001563                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 33818.853121                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33818.853121                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 33818.853121                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33818.853121                       # average overall mshr miss latency
system.cpu3.icache.replacements                 17302                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     11074882                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11074882                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        18538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        18538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    645039000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    645039000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     11093420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11093420                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001671                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 34795.501133                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34795.501133                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1204                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1204                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        17334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        17334                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    586216000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    586216000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001563                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 33818.853121                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33818.853121                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.993766                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10933015                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            17302                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           631.893134                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355409000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.993766                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999805                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         22204174                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        22204174                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     17134605                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17134605                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     17134605                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17134605                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4749066                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4749066                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4749066                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4749066                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 680003064026                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 680003064026                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 680003064026                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 680003064026                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     21883671                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     21883671                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     21883671                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     21883671                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.217014                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.217014                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.217014                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.217014                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 143186.694821                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 143186.694821                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 143186.694821                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 143186.694821                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      7289324                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       686907                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            44700                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6740                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   163.072125                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   101.914985                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1699449                       # number of writebacks
system.cpu3.dcache.writebacks::total          1699449                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      3645119                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3645119                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      3645119                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3645119                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1103947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1103947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1103947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1103947                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 136766696539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 136766696539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 136766696539                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 136766696539                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.050446                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.050446                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.050446                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.050446                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 123888.824861                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 123888.824861                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 123888.824861                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 123888.824861                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1699449                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     15332280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       15332280                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2839396                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2839396                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 320582647000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 320582647000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     18171676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     18171676                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.156254                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.156254                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 112905.225971                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112905.225971                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2270464                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2270464                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       568932                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       568932                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  65922350500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  65922350500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 115870.350938                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 115870.350938                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1802325                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1802325                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1909670                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1909670                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 359420417026                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 359420417026                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3711995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3711995                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.514459                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.514459                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 188210.746897                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 188210.746897                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1374655                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1374655                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       535015                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       535015                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  70844346039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  70844346039                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.144131                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.144131                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 132415.625803                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 132415.625803                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          336                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5325500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5325500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.407407                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.407407                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23054.112554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23054.112554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          154                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.135802                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.135802                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7012.987013                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7012.987013                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          219                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          170                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       908000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       908000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.437018                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.437018                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5341.176471                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5341.176471                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       768000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       768000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.416452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.416452                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4740.740741                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4740.740741                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       413000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       413000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       391000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data      1299529                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total        1299529                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       601465                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       601465                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  61168954000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  61168954000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1900994                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.316395                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.316395                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 101699.939315                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 101699.939315                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       601465                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       601465                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  60567489000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  60567489000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.316395                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.316395                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 100699.939315                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 100699.939315                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.766995                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           20138139                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1705208                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.809784                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355420500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.766995                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.898969                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.898969                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         49276476                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        49276476                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    720768923.076923                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1135685068.518316                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       165500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3623776500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1821560376500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   9369996000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    339115870                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       339115870                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    339115870                       # number of overall hits
system.cpu0.icache.overall_hits::total      339115870                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     53597055                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      53597055                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     53597055                       # number of overall misses
system.cpu0.icache.overall_misses::total     53597055                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 687805623995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 687805623995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 687805623995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 687805623995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    392712925                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    392712925                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    392712925                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    392712925                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136479                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136479                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136479                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136479                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12832.899569                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12832.899569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12832.899569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12832.899569                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2753                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               79                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.848101                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     47944424                       # number of writebacks
system.cpu0.icache.writebacks::total         47944424                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5652598                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5652598                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5652598                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5652598                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     47944457                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     47944457                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     47944457                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     47944457                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 591866407996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 591866407996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 591866407996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 591866407996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122085                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122085                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122085                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122085                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12344.834941                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12344.834941                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12344.834941                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12344.834941                       # average overall mshr miss latency
system.cpu0.icache.replacements              47944424                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    339115870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      339115870                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     53597055                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     53597055                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 687805623995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 687805623995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    392712925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    392712925                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136479                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12832.899569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12832.899569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5652598                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5652598                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     47944457                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     47944457                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 591866407996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 591866407996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122085                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12344.834941                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12344.834941                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999971                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          387058927                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         47944424                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.073075                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999971                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        833370306                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       833370306                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    893581463                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       893581463                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    893581463                       # number of overall hits
system.cpu0.dcache.overall_hits::total      893581463                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56469123                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56469123                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56469123                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56469123                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1778028386241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1778028386241                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1778028386241                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1778028386241                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    950050586                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    950050586                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    950050586                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    950050586                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059438                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31486.736322                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31486.736322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31486.736322                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31486.736322                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17184975                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1284215                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           229200                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11647                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.978076                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   110.261441                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     42793371                       # number of writebacks
system.cpu0.dcache.writebacks::total         42793371                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14350971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14350971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14350971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14350971                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42118152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42118152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42118152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42118152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 799032382793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 799032382793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 799032382793                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 799032382793                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044333                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044333                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044333                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044333                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18971.211814                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18971.211814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18971.211814                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18971.211814                       # average overall mshr miss latency
system.cpu0.dcache.replacements              42793371                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    646934588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      646934588                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     43573675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     43573675                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1138454590500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1138454590500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690508263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690508263                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063104                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26127.118966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26127.118966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8526105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8526105                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35047570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35047570                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 606611572500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 606611572500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050756                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17308.234851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17308.234851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    246646875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     246646875                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12895448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12895448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 639573795741                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 639573795741                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    259542323                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    259542323                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049685                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049685                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49596.865168                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49596.865168                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5824866                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5824866                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      7070582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      7070582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 192420810293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 192420810293                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027243                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27214.281695                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27214.281695                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3205                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3205                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2926                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     19210000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     19210000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.477247                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.477247                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6565.276828                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6565.276828                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2897                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1115500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004730                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004730                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38465.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38465.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2407000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2407000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6038                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6038                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.049188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.049188                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8104.377104                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8104.377104                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          294                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          294                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2114000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2114000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.048692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.048692                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7190.476190                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7190.476190                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1210112                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1210112                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       691120                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       691120                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  72356211500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  72356211500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1901232                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1901232                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.363512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.363512                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 104694.136329                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 104694.136329                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       691120                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       691120                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  71665091500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  71665091500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.363512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.363512                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 103694.136329                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 103694.136329                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947297                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          937610138                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         42808983                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.902182                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947297                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998353                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998353                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1946736989                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1946736989                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            47768162                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40247341                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76294                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              247413                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               48370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              224278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               13749                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              223817                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88849424                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           47768162                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40247341                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76294                       # number of overall hits
system.l2.overall_hits::.cpu1.data             247413                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              48370                       # number of overall hits
system.l2.overall_hits::.cpu2.data             224278                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              13749                       # number of overall hits
system.l2.overall_hits::.cpu3.data             223817                       # number of overall hits
system.l2.overall_hits::total                88849424                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            176293                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2544040                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1843261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1743600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3585                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1475649                       # number of demand (read+write) misses
system.l2.demand_misses::total                7818690                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           176293                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2544040                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19337                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1843261                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12925                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1743600                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3585                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1475649                       # number of overall misses
system.l2.overall_misses::total               7818690                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15611944953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 304924433471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1978124862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 230717650814                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1388908394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 219833693502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    396709946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 191056613283                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     965908079225                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15611944953                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 304924433471                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1978124862                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 230717650814                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1388908394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 219833693502                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    396709946                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 191056613283                       # number of overall miss cycles
system.l2.overall_miss_latency::total    965908079225                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        47944455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        42791381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           95631                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2090674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           61295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1967878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           17334                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1699466                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96668114                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       47944455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       42791381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          95631                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2090674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          61295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1967878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          17334                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1699466                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96668114                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003677                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.202204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.881659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.210865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.886031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.206819                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.868302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080882                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003677                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.202204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.881659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.210865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.886031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.206819                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.868302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080882                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88556.805733                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 119858.348717                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102297.401975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 125168.194203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 107459.063366                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 126080.347271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 110658.283403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 129472.939217                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 123538.352234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88556.805733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 119858.348717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102297.401975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 125168.194203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 107459.063366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 126080.347271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 110658.283403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 129472.939217                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 123538.352234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1122283                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     35931                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.234394                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2894940                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5593722                       # number of writebacks
system.l2.writebacks::total                   5593722                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          65809                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           1423                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8122                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1114                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            575                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           4435                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               87642                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         65809                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          1423                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8122                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1114                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5532                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           575                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          4435                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              87642                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       175661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2478231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17914                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1835139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1738068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1471214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7731048                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       175661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2478231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17914                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1835139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1738068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1471214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3611286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11342334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13805283960                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 275062606379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1685681886                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 211632992016                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1183796911                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 201938947651                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    324628953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 175903223887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 881537161643                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13805283960                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 275062606379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1685681886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 211632992016                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1183796911                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 201938947651                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    324628953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 175903223887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 331536049910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1213073211553                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.187324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.192691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.883219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.173647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.865692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.187324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.192691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.883219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.173647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.865692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78590.489409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110991.512244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94098.575751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 115322.595191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 100228.338921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 116185.872849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 107850.150498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119563.315661                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114025.570873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78590.489409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110991.512244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94098.575751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 115322.595191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 100228.338921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 116185.872849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 107850.150498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119563.315661                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91805.536839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106950.933693                       # average overall mshr miss latency
system.l2.replacements                       19018047                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12301116                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12301116                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12301116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12301116                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     83846034                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         83846034                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     83846034                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     83846034                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3611286                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3611286                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 331536049910                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 331536049910                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91805.536839                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91805.536839                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              35                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  137                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            80                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 88                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1658500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              225                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.019231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.023256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.146341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.391111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20731.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18846.590909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           80                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1610000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       120500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1771500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.019231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.023256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.146341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.391111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20130.681818                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                115                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.287500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.478261                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.172414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.153846                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.272152                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5727.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1465.116279                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       462000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       222000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        98500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       863500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.287500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.478261                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.172414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.153846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.272152                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20086.956522                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20181.818182                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19700                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20081.395349                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          6238931                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           103290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           109678                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           126212                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6578111                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1533575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1304881                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data        1238838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data        1004932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5082226                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 184586566744                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 159376544454                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 152339447147                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data 127595832352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  623898390697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7772506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1408171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data      1348516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data      1131144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11660337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.197308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.926650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.918668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.888421                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.435856                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 120363.573183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 122138.757828                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 122969.627302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 126969.618195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 122760.851386                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33304                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4179                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         2974                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         2698                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            43155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1500271                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1300702                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data      1235864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data      1002234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5039071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 166768582431                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 145971781054                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data 139682317215                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data 117279640904                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 569702321604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193023                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.916462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.886036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.432155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111158.972233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 112225.383719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113024.019807                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 117018.222196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113057.014200                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      47768162                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76294                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         48370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         13749                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           47906575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       176293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           212140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15611944953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1978124862                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1388908394                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    396709946                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  19375688155                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     47944455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        95631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        61295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        17334                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       48118715                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003677                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.202204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.210865                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.206819                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004409                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88556.805733                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102297.401975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 107459.063366                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 110658.283403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91334.440252                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          632                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         1423                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1114                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          575                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3744                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       175661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17914                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3010                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       208396                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13805283960                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1685681886                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1183796911                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    324628953                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  16999391710                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.187324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.192691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.173647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78590.489409                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94098.575751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 100228.338921                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 107850.150498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81572.543187                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34008410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       144123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       114600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        97605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34364738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1010465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       538380                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       504762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       470717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2524324                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 120337866727                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71341106360                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  67494246355                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  63460780931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 322634000373                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35018875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       682503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       619362                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       568322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36889062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028855                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788832                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.814971                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828258                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068430                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 119091.573411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 132510.692002                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133714.991134                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 134817.270103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 127810.059395                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        32505                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3943                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2558                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1737                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        40743                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       977960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       534437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       502204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       468980                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2483581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 108294023948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65661210962                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  62256630436                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  58623582983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 294835448329                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027927                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.783054                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.810841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.825201                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067326                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110734.614860                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122860.526053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 123966.815151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125002.309231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118713.844376                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          568                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           54                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           23                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               657                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1175                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          275                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          105                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1718                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     13521972                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2059990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      1741991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       894989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18218942                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1743                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          329                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          117                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.674125                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.835866                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.876344                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.897436                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.723368                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11508.061277                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7490.872727                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 10687.061350                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  8523.704762                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10604.739232                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          228                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1001                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          253                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          144                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1490                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19992958                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      5195476                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2959972                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1994475                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     30142881                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.574297                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.768997                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.774194                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.786325                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.627368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19972.985015                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20535.478261                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20555.361111                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21679.076087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20230.121477                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999934                       # Cycle average of tags in use
system.l2.tags.total_refs                   196255987                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19018931                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.318981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.337624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.426997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.024990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.115085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.016871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.001079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.820398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.218121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411525                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.084797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000264                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.331533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1561563187                       # Number of tag accesses
system.l2.tags.data_accesses               1561563187                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11242240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     158650112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1146496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     117453888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        755904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     111241024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        192640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      94161600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    225703808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          720547712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11242240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1146496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       755904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       192640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13337280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    357998208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       357998208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         175660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2478908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1835217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1738141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1471275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3526622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11258558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5593722                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5593722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6140179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         86649997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           626182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64149839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           412852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60756556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           105214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         51428280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    123272742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393541842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6140179                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       626182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       412852                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       105214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7284428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195528030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195528030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195528030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6140179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        86649997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          626182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64149839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          412852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60756556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          105214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        51428280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    123272742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            589069872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5558640.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    175659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2418612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17914.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1817535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1713631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1445936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3520479.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010930645250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       342696                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       342696                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20974474                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5236635                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11258558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5593722                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11258558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5593722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133971                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 35082                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            544366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            543546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            630176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1765950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            661391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            720034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            723981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            636720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            631149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            599335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           741451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           588251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           608998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           591185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           555887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           582167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            300440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            297094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            388763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            433248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            432639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            382433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            385041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            356797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           362501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           360762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           330610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           311611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           319487                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 570098401351                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                55622935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            778684407601                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51246.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69996.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5890524                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2751337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11258558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5593722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2369291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2490220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1791403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1025998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  526842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  418959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  403640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  388345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  347922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  289354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 243956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 281473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 183057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 128415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  88445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  68119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  45337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  24719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 123659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 224502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 310098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 351394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 363561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 367622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 370595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 375261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 381650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 371453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 364426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 355426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 342894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 337525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 345915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  27235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  27607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  27223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  25712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  27405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  28202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  33326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8041338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.779455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.012559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   183.465154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5694256     70.81%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1520132     18.90%     89.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       262271      3.26%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       127511      1.59%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        93000      1.16%     95.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72965      0.91%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        55064      0.68%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38801      0.48%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       177338      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8041338                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       342696                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.461946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    417.463659                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       342691    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        342696                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       342696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.220251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.202892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.803530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           312844     91.29%     91.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2440      0.71%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17348      5.06%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5924      1.73%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2288      0.67%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              920      0.27%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              400      0.12%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              253      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              115      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               71      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               35      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               16      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        342696                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              711973568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8574144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355751360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               720547712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            357998208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       388.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1830930354500                       # Total gap between requests
system.mem_ctrls.avgGap                     108645.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11242176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    154791168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1146496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    116322240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       755904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    109672384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       192640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     92539904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    225310656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355751360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6140143.922922443599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 84542356.347851783037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 626182.195248934906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63531766.006574347615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 412852.400808594946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59899811.400392293930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 105214.268599938252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 50542557.701767548919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 123058014.321077093482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194300867.659018546343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       175660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2478908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1835217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1738141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1471275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3526622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5593722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6537558641                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 172014293284                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    929271082                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 134990614883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    683985129                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 129426967966                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    197284487                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 114607580155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 219296851974                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 44042932906305                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37217.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     69391.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51874.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     73555.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     57910.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     74462.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     65543.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77896.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62183.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7873636.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          28534317420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          15166341795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34974740220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14312718000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144531981360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     338392587420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     418115084160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       994027770375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.908559                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1082421713189                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61138740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 687369919311                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28880857320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15350535915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44454810960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14703252300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144531981360.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     517007538330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     267702493920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1032631470105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.992758                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 689438931658                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61138740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1080352700842                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12115469287.878788                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   74091727982.645126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 708047238000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   231688426500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1599241946000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15068463                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15068463                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15068463                       # number of overall hits
system.cpu1.icache.overall_hits::total       15068463                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       109184                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        109184                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       109184                       # number of overall misses
system.cpu1.icache.overall_misses::total       109184                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3363988000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3363988000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3363988000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3363988000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15177647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15177647                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15177647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15177647                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007194                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007194                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007194                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007194                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30810.265240                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30810.265240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30810.265240                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30810.265240                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    65.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        95599                       # number of writebacks
system.cpu1.icache.writebacks::total            95599                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        13553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        13553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        13553                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        13553                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        95631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        95631                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        95631                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        95631                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2998202500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2998202500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2998202500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2998202500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006301                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006301                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006301                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006301                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31351.784463                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31351.784463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31351.784463                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31351.784463                       # average overall mshr miss latency
system.cpu1.icache.replacements                 95599                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15068463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15068463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       109184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       109184                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3363988000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3363988000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15177647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15177647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007194                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007194                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30810.265240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30810.265240                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        13553                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        13553                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        95631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        95631                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2998202500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2998202500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006301                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006301                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31351.784463                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31351.784463                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993957                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14949018                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            95599                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.372117                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341753000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993957                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999811                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30450925                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30450925                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     25029883                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        25029883                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     25029883                       # number of overall hits
system.cpu1.dcache.overall_hits::total       25029883                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5610499                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5610499                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5610499                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5610499                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 753963709196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 753963709196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 753963709196                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 753963709196                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     30640382                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     30640382                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     30640382                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     30640382                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183108                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183108                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183108                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183108                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 134384.429833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134384.429833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 134384.429833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134384.429833                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9170289                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       837064                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            75879                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9300                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   120.854110                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.006882                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2090593                       # number of writebacks
system.cpu1.dcache.writebacks::total          2090593                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4278148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4278148                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4278148                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4278148                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1332351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1332351                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1332351                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1332351                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 158610010974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 158610010974                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 158610010974                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 158610010974                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043483                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043483                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043483                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043483                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119045.214792                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119045.214792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119045.214792                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119045.214792                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2090593                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     21118660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       21118660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3341705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3341705                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 364871591000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 364871591000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24460365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24460365                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 109187.253513                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109187.253513                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2658636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2658636                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       683069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       683069                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  74574023000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  74574023000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.027926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109174.948651                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109174.948651                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3911223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3911223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2268794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2268794                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 389092118196                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 389092118196                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6180017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6180017                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.367118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.367118                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 171497.332149                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 171497.332149                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1619512                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1619512                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       649282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       649282                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84035987974                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84035987974                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.105062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.105062                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 129429.104725                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 129429.104725                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          229                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4892500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4892500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.397569                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.397569                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21364.628821                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21364.628821                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          140                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           89                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       526500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.154514                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.154514                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5915.730337                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5915.730337                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          174                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1019000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1019000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          377                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.461538                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.461538                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5856.321839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5856.321839                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          168                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       876000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       876000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.445623                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.445623                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5214.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5214.285714                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       389500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       364500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       364500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1124959                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1124959                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       776055                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       776055                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  80187762000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  80187762000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1901014                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1901014                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.408232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.408232                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 103327.421381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 103327.421381                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       776055                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       776055                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  79411707000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  79411707000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.408232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.408232                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 102327.421381                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 102327.421381                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.098085                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28262726                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2108222                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.405953                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341764500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.098085                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909315                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909315                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         67192950                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        67192950                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1830930372500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          85010247                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     17894838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     84368993                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13424325                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6493703                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1097                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           715                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1812                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           71                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11709078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11709078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      48118717                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36891533                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    143833335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    128396253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       286861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      6290336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       183853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5917200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      5104760                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290064568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6136888192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5477423680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     12238720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    267600640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7843712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251904192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2216704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    217530496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12373646336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25564466                       # Total snoops (count)
system.tol2bus.snoopTraffic                 361280576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        122247355                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.338817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              113210084     92.61%     92.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8277007      6.77%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 190988      0.16%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 459808      0.38%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 109386      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     82      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          122247355                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193389520287                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2973486462                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          92598062                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        2559892440                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          26314259                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64222050798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       71990690150                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3165332612                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         144313115                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3017                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1967769060500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 539997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749748                       # Number of bytes of host memory used
host_op_rate                                   541703                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5029.27                       # Real time elapsed on the host
host_tick_rate                               27208434                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2715791857                       # Number of instructions simulated
sim_ops                                    2724373247                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.136839                       # Number of seconds simulated
sim_ticks                                136838688000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.234550                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               20728077                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            22473224                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3747848                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         37688975                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49188                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          69038                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19850                       # Number of indirect misses.
system.cpu0.branchPred.lookups               40799081                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11767                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          6798                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2827179                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19699643                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5814657                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         836737                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       59434026                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            92950924                       # Number of instructions committed
system.cpu0.commit.committedOps              93362583                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    240082657                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.388877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.423652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    209306498     87.18%     87.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     16275170      6.78%     93.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3401380      1.42%     95.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2376381      0.99%     96.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       756559      0.32%     96.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       409725      0.17%     96.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       632616      0.26%     97.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1109671      0.46%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5814657      2.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    240082657                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               84460                       # Number of function calls committed.
system.cpu0.commit.int_insts                 91468241                       # Number of committed integer instructions.
system.cpu0.commit.loads                     21434405                       # Number of loads committed
system.cpu0.commit.membars                     619040                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       619805      0.66%      0.66% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68079287     72.92%     73.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           8122      0.01%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       21440575     22.96%     96.56% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3208953      3.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         93362583                       # Class of committed instruction
system.cpu0.commit.refs                      24650492                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   92950924                       # Number of Instructions Simulated
system.cpu0.committedOps                     93362583                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.825440                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.825440                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            145113269                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               925112                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            17843485                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             167451646                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18242107                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81211788                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2830531                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2822754                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3402583                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   40799081                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 11923759                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    230479402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               205393                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1573                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     191797777                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                7502400                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155350                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16567893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          20777265                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.730304                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         250800278                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.770786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.998616                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               130083593     51.87%     51.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                67966248     27.10%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                38303360     15.27%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11919321      4.75%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  966278      0.39%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  848666      0.34%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  393558      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   41400      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  277854      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           250800278                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3092                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2258                       # number of floating regfile writes
system.cpu0.idleCycles                       11826958                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3083269                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                27150998                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.508106                       # Inst execution rate
system.cpu0.iew.exec_refs                    38193403                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3285521                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               81787717                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             35469882                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            354398                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2004686                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3447052                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          152710089                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             34907882                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3145249                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            133442431                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                628715                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8480495                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2830531                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              9646321                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       766493                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           47893                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          349                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14035477                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       230965                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           351                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       964726                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2118543                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                100725156                       # num instructions consuming a value
system.cpu0.iew.wb_count                    126573799                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.793551                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79930507                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.481952                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     126898723                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               171218562                       # number of integer regfile reads
system.cpu0.int_regfile_writes               96129654                       # number of integer regfile writes
system.cpu0.ipc                              0.353927                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.353927                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           622849      0.46%      0.46% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             96655324     70.76%     71.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8501      0.01%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2272      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1541      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            36012835     26.37%     97.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3282209      2.40%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            695      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           336      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             136587680                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3722                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7415                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3624                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3739                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1794983                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013142                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1067381     59.46%     59.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    39      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     64      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     59.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                682885     38.04%     97.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                44582      2.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             137756092                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         526308629                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    126570175                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        212054206                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 151579249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                136587680                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1130840                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       59347508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           545423                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        294103                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30100957                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    250800278                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.544607                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.144177                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          181879134     72.52%     72.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           35777279     14.27%     86.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           15990379      6.38%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7780438      3.10%     96.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5379097      2.14%     98.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1340543      0.53%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1464979      0.58%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1028080      0.41%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             160349      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      250800278                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.520082                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           647328                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           67493                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            35469882                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3447052                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6993                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       262627236                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11050155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              105982433                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             70086248                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2349463                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                22495355                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15929586                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               797454                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            207372713                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             161016350                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          123361408                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 79098664                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1471506                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2830531                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             21448194                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53275164                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3170                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       207369543                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      18945101                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            341883                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11730494                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        341919                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   387029275                       # The number of ROB reads
system.cpu0.rob.rob_writes                  316341913                       # The number of ROB writes
system.cpu0.timesIdled                         123676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3044                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.027832                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               19979751                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20591773                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3562120                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         36171146                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             20608                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          29100                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8492                       # Number of indirect misses.
system.cpu1.branchPred.lookups               39092967                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2078                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          6504                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2707573                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18849272                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5704229                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         513255                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       58983688                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            88834113                       # Number of instructions committed
system.cpu1.commit.committedOps              89086155                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    223946192                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.397802                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.452698                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    195324701     87.22%     87.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     15031009      6.71%     93.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2934560      1.31%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2179049      0.97%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       681370      0.30%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       377675      0.17%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       594001      0.27%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1119598      0.50%     97.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5704229      2.55%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    223946192                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               28876                       # Number of function calls committed.
system.cpu1.commit.int_insts                 87441519                       # Number of committed integer instructions.
system.cpu1.commit.loads                     20625191                       # Number of loads committed
system.cpu1.commit.membars                     379496                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       379496      0.43%      0.43% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        65570043     73.60%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            245      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20631695     23.16%     97.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2504294      2.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         89086155                       # Class of committed instruction
system.cpu1.commit.refs                      23135989                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   88834113                       # Number of Instructions Simulated
system.cpu1.committedOps                     89086155                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.665930                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.665930                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            133751094                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               858506                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17349413                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             162129355                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                15331788                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 79491746                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2709419                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2691362                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3235708                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   39092967                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10606423                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    218073527                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               134889                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     184043963                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                7127932                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165071                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          12882199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          20000359                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.777129                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234519755                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.790752                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.992332                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               118379647     50.48%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65224758     27.81%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37220875     15.87%     94.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11362159      4.84%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  882629      0.38%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  806841      0.34%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  490191      0.21%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   33227      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  119428      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234519755                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2305741                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2957075                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26282643                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.544293                       # Inst execution rate
system.cpu1.iew.exec_refs                    36496636                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2570964                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               81014172                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34547973                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            215008                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1834526                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2672122                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147985388                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33925672                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          3100526                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            128902421                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                621879                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7567050                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2709419                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8717956                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       731385                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           39599                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     13922782                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       161324                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       949306                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2007769                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 98392771                       # num instructions consuming a value
system.cpu1.iew.wb_count                    122162436                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.793729                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 78097204                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.515833                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     122482300                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               164977447                       # number of integer regfile reads
system.cpu1.int_regfile_writes               93427339                       # number of integer regfile writes
system.cpu1.ipc                              0.375104                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.375104                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           381226      0.29%      0.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             94022914     71.23%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 304      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            35031992     26.54%     98.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2566129      1.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             132002947                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1721908                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013044                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1061104     61.62%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     61.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                657725     38.20%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3079      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133343629                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         500793775                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    122162436                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        206884757                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 147295448                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                132002947                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             689940                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       58899233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           546218                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        176685                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     29878872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234519755                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.562865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.161647                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          168309869     71.77%     71.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           33911418     14.46%     86.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15689061      6.69%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7508787      3.20%     96.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5255307      2.24%     98.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1237667      0.53%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1429342      0.61%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1025001      0.44%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             153303      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234519755                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.557385                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           513796                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           30388                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34547973                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2672122                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1730                       # number of misc regfile reads
system.cpu1.numCycles                       236825496                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36761931                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              104474871                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67495175                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2316047                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                19434938                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              15671978                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               807784                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            200502625                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             155965293                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120225717                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 77371888                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                257444                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2709419                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19838637                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                52730542                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       200502625                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10690002                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            204047                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11128135                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        204045                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   366300782                       # The number of ROB reads
system.cpu1.rob.rob_writes                  306743855                       # The number of ROB writes
system.cpu1.timesIdled                          25850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            95.804100                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               19468332                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            20320980                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3418733                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         35170394                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             19635                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          26189                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            6554                       # Number of indirect misses.
system.cpu2.branchPred.lookups               38089369                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2004                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          6573                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2622458                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  18628655                       # Number of branches committed
system.cpu2.commit.bw_lim_events              5731258                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         341781                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       58943771                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            88001207                       # Number of instructions committed
system.cpu2.commit.committedOps              88167524                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    217723909                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.404951                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.471329                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    189770257     87.16%     87.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     14612317      6.71%     93.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2730224      1.25%     95.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2143682      0.98%     96.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       669016      0.31%     96.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       367596      0.17%     96.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       597308      0.27%     96.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1102251      0.51%     97.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      5731258      2.63%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    217723909                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               28821                       # Number of function calls committed.
system.cpu2.commit.int_insts                 86637834                       # Number of committed integer instructions.
system.cpu2.commit.loads                     20436149                       # Number of loads committed
system.cpu2.commit.membars                     250904                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       250904      0.28%      0.28% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        65059142     73.79%     74.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            233      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             382      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     74.08% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       20442722     23.19%     97.26% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2414141      2.74%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         88167524                       # Class of committed instruction
system.cpu2.commit.refs                      22856863                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   88001207                       # Number of Instructions Simulated
system.cpu2.committedOps                     88167524                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.619213                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.619213                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            128553253                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               800261                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            17167592                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             160933016                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                14948015                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 78855752                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2624297                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2558897                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              3220425                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   38089369                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 10399770                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    212178681                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               130042                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     181878258                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6841144                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.165251                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          12602414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          19487967                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.789081                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         228201742                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.799444                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.971317                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               112741359     49.40%     49.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                65132507     28.54%     77.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                37121405     16.27%     94.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                11293478      4.95%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  851845      0.37%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  805649      0.35%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  137158      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   26467      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   91874      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           228201742                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2292149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2871000                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                26055933                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.555076                       # Inst execution rate
system.cpu2.iew.exec_refs                    36136678                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   2485498                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               80680199                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             34344654                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            134110                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1777528                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2550237                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          147027886                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33651180                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          3067868                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            127941602                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                619915                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              7387397                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2624297                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8546448                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       713937                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           44472                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          128                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     13908505                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       129523                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           139                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       952663                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1918337                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 98153075                       # num instructions consuming a value
system.cpu2.iew.wb_count                    121303270                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792144                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 77751360                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.526275                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     121624711                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               163731381                       # number of integer regfile reads
system.cpu2.int_regfile_writes               92965041                       # number of integer regfile writes
system.cpu2.ipc                              0.381794                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.381794                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           252630      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             93514427     71.38%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 268      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  382      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            34761210     26.53%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2480553      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             131009470                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1710068                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.013053                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1066415     62.36%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     62.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                642645     37.58%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1008      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             132466908                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         492475958                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    121303270                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        205888380                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 146590606                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                131009470                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             437280                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       58860362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           545208                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         95499                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     29877300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    228201742                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.574095                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.173881                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          162956663     71.41%     71.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           32996997     14.46%     85.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           15597835      6.84%     92.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            7560421      3.31%     96.02% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            5246848      2.30%     98.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            1233890      0.54%     98.86% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            1436230      0.63%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1021546      0.45%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             151312      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      228201742                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.568386                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           386030                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           34915                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            34344654                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2550237                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1726                       # number of misc regfile reads
system.cpu2.numCycles                       230493891                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    43094223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              103835355                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             66972928                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2297296                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                18955490                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              15664863                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               794013                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            199169008                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             154933349                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          119677906                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 76801856                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                123377                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2624297                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             19662575                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                52704978                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       199169008                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       6322169                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            123235                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10930097                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        123245                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   359093221                       # The number of ROB reads
system.cpu2.rob.rob_writes                  304730351                       # The number of ROB writes
system.cpu2.timesIdled                          25744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.246111                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               19328557                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            20508599                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3469728                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         34884416                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             20134                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          27338                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            7204                       # Number of indirect misses.
system.cpu3.branchPred.lookups               37748076                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2102                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          6449                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2637476                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  18502057                       # Number of branches committed
system.cpu3.commit.bw_lim_events              5695510                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         291495                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       58997037                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            87475376                       # Number of instructions committed
system.cpu3.commit.committedOps              87616584                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    217745240                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.402381                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.463961                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    189826598     87.18%     87.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     14561402      6.69%     93.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2816051      1.29%     95.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2182094      1.00%     96.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       668759      0.31%     96.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       369301      0.17%     96.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       587498      0.27%     96.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1038027      0.48%     97.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      5695510      2.62%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    217745240                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               28670                       # Number of function calls committed.
system.cpu3.commit.int_insts                 86157312                       # Number of committed integer instructions.
system.cpu3.commit.loads                     20168949                       # Number of loads committed
system.cpu3.commit.membars                     213191                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       213191      0.24%      0.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        64783760     73.94%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            221      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             382      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       20175398     23.03%     97.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2443632      2.79%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         87616584                       # Class of committed instruction
system.cpu3.commit.refs                      22619030                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   87475376                       # Number of Instructions Simulated
system.cpu3.committedOps                     87616584                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.634458                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.634458                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            128500294                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               836234                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            17133993                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             160478375                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15054227                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 78849588                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2639354                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2676040                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              3190876                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   37748076                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10330123                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    212168987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               128948                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     180937005                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                6943212                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.163801                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          12593690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          19348691                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.785146                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         228234339                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.794549                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.966328                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               113167604     49.58%     49.58% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                65214135     28.57%     78.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                36700551     16.08%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                11246556      4.93%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  899962      0.39%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  808157      0.35%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  102211      0.04%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   26634      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   68529      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           228234339                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2215829                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2884415                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                25938589                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.553735                       # Inst execution rate
system.cpu3.iew.exec_refs                    36018245                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   2511144                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81813857                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             34082700                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            103647                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1809410                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2556234                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          146533408                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33507101                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          3084892                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            127608347                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                631476                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7200073                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2639354                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              8368359                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       742848                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           40080                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          140                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     13913751                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       106153                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           140                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       935819                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1948596                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 97571340                       # num instructions consuming a value
system.cpu3.iew.wb_count                    120795513                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.793126                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 77386346                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.524172                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     121109776                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               163374530                       # number of integer regfile reads
system.cpu3.int_regfile_writes               92565993                       # number of integer regfile writes
system.cpu3.ipc                              0.379585                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.379585                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           214954      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             93362136     71.44%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 225      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  382      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            34609351     26.48%     98.08% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            2506191      1.92%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             130693239                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1736982                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.013291                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1073670     61.81%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                661233     38.07%     99.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2079      0.12%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             132215267                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         491909387                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    120795513                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        205450368                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 146183729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                130693239                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             349679                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       58916824                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           551588                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         58184                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     29934874                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    228234339                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.572627                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.173306                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          163133824     71.48%     71.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           32909254     14.42%     85.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           15668266      6.86%     92.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            7478152      3.28%     96.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            5180477      2.27%     98.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            1237506      0.54%     98.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            1438293      0.63%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1034735      0.45%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             153832      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      228234339                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.567121                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           366702                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           30014                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            34082700                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2556234                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1763                       # number of misc regfile reads
system.cpu3.numCycles                       230450168                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    43137621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              104996233                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             66544234                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2364683                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                19068377                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              15241520                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               802335                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            198815672                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             154545378                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          119453762                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 76765404                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                208086                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2639354                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             19356501                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                52909528                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       198815672                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5408470                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             93970                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10989946                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         93945                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   358651417                       # The number of ROB reads
system.cpu3.rob.rob_writes                  303746196                       # The number of ROB writes
system.cpu3.timesIdled                          24819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1934475                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               532138                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3110272                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13194                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                637861                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9330346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17586198                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2915893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       950587                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10401627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7335402                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22455774                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8285989                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9009293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       864822                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7391687                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            43167                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10129                       # Transaction distribution
system.membus.trans_dist::ReadExReq            265921                       # Transaction distribution
system.membus.trans_dist::ReadExResp           265277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9009294                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1178                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26860768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26860768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    648921088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               648921088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            47528                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9329689                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9329689    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9329689                       # Request fanout histogram
system.membus.respLayer1.occupancy        48483636376                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23025614669                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1810                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          906                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    23832444.812362                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   120271225.737834                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          906    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   1777340000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            906                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   115246493000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  21592195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     10372298                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10372298                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     10372298                       # number of overall hits
system.cpu2.icache.overall_hits::total       10372298                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        27472                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         27472                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        27472                       # number of overall misses
system.cpu2.icache.overall_misses::total        27472                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1813767499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1813767499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1813767499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1813767499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     10399770                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10399770                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     10399770                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10399770                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002642                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002642                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002642                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002642                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 66022.404594                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66022.404594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 66022.404594                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66022.404594                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3204                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.890411                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25583                       # number of writebacks
system.cpu2.icache.writebacks::total            25583                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1889                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1889                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1889                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1889                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25583                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25583                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25583                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1664780999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1664780999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1664780999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1664780999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002460                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002460                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65073.720791                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65073.720791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65073.720791                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65073.720791                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25583                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     10372298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10372298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        27472                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        27472                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1813767499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1813767499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     10399770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10399770                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002642                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 66022.404594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66022.404594                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1889                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1889                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25583                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25583                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1664780999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1664780999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002460                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65073.720791                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65073.720791                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10620240                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25615                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           414.610189                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20825123                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20825123                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     21793870                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21793870                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     21793870                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21793870                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     10506972                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      10506972                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     10506972                       # number of overall misses
system.cpu2.dcache.overall_misses::total     10506972                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 881147557837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 881147557837                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 881147557837                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 881147557837                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     32300842                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     32300842                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     32300842                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     32300842                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.325285                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.325285                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.325285                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.325285                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 83863.129914                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 83863.129914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 83863.129914                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 83863.129914                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     38401017                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        51209                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           753896                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            773                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    50.936757                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.247089                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2663704                       # number of writebacks
system.cpu2.dcache.writebacks::total          2663704                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      7815479                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      7815479                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      7815479                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      7815479                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2691493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2691493                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2691493                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2691493                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 234230298377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 234230298377                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 234230298377                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 234230298377                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.083326                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083326                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.083326                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083326                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 87026.159227                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87026.159227                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 87026.159227                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87026.159227                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2663690                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     20013580                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20013580                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      9955699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9955699                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 821446813500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 821446813500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     29969279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     29969279                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.332197                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.332197                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 82510.209831                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 82510.209831                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      7347182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      7347182                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2608517                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2608517                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 226336065000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 226336065000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.087040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.087040                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 86768.100419                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 86768.100419                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1780290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1780290                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       551273                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       551273                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59700744337                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59700744337                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2331563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2331563                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.236439                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.236439                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 108296.151520                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 108296.151520                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       468297                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       468297                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82976                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82976                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   7894233377                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7894233377                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.035588                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.035588                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95138.755508                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95138.755508                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        82146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        82146                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1572                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1572                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     54714000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     54714000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        83718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        83718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.018777                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.018777                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 34805.343511                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 34805.343511                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          645                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          645                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          927                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          927                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15197000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.011073                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.011073                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 16393.743258                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16393.743258                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        79367                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        79367                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2945                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2945                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19885000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19885000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        82312                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        82312                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.035779                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.035779                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6752.122241                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6752.122241                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2879                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2879                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17182000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17182000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.034977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.034977                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5968.044460                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5968.044460                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2716000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2716000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2540000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1219                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1219                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         5354                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         5354                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    175693499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    175693499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         6573                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         6573                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.814544                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.814544                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 32815.371498                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 32815.371498                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         5350                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         5350                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    170339499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    170339499                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.813936                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.813936                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 31839.158692                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 31839.158692                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.885740                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           24660593                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2687176                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.177141                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.885740                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965179                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965179                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         67634039                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        67634039                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1702                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          852                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    25368579.812207                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   127254124.306341                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          852    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   1802399000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            852                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   115224658000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  21614030000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     10302485                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10302485                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     10302485                       # number of overall hits
system.cpu3.icache.overall_hits::total       10302485                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        27638                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         27638                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        27638                       # number of overall misses
system.cpu3.icache.overall_misses::total        27638                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1798332999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1798332999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1798332999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1798332999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10330123                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10330123                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10330123                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10330123                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002675                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002675                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002675                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002675                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65067.407157                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65067.407157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65067.407157                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65067.407157                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3109                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.720588                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        25472                       # number of writebacks
system.cpu3.icache.writebacks::total            25472                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2166                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2166                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2166                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2166                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        25472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        25472                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        25472                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        25472                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1632431499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1632431499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1632431499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1632431499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002466                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002466                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002466                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002466                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64087.291889                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64087.291889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64087.291889                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64087.291889                       # average overall mshr miss latency
system.cpu3.icache.replacements                 25472                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     10302485                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10302485                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        27638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        27638                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1798332999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1798332999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10330123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10330123                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002675                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002675                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65067.407157                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65067.407157                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2166                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2166                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        25472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        25472                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1632431499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1632431499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64087.291889                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64087.291889                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           10487158                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            25504                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           411.196597                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20685718                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20685718                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     21528237                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        21528237                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     21528237                       # number of overall hits
system.cpu3.dcache.overall_hits::total       21528237                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     10543755                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      10543755                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     10543755                       # number of overall misses
system.cpu3.dcache.overall_misses::total     10543755                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 886763493927                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 886763493927                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 886763493927                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 886763493927                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     32071992                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     32071992                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     32071992                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     32071992                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.328753                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.328753                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.328753                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.328753                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 84103.196056                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 84103.196056                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 84103.196056                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 84103.196056                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     39539850                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        55114                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           784939                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            828                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    50.373150                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    66.562802                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2699227                       # number of writebacks
system.cpu3.dcache.writebacks::total          2699227                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      7817624                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      7817624                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      7817624                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      7817624                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2726131                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2726131                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2726131                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2726131                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 236526575804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 236526575804                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 236526575804                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 236526575804                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.085000                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.085000                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.085000                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.085000                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86762.732900                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86762.732900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86762.732900                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86762.732900                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2699215                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     19737804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       19737804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      9960648                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      9960648                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 823513953500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 823513953500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     29698452                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     29698452                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.335393                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.335393                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 82676.744876                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 82676.744876                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      7323709                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      7323709                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2636939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2636939                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 227970361000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 227970361000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.088790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.088790                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 86452.648696                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 86452.648696                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1790433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1790433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       583107                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       583107                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63249540427                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63249540427                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2373540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2373540                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.245670                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.245670                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 108469.869899                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108469.869899                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       493915                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       493915                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        89192                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        89192                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   8556214804                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8556214804                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037578                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037578                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 95930.294242                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 95930.294242                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        69642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        69642                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1594                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1594                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     48960500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     48960500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        71236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        71236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.022376                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.022376                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 30715.495609                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30715.495609                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          656                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          656                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          938                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          938                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     13577000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     13577000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.013167                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.013167                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14474.413646                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14474.413646                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        66675                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        66675                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         3160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3160                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     20725000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     20725000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        69835                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        69835                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.045250                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.045250                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6558.544304                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6558.544304                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         3053                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3053                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     17853000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     17853000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.043717                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.043717                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5847.690796                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5847.690796                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2682500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2682500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2501500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1199                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1199                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         5250                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         5250                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    166031500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    166031500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         6449                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         6449                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.814080                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.814080                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31625.047619                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31625.047619                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         5248                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         5248                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    160781500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    160781500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.813770                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.813770                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30636.718750                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30636.718750                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.829113                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           24406064                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2721689                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.967249                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.829113                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.963410                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.963410                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         67160687                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        67160687                       # Number of data accesses
system.cpu0.numPwrStateTransitions                654                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16896761.467890                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   122272638.366164                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          327    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1592647000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   131313447000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5525241000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     11792646                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11792646                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     11792646                       # number of overall hits
system.cpu0.icache.overall_hits::total       11792646                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       131112                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        131112                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       131112                       # number of overall misses
system.cpu0.icache.overall_misses::total       131112                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9187672983                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9187672983                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9187672983                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9187672983                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     11923758                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11923758                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     11923758                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11923758                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.010996                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010996                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.010996                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010996                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70074.996820                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70074.996820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70074.996820                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70074.996820                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        45419                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              544                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    83.490809                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       120753                       # number of writebacks
system.cpu0.icache.writebacks::total           120753                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10358                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10358                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10358                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       120754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       120754                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       120754                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       120754                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8484115984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8484115984                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8484115984                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8484115984                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010127                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70259.502658                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70259.502658                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70259.502658                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70259.502658                       # average overall mshr miss latency
system.cpu0.icache.replacements                120753                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     11792646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11792646                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       131112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       131112                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9187672983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9187672983                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     11923758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11923758                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.010996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010996                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70074.996820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70074.996820                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10358                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       120754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       120754                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8484115984                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8484115984                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70259.502658                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70259.502658                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           11914798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           120785                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            98.644683                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         23968269                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        23968269                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     22871905                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22871905                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     22871905                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22871905                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11003291                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11003291                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11003291                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11003291                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 915164119940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 915164119940                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 915164119940                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 915164119940                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     33875196                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     33875196                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     33875196                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     33875196                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324819                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324819                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324819                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324819                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83171.854670                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83171.854670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83171.854670                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83171.854670                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     41009201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        55633                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           819830                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            734                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.021591                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.794278                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2879277                       # number of writebacks
system.cpu0.dcache.writebacks::total          2879277                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8097383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8097383                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8097383                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8097383                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2905908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2905908                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2905908                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2905908                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 249018960770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 249018960770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 249018960770                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 249018960770                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085783                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085783                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085783                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85694.027743                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85694.027743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85694.027743                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85694.027743                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2879259                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     20765998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20765998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     10106998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10106998                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 836522728500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 836522728500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     30872996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30872996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.327373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.327373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82766.685865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82766.685865                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7356793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7356793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2750205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2750205                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 236580308500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 236580308500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089081                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089081                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 86022.790483                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86022.790483                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2105907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2105907                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       896293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       896293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78641391440                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78641391440                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3002200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3002200                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.298545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.298545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 87740.718091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87740.718091                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       740590                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       740590                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       155703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       155703                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  12438652270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12438652270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051863                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 79887.043088                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 79887.043088                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       205547                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       205547                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2599                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2599                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     62769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     62769500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       208146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       208146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012486                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012486                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24151.404386                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24151.404386                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2199                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          400                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          400                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3429000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3429000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001922                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001922                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8572.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8572.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       203145                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       203145                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         3878                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3878                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     38196000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     38196000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       207023                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       207023                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.018732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018732                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9849.406911                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9849.406911                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         3755                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3755                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34463000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.018138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018138                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9177.896138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9177.896138                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       317500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       317500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       295500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       295500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2269                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2269                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         4529                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         4529                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    156067999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    156067999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         6798                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         6798                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.666225                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.666225                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34459.703908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34459.703908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         4529                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         4529                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    151538999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    151538999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.666225                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.666225                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33459.703908                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33459.703908                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.725062                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           26200135                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2898853                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.038104                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.725062                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991408                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991408                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         71493147                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        71493147                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               24597                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              684524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9196                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              629894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9105                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              611643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                9206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              633043                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2611208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              24597                       # number of overall hits
system.l2.overall_hits::.cpu0.data             684524                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9196                       # number of overall hits
system.l2.overall_hits::.cpu1.data             629894                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9105                       # number of overall hits
system.l2.overall_hits::.cpu2.data             611643                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               9206                       # number of overall hits
system.l2.overall_hits::.cpu3.data             633043                       # number of overall hits
system.l2.overall_hits::total                 2611208                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             96156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2187355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16960                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2082495                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2053994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2066950                       # number of demand (read+write) misses
system.l2.demand_misses::total                8536654                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            96156                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2187355                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16960                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2082495                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16478                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2053994                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16266                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2066950                       # number of overall misses
system.l2.overall_misses::total               8536654                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8016051466                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 234398083773                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1549103461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224462447319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1506491956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 220875567353                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1473795968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 222821343295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     915102884591                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8016051466                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 234398083773                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1549103461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224462447319                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1506491956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 220875567353                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1473795968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 222821343295                       # number of overall miss cycles
system.l2.overall_miss_latency::total    915102884591                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          120753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2871879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           26156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2712389                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2665637                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           25472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2699993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11147862                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         120753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2871879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          26156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2712389                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2665637                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          25472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2699993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11147862                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.796303                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.761646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.648417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.767772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.644100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.770545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.638584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.765539                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.765766                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.796303                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.761646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.648417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.767772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.644100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.770545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.638584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.765539                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.765766                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83365.067869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107160.512936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91338.647465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107785.347537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91424.442044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 107534.670186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90605.924505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107801.999707                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107196.904618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83365.067869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107160.512936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91338.647465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107785.347537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91424.442044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 107534.670186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90605.924505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107801.999707                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107196.904618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             231793                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9535                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.309701                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    751213                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              864822                       # number of writebacks
system.l2.writebacks::total                    864822                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1402                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          46356                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           6411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          37000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6637                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          34999                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           6143                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          37043                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              175991                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1402                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         46356                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          6411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         37000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6637                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         34999                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          6143                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         37043                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             175991                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2140999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2045495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2018995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2029907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8360663                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2140999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2045495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2018995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2029907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1018063                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9378726                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6964780469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 210063570873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    912879475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201701930402                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    853056472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 198508167440                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    862824978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 200225823383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 820093033492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6964780469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 210063570873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    912879475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201701930402                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    853056472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 198508167440                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    862824978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 200225823383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  84025654188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 904118687680                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.784693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.745505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.403311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.754130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.384670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.757416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.397417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.751819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749979                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.784693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.745505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.403311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.754130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.384670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.757416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.397417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.751819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.841303                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73503.814815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98114.744973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86537.062755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98607.882396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86683.921553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98320.286796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85234.118147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98637.929414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98089.473705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73503.814815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98114.744973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86537.062755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98607.882396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86683.921553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98320.286796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85234.118147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98637.929414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82534.827597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96401.013067                       # average overall mshr miss latency
system.l2.replacements                       16419098                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1243465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1243465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1243465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1243465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      7903662                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7903662                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      7903662                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7903662                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1018063                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1018063                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  84025654188                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  84025654188                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82534.827597                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82534.827597                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             714                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1038                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1016                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             919                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3687                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1597                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1155                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1055                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5029                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     13256000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2542000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      2548000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      2123500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     20469500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2311                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2260                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2171                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         1974                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8716                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.691043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.540708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.532013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.534448                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.576985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8300.563557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2080.196399                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2206.060606                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2012.796209                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4070.292305                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1596                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1154                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1055                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5025                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     32143491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     24882996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     23230988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     21230488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    101487963                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.690610                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.539823                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.531552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.534448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.576526                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20140.031955                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20395.898361                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20130.838821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20123.685308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20196.609552                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           632                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           350                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           316                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           294                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1592                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          581                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          268                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          202                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          216                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1267                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      9374500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3853000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3136000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2673500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     19037000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1213                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          618                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          510                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2859                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.478978                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.433657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.389961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.423529                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.443162                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16135.111876                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 14376.865672                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 15524.752475                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 12377.314815                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15025.256511                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          581                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          268                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          202                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          216                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1267                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11699999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5380498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      4031000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4320000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     25431497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.478978                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.433657                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.389961                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.423529                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.443162                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20137.691910                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20076.485075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19955.445545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20072.215470                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            40311                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            17313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            15245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            19289                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92158                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          98381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          60427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          57369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          59557                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              275734                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11556196927                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8187123949                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7516379964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   8117197443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   35376898283                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       138692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        77740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        72614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        78846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.709349                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.777296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.790054                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.755359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.749497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 117463.706681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 135487.843994                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 131018.145061                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 136292.920110                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128300.819932                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8821                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          750                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          227                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          865                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10663                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        89560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        59677                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        57142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        58692                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         265071                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10030249436                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7533557456                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6927694466                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7465621947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31957123305                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.645747                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.767649                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.786928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.744388                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 111994.745824                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 126238.876887                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 121236.471702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 127199.992282                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120560.616986                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         24597                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          9206                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              52104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        96156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8016051466                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1549103461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1506491956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1473795968                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12545442851                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       120753                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        26156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        25472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         197964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.796303                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.648417                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.644100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.638584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.736801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83365.067869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91338.647465                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91424.442044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90605.924505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86010.166262                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1402                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         6411                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6637                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         6143                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         20593                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       125267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6964780469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    912879475                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    853056472                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    862824978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9593541394                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.784693                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.403311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.384670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.397417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.632777                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73503.814815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86537.062755                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86683.921553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85234.118147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76584.746134                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       644213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       612581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       596398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       613754                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2466946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2088974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2022068                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      1996625                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2007393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8115060                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 222841886846                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 216275323370                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 213359187389                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 214704145852                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 867180543457                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2733187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2634649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2593023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2621147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10582006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.764300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.767490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.769999                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.765845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.766874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106675.280231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106957.492710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106859.919809                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 106956.707457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106860.644710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        37535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        36250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        34772                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        36178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       144735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2051439                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1985818                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      1961853                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      1971215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7970325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 200033321437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 194168372946                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 191580472974                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 192760201436                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 778542368793                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.750567                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.753732                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.756589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.752043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.753196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97508.783560                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97777.526916                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 97652.817502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97787.507419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97680.128325                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2691                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          128                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2849                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1452                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           67                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           42                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1606                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     33211500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       308499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       248000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       275500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     34043499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         4143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          195                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           52                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           65                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          4455                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.350471                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.343590                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.807692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.692308                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.360494                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22872.933884                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4604.462687                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  5904.761905                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  6122.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21197.695517                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          435                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          446                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1017                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           61                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     20055481                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1219994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       788998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       828999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22893472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.245474                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.312821                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.646154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.260382                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19720.236971                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19999.901639                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19724.950000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19738.071429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19735.751724                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998598                       # Cycle average of tags in use
system.l2.tags.total_refs                    21042599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16422439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.281332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.271802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.352922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.954913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.112357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.999526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.107143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.795106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.113943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.917741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.373146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.426122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.021139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.109368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.001674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.106174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.108090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.099580                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 178911279                       # Number of tag accesses
system.l2.tags.data_accesses                178911279                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6064256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     137043328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        675136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130917824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        629824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     129220032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        647872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     129918336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     58455872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          593572480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6064256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       675136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       629824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       647872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8017088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55348608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55348608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2141302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2045591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2019063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2029974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       913373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9274570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       864822                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             864822                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         44316824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1001495483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4933809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        956731067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          4602675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        944323816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          4734567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        949426934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    427188194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4337753370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     44316824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4933809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      4602675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      4734567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         58587875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404480698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404480698                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404480698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        44316824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1001495483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4933809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       956731067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         4602675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       944323816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         4734567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       949426934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    427188194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4742234068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    825025.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94755.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2123288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2031522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2003932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2015279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    892425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000449626500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        50755                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        50755                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14658067                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             778567                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9274571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     864822                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9274571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   864822                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  82857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 39797                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            316865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            323749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            311165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            324951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            497397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            635409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            622883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1256545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1485799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1140287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           736624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           299769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           305362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           315405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           305697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           313807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             46155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             58897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             62515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             60597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            52544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            42281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            47600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            47248                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 355267444048                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45958570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            527612081548                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38650.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57400.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6765059                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  752507                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9274571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               864822                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  618233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  999493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1301709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1365842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1242710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1102489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  849715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  590979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  386739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  254727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 173393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 129282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  68797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  42109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  28087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  37837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  43378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  44469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  46214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  46940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  46147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  46070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2499162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.513862                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.301481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.243400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1092672     43.72%     43.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       718897     28.77%     72.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       160941      6.44%     78.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        93929      3.76%     82.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63857      2.56%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        46414      1.86%     87.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        35172      1.41%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27227      1.09%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       260053     10.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2499162                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        50755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.098552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    104.250664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    335.268244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         47824     94.23%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         2771      5.46%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535          102      0.20%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            8      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            6      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.00%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            7      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10752-11263            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           12      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         50755                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        50755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255009                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            46046     90.72%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              517      1.02%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2170      4.28%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1043      2.05%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              499      0.98%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              238      0.47%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.22%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.05%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         50755                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              588269696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5302848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                52801472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               593572544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55348608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4299.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       385.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4337.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    404.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  136838660000                       # Total gap between requests
system.mem_ctrls.avgGap                      13495.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6064320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    135890432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       675136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130017408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       629824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    128251648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       647872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    128977856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     57115200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     52801472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 44317291.320419557393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 993070263.871574044228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4933809.362451647408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 950150939.769314289093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 4602674.939414794557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 937246986.758598446846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 4734567.463844727725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 942554023.902947545052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 417390730.902067661285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 385866546.747364282608                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2141302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2045591                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2019063                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2029974                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       913373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       864822                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3044881334                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 121032751654                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    472324095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 116617033472                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    441955109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 114550006317                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    440220237                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 115788079883                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  55224829447                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3536621926027                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32134.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56522.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44774.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57008.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44909.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     56734.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43487.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     57039.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60462.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4089421.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           9119629260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4847186520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         35005635000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2053532340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10801683360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      60882309900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1276742880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       123986719260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        906.079421                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2514318395                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4569240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 129755129605                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8724451680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4637133270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30623202960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2253087720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10801683360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60207892170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1844673600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       119092124760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        870.310338                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3790076135                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4569240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128479371865                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1774                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          888                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20750431.869369                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   94204516.926434                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          888    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1567323500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            888                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   118412304500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18426383500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10578674                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10578674                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10578674                       # number of overall hits
system.cpu1.icache.overall_hits::total       10578674                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        27749                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         27749                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        27749                       # number of overall misses
system.cpu1.icache.overall_misses::total        27749                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1832840000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1832840000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1832840000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1832840000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10606423                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10606423                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10606423                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10606423                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002616                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002616                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002616                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002616                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 66050.668493                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 66050.668493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 66050.668493                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 66050.668493                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2056                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.714286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        26156                       # number of writebacks
system.cpu1.icache.writebacks::total            26156                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1593                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1593                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1593                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1593                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        26156                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        26156                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        26156                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        26156                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1708447500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1708447500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1708447500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1708447500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002466                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002466                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002466                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002466                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65317.613549                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65317.613549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65317.613549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65317.613549                       # average overall mshr miss latency
system.cpu1.icache.replacements                 26156                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10578674                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10578674                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        27749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        27749                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1832840000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1832840000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10606423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10606423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002616                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002616                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 66050.668493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 66050.668493                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1593                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1593                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        26156                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        26156                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1708447500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1708447500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65317.613549                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65317.613549                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10819906                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            26188                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           413.162746                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         21239002                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        21239002                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     21937117                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21937117                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     21937117                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21937117                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10542010                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10542010                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10542010                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10542010                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 890212047087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 890212047087                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 890212047087                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 890212047087                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     32479127                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32479127                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     32479127                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     32479127                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.324578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.324578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.324578                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.324578                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84444.242330                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84444.242330                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84444.242330                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84444.242330                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     39210174                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        60853                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           772662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            814                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.746865                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.757985                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2711169                       # number of writebacks
system.cpu1.dcache.writebacks::total          2711169                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7802017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7802017                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7802017                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7802017                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2739993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2739993                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2739993                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2739993                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 238109614893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 238109614893                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 238109614893                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 238109614893                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.084362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.084362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084362                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86901.541315                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86901.541315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86901.541315                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86901.541315                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2711157                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20141414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20141414                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      9958944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      9958944                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 825697491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 825697491500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     30100358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30100358                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.330858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.330858                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82910.145041                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82910.145041                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7308295                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7308295                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2650649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2650649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 229497448500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 229497448500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.088060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.088060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86581.606429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86581.606429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1795703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1795703                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       583066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       583066                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  64514555587                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  64514555587                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2378769                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2378769                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.245112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.245112                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110647.088986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110647.088986                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       493722                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       493722                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89344                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89344                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   8612166393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8612166393                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037559                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037559                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96393.338031                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96393.338031                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       125130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       125130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1524                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1524                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     49743500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     49743500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       126654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       126654                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012033                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012033                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 32640.091864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 32640.091864                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          611                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          611                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          913                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          913                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.007209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.007209                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14124.863089                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14124.863089                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       122619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       122619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2667                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2667                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     20977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20977000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       125286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       125286                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7865.391826                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7865.391826                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2591                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2591                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18564000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18564000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020681                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7164.801235                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7164.801235                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2645500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2645500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2467500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2467500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1239                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1239                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         5265                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         5265                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    168681999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    168681999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         6504                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         6504                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.809502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.809502                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 32038.366382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 32038.366382                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         5263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         5263                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    163416999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    163416999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.809194                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.809194                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 31050.161315                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 31050.161315                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.209415                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           24939181                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2734857                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.119007                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.209415                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.975294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.975294                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         68209969                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        68209969                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 136838688000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10844726                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2108287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9907804                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15554276                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1676179                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              37                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           46738                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11721                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58459                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          557                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           390733                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          390733                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        197964                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10646771                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         4455                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         4455                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       362259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8673830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        78468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8175799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        76749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8033125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        76416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8137491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33614137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15456384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    368074112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3347968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    347106624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3274624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    341077312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3260416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    345549312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1427146752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18230361                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60993408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         29397289                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448757                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.714570                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18949897     64.46%     64.46% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8658789     29.45%     93.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1000500      3.40%     97.32% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 619967      2.11%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 168136      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           29397289                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22383548206                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4065284773                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          41734424                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4117609147                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          41327985                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4380007109                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         181923221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4137380685                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42489717                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            55546                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
