# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../perser2.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../perser2.srcs/sources_1/bd/design_1/ipshared/e257/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../perser2.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../perser2.srcs/sources_1/new/parse_control.v" \
"../../../../perser2.srcs/sim_1/new/test_parse_control.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
