

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Tue Feb 26 02:23:28 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.32|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1177|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     173|
|Register         |        0|      -|     950|     128|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     950|    1478|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_11_7_fu_1218_p2            |     +    |      0|  0|  32|          32|          32|
    |p_Val2_14_7_fu_1185_p2            |     +    |      0|  0|  32|          32|          32|
    |p_Val2_17_7_fu_1152_p2            |     +    |      0|  0|  32|          32|          32|
    |p_Val2_20_7_fu_1119_p2            |     +    |      0|  0|  32|          32|          32|
    |p_Val2_23_7_fu_1086_p2            |     +    |      0|  0|  32|          32|          32|
    |p_Val2_2_7_fu_1316_p2             |     +    |      0|  0|  32|          32|          32|
    |p_Val2_5_7_fu_1284_p2             |     +    |      0|  0|  32|          32|          32|
    |p_Val2_8_7_fu_1251_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_1209_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp11_fu_625_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp12_fu_635_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp13_fu_1176_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp14_fu_573_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp15_fu_583_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp16_fu_1143_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp17_fu_521_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp18_fu_531_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp19_fu_1110_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp1_fu_677_p2                    |     +    |      0|  0|  29|          22|          22|
    |tmp20_fu_469_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp21_fu_479_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp22_fu_1077_p2                  |     +    |      0|  0|  32|          32|          32|
    |tmp23_fu_417_p2                   |     +    |      0|  0|  29|          22|          22|
    |tmp24_fu_427_p2                   |     +    |      0|  0|  30|          23|          23|
    |tmp2_fu_687_p2                    |     +    |      0|  0|  30|          23|          23|
    |tmp3_fu_1307_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp4_fu_791_p2                    |     +    |      0|  0|  30|          23|          23|
    |tmp5_fu_781_p2                    |     +    |      0|  0|  29|          22|          22|
    |tmp6_fu_1275_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp7_fu_739_p2                    |     +    |      0|  0|  30|          23|          23|
    |tmp8_fu_729_p2                    |     +    |      0|  0|  29|          22|          22|
    |tmp9_fu_1242_p2                   |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_1374_p2                  |     +    |      0|  0|  39|          32|           1|
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_1015                 |    and   |      0|  0|   8|           1|           1|
    |ap_condition_190                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_383                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op116_read_state1    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op230_write_state3   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op260_write_state4   |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_186_p4           |    and   |      0|  0|   8|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_1328_p2                  |   icmp   |      0|  0|  18|          32|          13|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1177|         954|         903|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_corState_flag_1_phi_fu_229_p4  |  15|          3|    1|          3|
    |ap_phi_mux_corState_flag_2_phi_fu_251_p4  |  15|          3|    1|          3|
    |ap_phi_mux_corState_flag_phi_fu_218_p4    |  15|          3|    1|          3|
    |ap_phi_mux_corState_new_1_phi_fu_240_p4   |  15|          3|    1|          3|
    |ap_phi_mux_corState_new_2_phi_fu_263_p4   |  15|          3|    1|          3|
    |corHelper_V                               |  41|          8|   32|        256|
    |i_data_TDATA_blk_n                        |   9|          2|    1|          2|
    |o_data_TDATA_blk_n                        |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out                |   9|          2|   32|         64|
    |o_data_V_data_V_1_state                   |  15|          3|    2|          6|
    |o_data_V_last_V_1_state                   |  15|          3|    2|          6|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 173|         35|   75|        351|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_s_reg_1486  |   1|   0|    1|          0|
    |corHelper_V                      |  32|   0|   32|          0|
    |corState                         |   1|   0|    1|          0|
    |corState_load_reg_1394           |   1|   0|    1|          0|
    |currentState                     |   1|   0|    1|          0|
    |currentState_load_reg_1478       |   1|   0|    1|          0|
    |loadCount_V                      |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A      |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B      |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd         |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr         |   1|   0|    1|          0|
    |o_data_V_data_V_1_state          |   2|   0|    2|          0|
    |o_data_V_last_V_1_sel_rd         |   1|   0|    1|          0|
    |o_data_V_last_V_1_state          |   2|   0|    2|          0|
    |phaseClass0_V_0                  |  11|   0|   16|          5|
    |phaseClass0_V_1                  |  11|   0|   16|          5|
    |phaseClass0_V_2                  |  11|   0|   16|          5|
    |phaseClass0_V_2_load_reg_1398    |  11|   0|   16|          5|
    |phaseClass0_V_3                  |  11|   0|   16|          5|
    |phaseClass1_V_0                  |  11|   0|   16|          5|
    |phaseClass1_V_1                  |  11|   0|   16|          5|
    |phaseClass1_V_2                  |  11|   0|   16|          5|
    |phaseClass1_V_2_load_reg_1403    |  11|   0|   16|          5|
    |phaseClass1_V_3                  |  11|   0|   16|          5|
    |phaseClass2_V_0                  |  11|   0|   16|          5|
    |phaseClass2_V_1                  |  11|   0|   16|          5|
    |phaseClass2_V_2                  |  11|   0|   16|          5|
    |phaseClass2_V_2_load_reg_1408    |  11|   0|   16|          5|
    |phaseClass2_V_3                  |  11|   0|   16|          5|
    |phaseClass3_V_0                  |  11|   0|   16|          5|
    |phaseClass3_V_1                  |  11|   0|   16|          5|
    |phaseClass3_V_2                  |  11|   0|   16|          5|
    |phaseClass3_V_2_load_reg_1413    |  11|   0|   16|          5|
    |phaseClass3_V_3                  |  11|   0|   16|          5|
    |phaseClass4_V_0                  |  11|   0|   16|          5|
    |phaseClass4_V_1                  |  11|   0|   16|          5|
    |phaseClass4_V_2                  |  11|   0|   16|          5|
    |phaseClass4_V_2_load_reg_1418    |  11|   0|   16|          5|
    |phaseClass4_V_3                  |  11|   0|   16|          5|
    |phaseClass5_V_0                  |  11|   0|   16|          5|
    |phaseClass5_V_1                  |  11|   0|   16|          5|
    |phaseClass5_V_2                  |  11|   0|   16|          5|
    |phaseClass5_V_2_load_reg_1423    |  11|   0|   16|          5|
    |phaseClass5_V_3                  |  11|   0|   16|          5|
    |phaseClass6_V_0                  |  11|   0|   16|          5|
    |phaseClass6_V_1                  |  11|   0|   16|          5|
    |phaseClass6_V_2                  |  11|   0|   16|          5|
    |phaseClass6_V_2_load_reg_1428    |  11|   0|   16|          5|
    |phaseClass6_V_3                  |  11|   0|   16|          5|
    |phaseClass7_V_0                  |  11|   0|   16|          5|
    |phaseClass7_V_1                  |  11|   0|   16|          5|
    |phaseClass7_V_2                  |  11|   0|   16|          5|
    |phaseClass7_V_2_load_reg_1433    |  11|   0|   16|          5|
    |phaseClass7_V_3                  |  11|   0|   16|          5|
    |phaseClass_V_read_reg_1390       |   4|   0|    4|          0|
    |tmp12_reg_1458                   |  13|   0|   23|         10|
    |tmp15_reg_1453                   |  13|   0|   23|         10|
    |tmp18_reg_1448                   |  13|   0|   23|         10|
    |tmp21_reg_1443                   |  13|   0|   23|         10|
    |tmp24_reg_1438                   |  13|   0|   23|         10|
    |tmp2_reg_1463                    |  13|   0|   23|         10|
    |tmp4_reg_1473                    |  13|   0|   23|         10|
    |tmp7_reg_1468                    |  13|   0|   23|         10|
    |tmp_reg_1482                     |   1|   0|    1|          0|
    |tmp_s_reg_1486                   |   1|   0|    1|          0|
    |corState_load_reg_1394           |  64|  32|    1|          0|
    |currentState_load_reg_1478       |  64|  32|    1|          0|
    |phaseClass_V_read_reg_1390       |  64|  32|    4|          0|
    |tmp_reg_1482                     |  64|  32|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 950| 128|  981|        280|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

