## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.1
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


D:\lolic\Documents\Thesis\hardware-accelerated-hog-svm\hog_svm_fpga\hog_svm_fpga\impl\verilog>C:/Xilinx/Vivado/2018.1/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fpext_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_fsub_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xillybus_wrapper_ap_uitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xillybus_wrapper_ap_uitofp_4_no_dsp_32'...
[Fri May 18 16:31:51 2018] Launched synth_1...
Run output will be captured here: D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/runme.log
[Fri May 18 16:31:51 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log xillybus_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xillybus_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xillybus_wrapper.tcl -notrace
Command: synth_design -top xillybus_wrapper -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 379.926 ; gain = 104.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_g8j' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_g8j_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_g8j_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_g8j_memcore_ram' (1#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_g8j_memcore' (2#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_g8j' (3#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 576 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_hbi_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 576 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi_memcore_ram' (4#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi_memcore' (5#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_hbi' (6#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs.v:11]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:58]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_ibs_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs_memcore_ram' (7#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs_memcore' (8#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_ibs' (9#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_ibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1764 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1764 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_jbC_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1764 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC_memcore_ram' (10#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC_memcore' (11#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_jbC' (12#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_jbC.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM.v:11]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:66]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_kbM_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:9]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM_memcore_ram' (13#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM_memcore' (14#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_kbM' (15#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW.v:11]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW_memcore' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:66]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_lbW_memcore_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW_memcore_ram' (16#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW_memcore' (17#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_lbW' (18#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW.v:11]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc' (19#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_1_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_gradients' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state8 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:74]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:822]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:828]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:834]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:838]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:842]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:866]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:868]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:872]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:874]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:896]
INFO: [Synth 8-6155] done synthesizing module 'compute_gradients' (20#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_cells' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state13 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:76]
INFO: [Synth 8-6157] synthesizing module 'compute_cells_binbkb' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'compute_cells_binbkb_ram' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells_binbkb_ram' (21#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells_binbkb' (22#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells_binbkb.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:875]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:929]
INFO: [Synth 8-6155] done synthesizing module 'compute_cells' (23#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:10]
INFO: [Synth 8-6157] synthesizing module 'compute_blocks' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:10]
	Parameter ap_ST_fsm_state1 bound to: 42'b000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 42'b000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 42'b000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 42'b000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 42'b000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 42'b000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 42'b000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 42'b000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 42'b000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 42'b000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 42'b000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 42'b000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 42'b000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 42'b000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 42'b000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 42'b000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 42'b000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 42'b000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 42'b000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 42'b000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 42'b000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 42'b000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 42'b000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 42'b000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 42'b000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 42'b000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 42'b000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 42'b000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 42'b000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 42'b000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 42'b000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 42'b000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 42'b000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 42'b000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 42'b000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 42'b000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 42'b000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 42'b000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 42'b000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 42'b001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 42'b010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 42'b100000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:132]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_cud' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fsub_3_full_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fsub_3_full_dsp_32' (41#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fsub_3_full_dsp_32/synth/xillybus_wrapper_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_cud' (42#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_dEe' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fmul_2_max_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fmul_2_max_dsp_32' (50#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fmul_2_max_dsp_32/synth/xillybus_wrapper_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_dEe' (51#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_dEe.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_eOg' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_uitofp_4_no_dsp_32' (60#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_uitofp_4_no_dsp_32/synth/xillybus_wrapper_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_eOg' (61#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_eOg.v:11]
INFO: [Synth 8-6157] synthesizing module 'xillybus_wrapper_fYi' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_ap_fpext_0_no_dsp_32' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'd:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_ap_fpext_0_no_dsp_32' (64#1) [d:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.srcs/sources_1/ip/xillybus_wrapper_ap_fpext_0_no_dsp_32/synth/xillybus_wrapper_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper_fYi' (65#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_fYi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2242]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2248]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2254]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2284]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2292]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2298]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2336]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2340]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2350]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2354]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2356]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2614]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2640]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4494]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4498]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4528]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4544]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4548]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4552]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4556]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4560]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4568]
INFO: [Synth 8-6155] done synthesizing module 'compute_blocks' (66#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_2_proc.v:51]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (67#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'xillybus_wrapper' (68#1) [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.v:12]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized1 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[27]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[26]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[25]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[24]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[23]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[22]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[21]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[20]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[19]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[18]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[17]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[16]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[31]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[30]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[29]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[28]
WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized5 has unconnected port s_axis_c_tdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 549.621 ; gain = 273.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 549.621 ; gain = 273.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 549.621 ; gain = 273.930
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  FDE => FDRE: 35 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 813.770 ; gain = 3.680
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 813.770 ; gain = 538.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 813.770 ; gain = 538.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for compute_blocks_U0/xillybus_wrapper_eOg_U13/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for compute_blocks_U0/xillybus_wrapper_eOg_U14/xillybus_wrapper_ap_uitofp_4_no_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for compute_blocks_U0/xillybus_wrapper_dEe_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 813.770 ; gain = 538.078
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_163_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_24_reg_1035_reg[0:0]' into 'tmp_21_reg_1030_reg[0:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:414]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_1035_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:414]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:530]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:544]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1019_pp0_iter1_reg_reg' and it is trimmed from '14' to '12' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:422]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1019_reg' and it is trimmed from '14' to '12' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_gradients.v:412]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_392_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_320_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_27_fu_511_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_485_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_2_fu_355_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_V_2_1_cast_reg_3692_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2790]
INFO: [Synth 8-4471] merging register 'tmp_V_2_2_cast_reg_3773_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:3956]
INFO: [Synth 8-4471] merging register 'tmp_V_2_3_cast_reg_3788_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4006]
INFO: [Synth 8-4471] merging register 'tmp_V_2_4_cast_reg_3869_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4026]
INFO: [Synth 8-4471] merging register 'tmp_V_2_5_cast_reg_3884_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4046]
INFO: [Synth 8-4471] merging register 'tmp_V_2_6_cast_reg_3948_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4066]
INFO: [Synth 8-4471] merging register 'tmp_V_2_7_cast_reg_3963_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4086]
INFO: [Synth 8-4471] merging register 'tmp_V_2_8_cast_reg_3999_reg[63:62]' into 'tmp_V_2_cast_reg_3677_reg[63:62]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:4106]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_8_reg_4019_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1452]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_8_reg_4099_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1439]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_6_reg_4079_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1425]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_4_reg_4059_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1411]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_2_reg_4039_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1397]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_10_reg_3347_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1383]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_7_reg_4089_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1432]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_5_reg_4069_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1418]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_3_reg_4049_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1404]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp32_V_20_1_reg_4029_reg' and it is trimmed from '32' to '23' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1390]
WARNING: [Synth 8-3936] Found unconnected internal register 'man_V_2_reg_3428_reg' and it is trimmed from '54' to '32' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1229]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter3_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1135]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter2_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1134]
WARNING: [Synth 8-3936] Found unconnected internal register 'indvars_iv_in_mid2_reg_3490_pp0_iter1_reg_reg' and it is trimmed from '32' to '11' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1133]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_3521_reg' and it is trimmed from '11' to '10' bits. [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1459]
INFO: [Synth 8-4471] merging register 'tmp_124_reg_3687_reg[6:0]' into 'tmp_123_reg_3682_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1476]
INFO: [Synth 8-4471] merging register 'tmp_135_reg_3702_reg[6:0]' into 'tmp_134_reg_3697_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1484]
INFO: [Synth 8-4471] merging register 'tmp_146_reg_3783_reg[6:0]' into 'tmp_145_reg_3778_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1530]
INFO: [Synth 8-4471] merging register 'tmp_157_reg_3798_reg[6:0]' into 'tmp_156_reg_3793_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1538]
INFO: [Synth 8-4471] merging register 'tmp_168_reg_3879_reg[6:0]' into 'tmp_167_reg_3874_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1546]
INFO: [Synth 8-4471] merging register 'tmp_179_reg_3894_reg[6:0]' into 'tmp_178_reg_3889_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1554]
INFO: [Synth 8-4471] merging register 'tmp_190_reg_3958_reg[6:0]' into 'tmp_189_reg_3953_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1562]
INFO: [Synth 8-4471] merging register 'tmp_201_reg_3973_reg[6:0]' into 'tmp_200_reg_3968_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1570]
INFO: [Synth 8-4471] merging register 'tmp_212_reg_4009_reg[6:0]' into 'tmp_211_reg_4004_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1578]
WARNING: [Synth 8-6014] Unused sequential element tmp_124_reg_3687_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1476]
WARNING: [Synth 8-6014] Unused sequential element tmp_135_reg_3702_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1484]
WARNING: [Synth 8-6014] Unused sequential element tmp_146_reg_3783_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1530]
WARNING: [Synth 8-6014] Unused sequential element tmp_157_reg_3798_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1538]
WARNING: [Synth 8-6014] Unused sequential element tmp_168_reg_3879_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1546]
WARNING: [Synth 8-6014] Unused sequential element tmp_179_reg_3894_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1554]
WARNING: [Synth 8-6014] Unused sequential element tmp_190_reg_3958_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1562]
WARNING: [Synth 8-6014] Unused sequential element tmp_201_reg_3973_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1570]
WARNING: [Synth 8-6014] Unused sequential element tmp_212_reg_4009_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1578]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_532_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1163_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_65_fu_898_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1187_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_671_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_1699_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_1898_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp5_fu_1965_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_2143_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_2210_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp8_fu_2351_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp9_fu_2418_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp10_fu_2514_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_1632_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_1_fu_1412_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_80_fu_1396_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_2_fu_1543_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_3_fu_1559_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_4_fu_1809_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_5_fu_1825_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_6_fu_2075_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_7_fu_2091_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_722_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_8_fu_2320_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element reg_504_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1105]
WARNING: [Synth 8-6014] Unused sequential element reg_509_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1113]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_cast_reg_3468_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1121]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-4471] merging register 'tmp_61_reg_3337_reg[6:0]' into 'num_zeros_reg_3332_reg[6:0]' [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1242]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_3337_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:1242]
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_514_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_532_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_1163_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_65_fu_898_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1187_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "icmp1_fu_972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_s_fu_671_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp3_fu_1699_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_1898_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp5_fu_1965_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_2143_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_2210_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp8_fu_2351_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp9_fu_2418_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp10_fu_2514_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_1632_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_1_fu_1412_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_80_fu_1396_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_2_fu_1543_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_3_fu_1559_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_4_fu_1809_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_5_fu_1825_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_6_fu_2075_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_7_fu_2091_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_722_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_8_fu_2320_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_61_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 813.770 ; gain = 538.078
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/xillybus_wrapper_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_dEe_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_dEe_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_dEe_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_dEe_U12/xillybus_wrapper_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized50) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'compute_blocks_U0/xillybus_wrapper_fYi_U15/xillybus_wrapper_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_204_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_242_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_392_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_367_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_337_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_268_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_4_reg_709_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]
WARNING: [Synth 8-6014] Unused sequential element addconv_reg_704_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:411]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:861]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_cells.v:483]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element A was removed. 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "icmp3_fu_1699_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp5_fu_1965_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp7_fu_2210_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp9_fu_2418_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp10_fu_2514_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp8_fu_2351_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_2143_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp4_fu_1898_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp2_fu_1632_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp_fu_722_p2" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_70_fu_956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_65_fu_898_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp1_fu_972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_145_1_fu_1412_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_3_fu_1559_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_4_fu_1809_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_6_fu_2075_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_8_fu_2320_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_80_fu_1396_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_2_fu_1543_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_5_fu_1825_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_145_7_fu_2091_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_671_p2" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2560]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
WARNING: [Synth 8-6014] Unused sequential element B was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/compute_blocks.v:2566]
INFO: [Synth 8-5546] ROM "exitcond_fu_61_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_buffer[0].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_kbM_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/q0_reg was removed.  [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper_lbW_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/j_reg_327_reg[0]' (FDE) to 'Loop_1_proc_U0/tmp_220_reg_311_reg[0]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_220_reg_311_reg[1]' (FDE) to 'Loop_1_proc_U0/j_reg_327_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[0]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[1]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[2]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[3]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[4]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[5]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[6]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[7]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[8]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[9]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[10]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[11]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[12]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[13]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[14]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[15]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[16]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[17]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[18]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[19]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[20]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[21]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[22]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[23]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[24]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[25]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[26]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[27]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[28]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[29]' (FDE) to 'compute_blocks_U0/xillybus_wrapper_cud_U11/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/xillybus_wrapper_cud_U11/\din0_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_blocks_U0/xillybus_wrapper_cud_U11/\din0_buf1_reg[31] )
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[0]' (FDR) to 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[1]' (FDR) to 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[2]' (FDR) to 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[3]' (FDR) to 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[5]'
INFO: [Synth 8-3886] merging instance 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[4]' (FDR) to 'Loop_1_proc_U0/tmp_129_cast_reg_298_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_1_proc_U0/\tmp_129_cast_reg_298_reg[5] )
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[5]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[5]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[6]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[6]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[4]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[4]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[3]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[3]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[2]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[2]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[1]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/j_mid2_reg_945_reg[0]' (FDE) to 'compute_gradients_U0/tmp_12_cast_reg_979_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/xillybus_wrapper_cud_U11/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_21_reg_1030_reg[0]' (FDE) to 'compute_gradients_U0/r_V_1_reg_1024_reg[8]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[7]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[13]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[12]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[8]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[9]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[10]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/tmp_12_cast_reg_979_reg[11]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/cells_mag_sq_V_addr_reg_675_reg[0]' (FDE) to 'compute_cells_U0/tmp_32_reg_670_reg[0]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/cells_mag_sq_V_addr_reg_675_reg[1]' (FDE) to 'compute_cells_U0/tmp_32_reg_670_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[0]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[1]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[2]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[3]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[4]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[5]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[6]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[7]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[8]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[9]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[10]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3886] merging instance 'compute_gradients_U0/r1_V_reg_1079_reg[11]' (FD) to 'compute_gradients_U0/r1_V_reg_1079_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_gradients_U0/\r1_V_reg_1079_reg[12] )
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[4]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[1]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[3]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[0]'
INFO: [Synth 8-3886] merging instance 'compute_cells_U0/tmp_mid2_v_v_v_reg_603_reg[5]' (FDE) to 'compute_cells_U0/tmp_mid2_v_reg_609_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/xillybus_wrapper_dEe_U12/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/is_neg_reg_3309_reg[0]' (FDE) to 'compute_blocks_U0/p_Val2_1_reg_3302_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_blocks_U0/\tmp_V_2_cast_reg_3677_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_blocks_U0/\tmp_V_2_cast_reg_3677_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/\p_Result_2_reg_3395_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/\man_V_1_reg_3400_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_blocks_U0/\p_Result_2_reg_3395_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_blocks_U0/\i_cast_mid2_reg_3458_reg[3] )
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[60]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[60]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[61]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[61]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[59]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[59]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[58]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[58]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[57]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[57]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[56]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[56]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[55]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[55]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[54]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[54]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[53]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[53]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[52]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[52]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[51]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[51]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[50]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[50]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[49]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[49]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[48]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[48]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[46]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[46]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[47]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[47]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[45]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[45]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[44]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[44]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[43]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[43]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[42]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[42]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[41]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[41]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[40]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[40]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[39]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[39]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[38]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[38]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[37]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[37]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[36]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[36]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[35]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[35]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[34]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[34]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[33]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[33]'
INFO: [Synth 8-3886] merging instance 'compute_blocks_U0/tmp_198_reg_3847_reg[16]' (FDE) to 'compute_blocks_U0/p_Val2_55_7_reg_3842_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/xillybus_wrapper_eOg_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (compute_blocks_U0/xillybus_wrapper_eOg_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Loop_2_proc_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[13]) is unused and will be removed from module Loop_1_proc.
WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[5]) is unused and will be removed from module Loop_1_proc.
WARNING: [Synth 8-3332] Sequential element (tmp_129_cast_reg_298_reg[12]) is unused and will be removed from module Loop_1_proc.
WARNING: [Synth 8-3332] Sequential element (i_op_assign_1_reg_178_reg[6]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (tmp_mid2_v_v_v_reg_603_reg[6]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (bin_vote_V_U/compute_cells_binbkb_ram_U/q1_reg[0]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[47]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[46]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[45]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[44]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[43]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[42]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[41]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[40]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[39]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[38]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[37]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[36]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[35]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[34]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[33]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[32]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[31]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[30]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[29]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[28]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[27]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[26]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[25]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[24]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[23]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[22]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[21]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[20]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[19]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[18]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[17]) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[47]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[46]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[45]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[44]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[43]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[42]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[41]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[40]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[39]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[38]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[37]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[36]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[35]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[34]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[33]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[32]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[31]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[30]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[29]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[28]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[27]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[26]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[25]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[24]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[23]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[22]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[21]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[20]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[19]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[18]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (p_Val2_4_reg_709_reg[17]__0) is unused and will be removed from module compute_cells.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module xillybus_wrapper_cud.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module xillybus_wrapper_cud.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xillybus_wrapper_ap_uitofp_4_no_dsp_32:/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed BRAM instance from module xillybus_wrapper due to constant propagation
Removed 3 RAM instances from module xillybus_wrapper due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (compute_cells_U0/\grad_vote_magnitude_3_reg_660_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:24 . Memory (MB): peak = 813.770 ; gain = 538.078
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance image_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_0/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/i_3_1/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/i_3_0/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/i_3_0/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/i_3_1/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/i_3_1/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_0/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_0/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_0/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_0/grad_vote_magnitude_s_U/xillybus_wrapper_kbM_memcore_U/xillybus_wrapper_kbM_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_3_1/grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 902.047 ; gain = 626.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:44 . Memory (MB): peak = 929.605 ; gain = 653.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[0].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[0].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[1].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance image_V_U/gen_buffer[1].xillybus_wrapper_g8j_memcore_U/xillybus_wrapper_g8j_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[0].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_bin_V_U/gen_buffer[1].xillybus_wrapper_hbi_memcore_U/xillybus_wrapper_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[0].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cells_mag_sq_V_U/gen_buffer[1].xillybus_wrapper_ibs_memcore_U/xillybus_wrapper_ibs_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/gen_buffer[0].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance hog_U/gen_buffer[1].xillybus_wrapper_jbC_memcore_U/xillybus_wrapper_jbC_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grad_vote_bin_V_U/xillybus_wrapper_lbW_memcore_U/xillybus_wrapper_lbW_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:53 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   367|
|2     |DSP48E1    |    10|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     1|
|5     |DSP48E1_3  |     1|
|6     |DSP48E1_4  |     1|
|7     |DSP48E1_5  |     1|
|8     |DSP48E1_6  |     1|
|9     |LUT1       |   819|
|10    |LUT2       |  1096|
|11    |LUT3       |  1438|
|12    |LUT4       |   936|
|13    |LUT5       |  1362|
|14    |LUT6       |  3310|
|15    |MUXCY      |   416|
|16    |MUXF7      |    20|
|17    |RAM16X1D   |    31|
|18    |RAMB18E1_1 |     1|
|19    |RAMB36E1   |     2|
|20    |RAMB36E1_1 |     6|
|21    |RAMB36E1_2 |     4|
|22    |RAMB36E1_3 |     1|
|23    |RAMB36E1_4 |     3|
|24    |SRL16E     |     4|
|25    |XORCY      |   201|
|26    |FDE        |    35|
|27    |FDRE       |  4719|
|28    |FDSE       |    33|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1044.707 ; gain = 769.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 845 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:42 . Memory (MB): peak = 1044.707 ; gain = 504.867
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:55 . Memory (MB): peak = 1044.707 ; gain = 769.016
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 173 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 107 instances
  FDE => FDRE: 35 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 31 instances

INFO: [Common 17-83] Releasing license: Synthesis
492 Infos, 360 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1044.707 ; gain = 780.484
INFO: [Common 17-1381] The checkpoint 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/project.runs/synth_1/xillybus_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file xillybus_wrapper_utilization_synth.rpt -pb xillybus_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1044.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 18 16:34:04 2018...
[Fri May 18 16:34:07 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:16 . Memory (MB): peak = 312.730 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 559 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
Finished Parsing XDC File [D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/xillybus_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 31 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 665.785 ; gain = 353.055
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 665.785 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1213.699 ; gain = 547.914
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/lolic/Documents/Thesis/hardware-accelerated-hog-svm/hog_svm_fpga/hog_svm_fpga/impl/verilog/report/xillybus_wrapper.dcp' has been generated.


Implementation tool: Xilinx Vivado v.2018.1
Device target:       xc7z010clg400-1
Report date:         Fri May 18 16:34:38 +0800 2018

#=== Resource usage ===
SLICE:            0
LUT:           7869
FF:            4787
DSP:             17
BRAM:            33
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved:    9.536
Timing met
INFO: [Common 17-206] Exiting Vivado at Fri May 18 16:34:38 2018...
