m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.0
vd_flip_flop
!s110 1586685035
!i10b 1
!s100 `__:73`@i_NQRlNed=3o40
IZ6_VN^28C<<idm`BM7oVV1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dC:/Users/tahir/Desktop/d_flip_flop
w1586684690
8C:/Users/tahir/Desktop/d_flip_flop/d_flip_flop.v
FC:/Users/tahir/Desktop/d_flip_flop/d_flip_flop.v
L0 9
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1586685035.000000
!s107 C:/Users/tahir/Desktop/d_flip_flop/d_flip_flop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tahir/Desktop/d_flip_flop/d_flip_flop.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vd_flip_flop_tb
!s110 1586685371
!i10b 1
!s100 f?E6ABbH9R@=MiDEcIFdj3
I:m5XPdZ1eZZFHnh^zT4Z>1
R0
R1
w1586685356
8C:/Users/tahir/Desktop/d_flip_flop/flip_flop_tb.v
FC:/Users/tahir/Desktop/d_flip_flop/flip_flop_tb.v
L0 3
R2
r1
!s85 0
31
!s108 1586685371.000000
!s107 C:/Users/tahir/Desktop/d_flip_flop/flip_flop_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/tahir/Desktop/d_flip_flop/flip_flop_tb.v|
!i113 1
R3
R4
