// Seed: 3926098067
module module_0 (
    input tri  id_0,
    input wire id_1,
    input wire id_2
);
endmodule
module module_1 #(
    parameter id_6 = 32'd36,
    parameter id_8 = 32'd60
) (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri0 _id_6#(.id_17((1))),
    output wand id_7,
    output wor _id_8,
    output tri0 id_9,
    output wire id_10,
    output supply0 id_11,
    input tri id_12,
    output tri1 id_13,
    input uwire id_14,
    output wire id_15
);
  assign id_13 = id_4 & -1'b0 ^ 1;
  wire id_18, id_19, id_20[1 'b0 -  id_6 : (  (  1  )  )  ==  (  id_8  )];
  assign id_9 = !1;
  logic id_21;
  ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
