$date
	Tue Jan 23 14:10:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module outerDoor_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " commandSwitch $end
$var wire 1 # innerDoorState $end
$var wire 1 $ pressurized $end
$var wire 1 % reset $end
$var reg 1 & doorState $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
x$
x#
x"
0!
$end
#1
0&
1!
#2
0!
1%
#3
1!
#4
0!
0#
0$
1"
#5
1!
#6
0!
1#
1$
#7
1!
#8
0!
0$
#9
1!
#10
0!
0#
1$
#11
1&
1!
#12
0!
0"
#13
0&
1!
#14
0!
1"
#15
1&
1!
#16
0!
0"
#17
0&
1!
#18
0!
#19
1!
#20
0!
