id	area	title	year	x	y	ix
3692583	EDA	a 298-fj/writecycle 650-fj/readcycle 8t three-port sram in 28-nm fd-soi process technology for image processor	2015	-6.950580005394277	14.247475291941226	3692610
3723113	Arch	a 300mv 494gops/w reconfigurable dual-supply 4-way simd vector processing accelerator in 45nm cmos	2009	-6.8114405553018305	14.20590152763267	3723140
3735609	EDA	a 4gbps 0.57pj/bit process-voltage-temperature variation tolerant all-digital true random number generator in 45nm cmos	2009	-6.278126893613996	14.734751429368472	3735636
3738790	Theory	digital-analog hybrid scheme and its application to chaotic random number generators	2017	-6.388957706369398	14.841212864279404	3738817
3738911	EDA	power-gated 9t sram cell for low-energy operation	2017	-6.6539637702154435	14.176064316899323	3738938
3740917	EDA	fpga-based design of black scholes financial model for high performance trading	2013	-7.217211898598324	15.02503171095674	3740944
3744992	EDA	compact spin transfer torque non-volatile flip flop design for power-gating architecture	2016	-6.7271988528779385	14.165808052534516	3745019
3745086	EDA	lector with footed-diode inverter: a technique for leakage reduction in domino circuits	2013	-6.947318949601683	14.16389287306981	3745113
3768086	EDA	13fj/bit probing-resilient 250k puf array with soft darkbit masking for 1.94% bit-error in 22nm tri-gate cmos	2014	-6.328668812516099	14.252834697802086	3768113
3771724	EDA	ultra-low power high stability 8t sram for application in object tracking system	2018	-6.922415064316306	14.252726730543426	3771751
3794102	Arch	a 10t subthreshold sram cell with minimal bitline switching for ultra-low power applications	2017	-6.770908784892143	14.180394718980427	3794129
3804214	Theory	modular simd arithmetic in mathemagix	2016	-7.159345121559439	14.95370121280947	3804241
3809855	Crypto	a high-speed oscillator-based truly random number source for cryptographic applications on a smart card ic	2003	-6.29095939598137	14.952419768533256	3809882
3815043	EDA	temporarily fine-grained sleep technique for near- and subthreshold parallel architectures	2017	-6.539169610887155	14.162930925507512	3815070
3823959	EDA	a 20nm 112mb sram in high-к metal-gate with assist circuitry for low-leakage and low-vmin applications	2013	-6.478202234552915	14.186052253055587	3823986
3827875	HPC	improved power routing algorithm for power packet distribution system	2016	-6.83972767573091	14.501263594854422	3827902
3833226	Arch	hybrid gc-edram/sram bitcell for robust low-power operation	2017	-6.809528967211237	14.203392821589734	3833253
3838807	Metrics	a 13.56 mhz cmos rf identification passive tag lsi with ferroelectric random access memory	2005	-6.963867227425832	14.19437160850698	3838834
3839655	EDA	low store energy, low vddmin, 8t2r nonvolatile latch and sram with vertical-stacked resistive memory (memristor) devices for low power mobile applications	2012	-6.607416394929732	14.209658616113085	3839682
3842393	EDA	co-design of reram passive crossbar arrays integrated in 180 nm cmos technology	2016	-6.686165146815309	14.179572697939848	3842420
3855789	HPC	9.1x error acceptable adaptive artificial neural network coupled ldpc ecc for charge-trap and floating-gate 3d-nand flash memories	2018	-6.782658234831627	14.166411572683325	3855816
3858807	EDA	a low active leakage and high reliability phase change memory (pcm) based non-volatile fpga storage element	2014	-6.582038216590446	14.19662213737483	3858834
3862953	Mobile	a 1.2 v 30 nm 3.2 gb/s/pin 4 gb ddr4 sdram with dual-error detection and pvt-tolerant data-fetch scheme	2013	-6.897313819682203	14.311314551245744	3862980
3865635	EDA	a 1 tbit/s bandwidth 1024 b pll/dll-less edram phy using 0.3 v 0.105 mw/gbps low-swing io for cowos application	2014	-7.0038757517085575	14.178650761861364	3865662
3872021	EDA	a 1.7-ns access time sram using variable bulk bias wordline-controlled transistors	2008	-6.784848180353035	14.20438460487807	3872048
3907754	EDA	a nonvolatile look-up table using reram for reconfigurable logic	2014	-6.936299076565031	14.213161452847192	3907781
3908001	EDA	multi-level wordline driver for low power srams in nano-scale cmos technology	2011	-6.797524352403348	14.179745646012435	3908028
3915152	EDA	low power secure cssal bit-parallel multiplier over gf(24) in 0.18μm cmos technology	2013	-6.580029737717992	14.704392660177385	3915179
3915806	Arch	modeling a fully scalable reed-solomon encoder/decoder over gf(p^{m}) in systemc	2007	-6.9530932876091205	15.108191752174337	3915833
3920658	EDA	a 90nm 12ns 32mb 2t1mtj mram	2009	-6.555878618104384	14.174159460160794	3920685
3925265	EDA	a novel sourceline voltage compensation circuit and a wordline voltage-generating system for embedded nor flash memory	2014	-6.765178526662983	14.180834306665563	3925292
3926788	Arch	a body-voltage-sensing-based short pulse reading circuit for spin-torque transfer rams (stt-rams)	2012	-6.6630027096758315	14.181591699285368	3926815
3929167	EDA	a 4.4 pj/access 80 mhz, 128 kbit variability resilient sram with multi-sized sense amplifier redundancy	2011	-6.557443267182747	14.171558295018878	3929194
3931315	Arch	a way-halting cache for low-energy high-performance systems	2003	-6.903682481525314	14.227086179395044	3931342
3936580	Arch	peak power reduction of a sensor network processor fabricated with deeply depleted channel transistors in 65nm technology	2013	-6.9066343439315725	14.239676065889661	3936607
3938073	EDA	frequent value compression in packet-based noc architectures	2009	-6.4180064842202125	14.349110840084148	3938100
3941486	EDA	40 mhz 0.25 um cmos embedded 1t bit-line decoupled dram fifo for mixed-signal applications	2003	-6.753654409482214	14.19055151997058	3941513
3944154	Security	smashing the implementation records of aes s-box	2018	-6.993989328227843	14.827902969138492	3944181
3945711	EDA	ultra-lightweight 548–1080 gate 166gbps/w–12.6tbps/w simon 32/64 cipher accelerators for iot in 14nm tri-gate cmos	2018	-6.963334714342091	14.64163885987475	3945738
3948294	Theory	s-box pipelining using genetic algorithms for high-throughput aes implementations: how fast can we go?	2014	-7.028323900126318	14.811582975213318	3948321
3961869	EDA	a bitline sense amplifier for offset compensation	2010	-6.613054169836795	14.161638964600062	3961896
3964176	Arch	on-chip high-speed solver of inverse problems based on quantum-computing principle	2006	-7.052869171563835	15.1057974439398	3964203
3967894	Arch	a new extension method of retention time for memory cell on dynamic random access memory	2013	-6.452120371135749	14.290197239068718	3967921
3969385	DB	a distributed authentication platform architecture for peer-to-peer applications	2005	-6.640079034481984	15.112996730998326	3969412
3975284	EDA	area and time efficient ab2 multipliers based on cellular automata	2009	-7.103524182597152	15.115147102281233	3975311
3977354	Arch	a 28nm 36kb high speed 6t sram with source follower pmos read and bit-line under-drive	2015	-6.926491621458794	14.213271957924745	3977381
3988179	Arch	a 28 nm embedded split-gate monos (sg-monos) flash macro for automotive achieving 6.4 gb/s read throughput by 200 mhz no-wait read operation and 2.0 mb/s write throughput at tj of 170$^{\circ}$ c	2016	-6.6357578648041695	14.211452521861016	3988206
4003205	EDA	a 0.32v, 55fj per bit access energy, cmos 65nm bit-interleaved sram with radiation soft error tolerance	2012	-6.51182398551034	14.237880575556755	4003232
4006339	EDA	variation-and-aging aware low power embedded sram for multimedia applications	2012	-6.874776620402491	14.175147280651185	4006366
4012822	Arch	a subthreshold sram with embedded data-aware write-assist and adaptive data-aware keeper	2016	-6.820546609280099	14.177612250337036	4012849
4025611	Arch	cost-efficiency fft using hardware-reduction and dynamic current scaling approaches	2014	-6.5549963177582375	14.78046711935941	4025638
4029222	EDA	a 65 nm, 850 mhz, 256 kbit, 4.3 pj/access, ultra low leakage power memory using dynamic cell stability and a dual swing data link	2011	-7.123040613009108	14.242569348465336	4029249
4031367	Crypto	synchronous-to-asynchronous conversion of cryptographic circuits	2009	-6.279292652426277	14.696954339827533	4031394
4044089	Arch	a dependable sram with 7t/14t memory cells	2009	-6.6242392500982215	14.179885772141551	4044116
4056377	EDA	fpga based fast and high-throughput 2-slow retiming 128-bit aes encryption algorithm	2014	-7.109947105301193	14.918061313269286	4056404
4059649	Arch	a 40 nm 512 kb cross-point 8 t pipeline sram with binary word-line boosting control, ripple bit-line and adaptive data-aware write-assist	2014	-6.761065024328848	14.177557989823454	4059676
4081349	EDA	security analysis of asynchronous-logic qdi cell approach for differential power analysis attack	2016	-6.615943063852041	14.520767520683235	4081376
4083851	Arch	highly reliable non-volatile logic circuit technology and its application	2013	-6.6871685978747655	14.18579662015166	4083878
4097867	EDA	a 1.1v 2y-nm 4.35gb/s/pin 8gb lpddr4 mobile device with bandwidth improvement techniques	2014	-6.654234897238151	14.256173089124587	4097894
4098133	Arch	a 28nm 32kb embedded 2t2mtj stt-mram macro with 1.3ns read-access time for fast and reliable read applications	2018	-6.63922636000828	14.180535174786815	4098160
4099756	Arch	a 3t gain cell embedded dram utilizing preferential boosting for high density and low power on-die caches	2011	-6.7445944427611515	14.172851173240607	4099783
4101481	EDA	redundant stt-mtj-based nonvolatile flip-flops for low write-error-rate operations	2016	-6.672481039413704	14.181737712494137	4101508
