<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p266" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_266{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_266{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_266{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_266{left:69px;bottom:1084px;}
#t5_266{left:95px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t6_266{left:95px;bottom:1063px;}
#t7_266{left:121px;bottom:1063px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t8_266{left:184px;bottom:1063px;}
#t9_266{left:188px;bottom:1063px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#ta_266{left:211px;bottom:1063px;}
#tb_266{left:223px;bottom:1063px;}
#tc_266{left:233px;bottom:1063px;}
#td_266{left:245px;bottom:1063px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#te_266{left:442px;bottom:1063px;}
#tf_266{left:451px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tg_266{left:700px;bottom:1063px;}
#th_266{left:709px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_266{left:121px;bottom:1046px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tj_266{left:377px;bottom:1046px;}
#tk_266{left:386px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tl_266{left:95px;bottom:1022px;}
#tm_266{left:121px;bottom:1022px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tn_266{left:184px;bottom:1022px;}
#to_266{left:188px;bottom:1022px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tp_266{left:211px;bottom:1022px;}
#tq_266{left:223px;bottom:1022px;}
#tr_266{left:233px;bottom:1022px;}
#ts_266{left:245px;bottom:1022px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_266{left:700px;bottom:1022px;}
#tu_266{left:710px;bottom:1022px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tv_266{left:823px;bottom:1022px;}
#tw_266{left:833px;bottom:1022px;letter-spacing:-0.07px;}
#tx_266{left:121px;bottom:1005px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ty_266{left:296px;bottom:1005px;}
#tz_266{left:305px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_266{left:121px;bottom:988px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t11_266{left:308px;bottom:988px;}
#t12_266{left:317px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t13_266{left:69px;bottom:962px;}
#t14_266{left:95px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t15_266{left:95px;bottom:941px;}
#t16_266{left:121px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t17_266{left:121px;bottom:915px;}
#t18_266{left:147px;bottom:917px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t19_266{left:121px;bottom:890px;}
#t1a_266{left:147px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1b_266{left:146px;bottom:875px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1c_266{left:121px;bottom:849px;}
#t1d_266{left:147px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#t1e_266{left:95px;bottom:826px;}
#t1f_266{left:121px;bottom:826px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1g_266{left:69px;bottom:800px;}
#t1h_266{left:95px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t1i_266{left:95px;bottom:779px;}
#t1j_266{left:121px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1k_266{left:121px;bottom:753px;}
#t1l_266{left:147px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1m_266{left:121px;bottom:728px;}
#t1n_266{left:147px;bottom:730px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#t1o_266{left:442px;bottom:730px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1p_266{left:146px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1q_266{left:121px;bottom:687px;}
#t1r_266{left:147px;bottom:689px;letter-spacing:-0.15px;word-spacing:-0.33px;}
#t1s_266{left:95px;bottom:664px;}
#t1t_266{left:121px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1u_266{left:69px;bottom:638px;}
#t1v_266{left:95px;bottom:642px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1w_266{left:69px;bottom:615px;}
#t1x_266{left:95px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_266{left:95px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1z_266{left:69px;bottom:552px;letter-spacing:-0.1px;}
#t20_266{left:154px;bottom:552px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t21_266{left:69px;bottom:528px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t22_266{left:69px;bottom:511px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t23_266{left:69px;bottom:485px;}
#t24_266{left:95px;bottom:488px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t25_266{left:69px;bottom:462px;}
#t26_266{left:95px;bottom:465px;letter-spacing:-0.16px;}
#t27_266{left:138px;bottom:465px;letter-spacing:-0.17px;word-spacing:-1.12px;}
#t28_266{left:95px;bottom:448px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t29_266{left:69px;bottom:422px;}
#t2a_266{left:95px;bottom:425px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t2b_266{left:69px;bottom:399px;}
#t2c_266{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t2d_266{left:69px;bottom:376px;}
#t2e_266{left:95px;bottom:380px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t2f_266{left:69px;bottom:353px;}
#t2g_266{left:95px;bottom:357px;letter-spacing:-0.16px;}
#t2h_266{left:138px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#t2i_266{left:95px;bottom:340px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#t2j_266{left:95px;bottom:323px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t2k_266{left:69px;bottom:299px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#t2l_266{left:69px;bottom:282px;letter-spacing:-0.19px;word-spacing:-0.36px;}
#t2m_266{left:69px;bottom:223px;letter-spacing:0.13px;}
#t2n_266{left:151px;bottom:223px;letter-spacing:0.16px;word-spacing:0.01px;}
#t2o_266{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#t2p_266{left:69px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2q_266{left:69px;bottom:166px;letter-spacing:-0.15px;word-spacing:-0.47px;}

.s1_266{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_266{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_266{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_266{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_266{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_266{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_266{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_266{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_266{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts266" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg266Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg266" style="-webkit-user-select: none;"><object width="935" height="1210" data="266/266.svg" type="image/svg+xml" id="pdf266" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_266" class="t s1_266">10-16 </span><span id="t2_266" class="t s1_266">Vol. 1 </span>
<span id="t3_266" class="t s2_266">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_266" class="t s3_266">• </span><span id="t5_266" class="t s4_266">Byte 4 is used for an abridged version of the x87 FPU Tag Word (FTW). The following items describe its usage: </span>
<span id="t6_266" class="t s4_266">— </span><span id="t7_266" class="t s4_266">For each </span><span id="t8_266" class="t s5_266">j</span><span id="t9_266" class="t s4_266">, 0 </span><span id="ta_266" class="t s6_266">≤ </span><span id="tb_266" class="t s5_266">j </span><span id="tc_266" class="t s6_266">≤ </span><span id="td_266" class="t s4_266">7, FXSAVE saves a 0 into bit </span><span id="te_266" class="t s5_266">j </span><span id="tf_266" class="t s4_266">of byte 4 if x87 FPU data register ST</span><span id="tg_266" class="t s5_266">j </span><span id="th_266" class="t s4_266">has a empty tag; </span>
<span id="ti_266" class="t s4_266">otherwise, FXSAVE saves a 1 into bit </span><span id="tj_266" class="t s5_266">j </span><span id="tk_266" class="t s4_266">of byte 4. </span>
<span id="tl_266" class="t s4_266">— </span><span id="tm_266" class="t s4_266">For each </span><span id="tn_266" class="t s5_266">j</span><span id="to_266" class="t s4_266">, 0 </span><span id="tp_266" class="t s6_266">≤ </span><span id="tq_266" class="t s5_266">j </span><span id="tr_266" class="t s6_266">≤ </span><span id="ts_266" class="t s4_266">7, FXRSTOR establishes the tag value for x87 FPU data register ST</span><span id="tt_266" class="t s5_266">j </span><span id="tu_266" class="t s4_266">as follows. If bit </span><span id="tv_266" class="t s5_266">j </span><span id="tw_266" class="t s4_266">of </span>
<span id="tx_266" class="t s4_266">byte 4 is 0, the tag for ST</span><span id="ty_266" class="t s5_266">j </span><span id="tz_266" class="t s4_266">in the tag register for that data register is marked empty (11B); otherwise, the </span>
<span id="t10_266" class="t s4_266">x87 FPU sets the tag for ST</span><span id="t11_266" class="t s5_266">j </span><span id="t12_266" class="t s4_266">based on the value being loaded into that register (see below). </span>
<span id="t13_266" class="t s3_266">• </span><span id="t14_266" class="t s4_266">Bytes 15:8 are used as follows: </span>
<span id="t15_266" class="t s4_266">— </span><span id="t16_266" class="t s4_266">If the instruction has no REX prefix, or if REX.W = 0: </span>
<span id="t17_266" class="t s7_266">• </span><span id="t18_266" class="t s4_266">Bytes 11:8 are used for bits 31:0 of the x87 FPU Instruction Pointer Offset (FIP). </span>
<span id="t19_266" class="t s7_266">• </span><span id="t1a_266" class="t s4_266">If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 0, bytes 13:12 are used for x87 FPU Instruction Pointer </span>
<span id="t1b_266" class="t s4_266">Selector (FPU CS). Otherwise, the processor deprecates the FPU CS value: FXSAVE saves it as 0000H. </span>
<span id="t1c_266" class="t s7_266">• </span><span id="t1d_266" class="t s4_266">Bytes 15:14 are not used. </span>
<span id="t1e_266" class="t s4_266">— </span><span id="t1f_266" class="t s4_266">If the instruction has a REX prefix with REX.W = 1, bytes 15:8 are used for the full 64 bits of FIP. </span>
<span id="t1g_266" class="t s3_266">• </span><span id="t1h_266" class="t s4_266">Bytes 23:16 are used as follows: </span>
<span id="t1i_266" class="t s4_266">— </span><span id="t1j_266" class="t s4_266">If the instruction has no REX prefix, or if REX.W = 0: </span>
<span id="t1k_266" class="t s7_266">• </span><span id="t1l_266" class="t s4_266">Bytes 19:16 are used for bits 31:0 of the x87 FPU Data Pointer Offset (FDP). </span>
<span id="t1m_266" class="t s7_266">• </span><span id="t1n_266" class="t s4_266">If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] </span><span id="t1o_266" class="t s4_266">= 0, bytes 21:20 are used for x87 FPU Data Pointer Selector </span>
<span id="t1p_266" class="t s4_266">(FPU DS). Otherwise, the processor deprecates the FPU DS value: FXSAVE saves it as 0000H. </span>
<span id="t1q_266" class="t s7_266">• </span><span id="t1r_266" class="t s4_266">Bytes 23:22 are not used. </span>
<span id="t1s_266" class="t s4_266">— </span><span id="t1t_266" class="t s4_266">If the instruction has a REX prefix with REX.W = 1, bytes 23:16 are used for the full 64 bits of FDP. </span>
<span id="t1u_266" class="t s3_266">• </span><span id="t1v_266" class="t s4_266">Bytes 31:24 are used for SSE state (see Section 10.5.1.2). </span>
<span id="t1w_266" class="t s3_266">• </span><span id="t1x_266" class="t s4_266">Bytes 159:32 are used for the registers ST0–ST7 (MM0–MM7). Each of the 8 registers is allocated a 128-bit </span>
<span id="t1y_266" class="t s4_266">region, with the low 80 bits used for the register and the upper 48 bits unused. </span>
<span id="t1z_266" class="t s8_266">10.5.1.2 </span><span id="t20_266" class="t s8_266">SSE State </span>
<span id="t21_266" class="t s4_266">Table 10-2 illustrates how FXSAVE and FXRSTOR organize x87 state and SSE state; the SSE state is listed below, </span>
<span id="t22_266" class="t s4_266">along with details of its interactions with FXSAVE and FXRSTOR: </span>
<span id="t23_266" class="t s3_266">• </span><span id="t24_266" class="t s4_266">Bytes 23:0 are used for x87 state (see Section 10.5.1.1). </span>
<span id="t25_266" class="t s3_266">• </span><span id="t26_266" class="t s4_266">Bytes </span><span id="t27_266" class="t s4_266">27:24 are used for the MXCSR register. FXRSTOR generates a general-protection fault (#GP) in response </span>
<span id="t28_266" class="t s4_266">to an attempt to set any of the reserved bits in the MXCSR register. </span>
<span id="t29_266" class="t s3_266">• </span><span id="t2a_266" class="t s4_266">Bytes 31:28 are used for the MXCSR_MASK value. FXRSTOR ignores this field. </span>
<span id="t2b_266" class="t s3_266">• </span><span id="t2c_266" class="t s4_266">Bytes 159:32 are used for x87 state. </span>
<span id="t2d_266" class="t s3_266">• </span><span id="t2e_266" class="t s4_266">Bytes 287:160 are used for the registers XMM0–XMM7. </span>
<span id="t2f_266" class="t s3_266">• </span><span id="t2g_266" class="t s4_266">Bytes </span><span id="t2h_266" class="t s4_266">415:288 are used for the registers XMM8–XMM15. These fields are used only in 64-bit mode. Executions </span>
<span id="t2i_266" class="t s4_266">of FXSAVE outside 64-bit mode do not write to these bytes; executions of FXRSTOR outside 64-bit mode do not </span>
<span id="t2j_266" class="t s4_266">read these bytes and do not update XMM8–XMM15. </span>
<span id="t2k_266" class="t s4_266">If CR4.OSFXSR = 0, FXSAVE and FXRSTOR may or may not operate on SSE state; this behavior is implementation </span>
<span id="t2l_266" class="t s4_266">dependent. Moreover, SSE instructions cannot be used unless CR4.OSFXSR = 1. </span>
<span id="t2m_266" class="t s9_266">10.5.2 </span><span id="t2n_266" class="t s9_266">Operation of FXSAVE </span>
<span id="t2o_266" class="t s4_266">The FXSAVE instruction takes a single memory operand, which is an FXSAVE area. The instruction stores x87 state </span>
<span id="t2p_266" class="t s4_266">and SSE state to the FXSAVE area. See Section 10.5.1.1 and Section 10.5.1.2 for details regarding mode-specific </span>
<span id="t2q_266" class="t s4_266">operation and operation determined by instruction prefixes. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
