
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116420                       # Number of seconds simulated
sim_ticks                                116419773456                       # Number of ticks simulated
final_tick                               1171250391535                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100024                       # Simulator instruction rate (inst/s)
host_op_rate                                   129795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3643460                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906352                       # Number of bytes of host memory used
host_seconds                                 31953.08                       # Real time elapsed on the host
sim_insts                                  3196073006                       # Number of instructions simulated
sim_ops                                    4147358410                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       761216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1780352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1573504                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4119936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1224960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1224960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5947                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13909                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12293                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 32187                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9570                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9570                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6538546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10995                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15292522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        15393                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13515780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35388628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10995                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        15393                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10521924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10521924                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10521924                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6538546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10995                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15292522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        15393                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13515780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               45910551                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139759633                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23412602                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18993117                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1997332                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680679                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9020706                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521772                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92422                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102338225                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128009960                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23412602                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11542478                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28196480                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6506487                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2654252                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11952775                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1569582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137672581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109476101     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986030      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3646979      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3291364      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2103045      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716006      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997147      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1039382      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13416527      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137672581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167520                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915929                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101298268                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4011066                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27832623                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        47215                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4483401                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4048622                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154974735                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4483401                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102114481                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1049407                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1803748                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27045220                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1176316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153278318                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        221482                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508985                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216785858                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713799757                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713799757                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45081289                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4233951                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14555820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7210657                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83251                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602581                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150409576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139765925                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156942                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26353426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57920173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137672581                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015205                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79128729     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24096787     17.50%     74.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12667760      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7317046      5.31%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8106263      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3014230      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667569      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512712      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161485      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137672581                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559041     68.67%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        116990     14.37%     83.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138023     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117698465     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978172      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12898828      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7173554      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139765925                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000045                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814054                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005824                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418175427                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176797021                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136702856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140579979                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       270851                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3362385                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       119615                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4483401                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         681939                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103578                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150443388                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60738                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14555820                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7210657                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89530                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1115999                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234212                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137462140                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388353                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303785                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19561590                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19563954                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.983561                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136828448                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136702856                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79785764                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224082396                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978128                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356055                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27314347                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2022468                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133189180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924470                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694555                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82540122     61.97%     61.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464959     17.62%     79.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11656385      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959789      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4884539      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1708133      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1205828      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       996869      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772556      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133189180                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772556                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280860387                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305371114                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41855                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2087052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.397596                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.397596                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715514                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715514                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618947445                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191349502                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144355567                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139759633                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22666799                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18683012                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1879933                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8815946                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8456399                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2377011                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85066                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    101772121                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125091556                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22666799                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10833410                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26577264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6070448                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5089083                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11793933                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1531403                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137600748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111023484     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2724087      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2317664      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2323949      1.69%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2229884      1.62%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1076965      0.78%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          749889      0.54%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1931874      1.40%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13222952      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137600748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162184                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.895048                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       100660637                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6438754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26236011                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109385                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4155958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3636983                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     150958628                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50043                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4155958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101164832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4091750                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1213728                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25826475                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1148002                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149562686                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          319                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        406633                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       602946                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3076                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    209288695                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    697064194                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    697064194                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    164695016                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44593660                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31774                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16088                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3753507                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14847377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7714768                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       304526                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1705328                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         145781996                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31774                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135965252                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       102444                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24525907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56254302                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137600748                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.585148                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81592263     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23143544     16.82%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11653767      8.47%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7623699      5.54%     90.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6757815      4.91%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2652219      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2985716      2.17%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1097374      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        94351      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137600748                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         957062     74.72%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        156348     12.21%     86.92% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       167481     13.08%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112325290     82.61%     82.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1961145      1.44%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15686      0.01%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13996005     10.29%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7667126      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135965252                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.972851                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1280891                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009421                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    410914587                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170340344                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131962724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137246143                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192031                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2903313                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          818                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          686                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       143706                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          579                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4155958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3418635                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       265626                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    145813770                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1162078                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14847377                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7714768                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16088                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        217577                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12844                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          686                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1109345                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2173809                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133662724                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13762215                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2302528                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21428104                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18852119                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7665889                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.956376                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131968452                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131962724                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79607555                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        216226736                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.944212                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368167                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97869941                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    119817103                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26004406                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1901313                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    133444790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.897878                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713768                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85406426     64.00%     64.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22018969     16.50%     80.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10565736      7.92%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4710231      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3699219      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1495945      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1530375      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1065994      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2951895      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    133444790                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97869941                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     119817103                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19515126                       # Number of memory references committed
system.switch_cpus1.commit.loads             11944064                       # Number of loads committed
system.switch_cpus1.commit.membars              15686                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17200901                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107802988                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2362681                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2951895                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276314404                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          295799363                       # The number of ROB writes
system.switch_cpus1.timesIdled                  50230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2158885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97869941                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            119817103                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97869941                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.428014                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.428014                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.700273                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.700273                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603859623                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182107740                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142429713                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139759633                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20728636                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18166952                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1616476                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10251786                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10009416                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1441697                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        50400                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109338324                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115226772                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20728636                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11451113                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             23442152                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5288391                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       1788054                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12463144                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1020495                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    138231003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.948043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.317080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114788851     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1177706      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2158171      1.56%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1811502      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3322240      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3590031      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          782016      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          614775      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         9985711      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    138231003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.148316                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.824464                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108487142                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      2817913                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         23244812                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        23470                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3657658                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2224238                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4817                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     130034933                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3657658                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108921973                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1317004                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       725797                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         22822393                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       786170                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     129122111                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         82755                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       475134                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    171456734                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    585840339                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    585840339                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    138287304                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33169405                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18403                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9208                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2485721                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     21525941                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4168557                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        75344                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       928274                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         127613610                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18404                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        119872960                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        96485                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21180453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     45497507                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    138231003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.867193                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.478185                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88341756     63.91%     63.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     20316121     14.70%     78.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10195841      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6696804      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6975531      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3611625      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1615422      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       401260      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        76643      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    138231003                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         300084     59.86%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     59.86% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        126348     25.20%     85.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        74867     14.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     94609947     78.93%     78.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1002562      0.84%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9195      0.01%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     20113000     16.78%     96.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4138256      3.45%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     119872960                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.857708                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             501299                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.004182                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    378574704                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    148812763                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    117166248                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     120374259                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       222775                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3900785                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       130195                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3657658                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         860770                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        48011                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    127632014                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        46894                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     21525941                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4168557                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9208                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         31626                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       781085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       961838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1742923                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    118586106                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     19804053                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1286851                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23942132                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18268967                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4138079                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.848500                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             117271541                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            117166248                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         67677570                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        160613870                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.838341                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.421368                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92936733                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    105551083                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22081811                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1620874                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    134573345                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.784339                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.660531                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     95379152     70.88%     70.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     15205789     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10997093      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2455027      1.82%     92.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2795862      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       990510      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4157039      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       835189      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      1757684      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    134573345                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92936733                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     105551083                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21663517                       # Number of memory references committed
system.switch_cpus2.commit.loads             17625156                       # Number of loads committed
system.switch_cpus2.commit.membars               9196                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16531292                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         92133322                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1424856                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      1757684                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           260448555                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          258923562                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37211                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1528630                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92936733                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            105551083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92936733                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.503815                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.503815                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.664976                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.664976                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       548668188                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      153898344                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      136422934                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18392                       # number of misc regfile writes
system.l2.replacements                          32188                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1046697                       # Total number of references to valid blocks.
system.l2.sampled_refs                          64956                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.113939                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           611.589342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.937673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2702.752027                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.222832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6528.454370                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.571173                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5539.387278                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4170.731355                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7131.556778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6055.797172                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.082481                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.199233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.169049                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.127281                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.217638                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.184808                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        32900                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        81064                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        33575                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  147539                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35780                       # number of Writeback hits
system.l2.Writeback_hits::total                 35780                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        32900                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        81064                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        33575                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147539                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        32900                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        81064                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        33575                       # number of overall hits
system.l2.overall_hits::total                  147539                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5947                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13909                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        12293                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 32187                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5947                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13909                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        12293                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32187                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5947                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13909                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        12293                       # number of overall misses
system.l2.overall_misses::total                 32187                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2147439                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1236136030                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1509917                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2862148630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2561036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2432767780                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6537270832                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2147439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1236136030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1509917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2862148630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2561036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2432767780                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6537270832                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2147439                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1236136030                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1509917                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2862148630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2561036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2432767780                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6537270832                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        94973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        45868                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              179726                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35780                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35780                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38847                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        94973                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        45868                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               179726                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38847                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        94973                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        45868                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              179726                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.153088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.146452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.268008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179089                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.153088                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.146452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.268008                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179089                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.153088                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.146452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.268008                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179089                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207858.757357                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 150991.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 205776.736645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 182931.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 197898.623607                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203102.831329                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207858.757357                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 150991.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 205776.736645                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 182931.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 197898.623607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203102.831329                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 153388.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207858.757357                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 150991.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 205776.736645                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 182931.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 197898.623607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203102.831329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9570                       # number of writebacks
system.l2.writebacks::total                      9570                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5947                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13909                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        12293                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            32187                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13909                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        12293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        12293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32187                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    889813997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       927193                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2052506912                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1743540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1716496943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4662819120                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    889813997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       927193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2052506912                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1743540                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1716496943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4662819120                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1330535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    889813997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       927193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2052506912                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1743540                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1716496943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4662819120                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.146452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.268008                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179089                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.146452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.268008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.153088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.146452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.268008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179089                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149624.011602                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92719.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 147566.820907                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 124538.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 139632.062393                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144866.533694                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149624.011602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 92719.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 147566.820907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 124538.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 139632.062393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144866.533694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 95038.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149624.011602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 92719.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 147566.820907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 124538.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 139632.062393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144866.533694                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996538                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011960408                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185659.628510                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996538                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11952759                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11952759                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11952759                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11952759                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11952759                       # number of overall hits
system.cpu0.icache.overall_hits::total       11952759                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2672158                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2672158                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2672158                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2672158                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2672158                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2672158                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11952775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11952775                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11952775                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11952775                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11952775                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11952775                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167009.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167009.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167009.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167009.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2263639                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2263639                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2263639                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2263639                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161688.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161688.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38847                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168058650                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39103                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.845434                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.608362                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.391638                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904720                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095280                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9316774                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9316774                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16374551                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16374551                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16374551                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16374551                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117536                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117536                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117536                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117536                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117536                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117536                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13093761810                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13093761810                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13093761810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13093761810                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13093761810                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13093761810                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9434310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9434310                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16492087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16492087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16492087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16492087                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111402.139004                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111402.139004                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111402.139004                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111402.139004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111402.139004                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111402.139004                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78689                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78689                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78689                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78689                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78689                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38847                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38847                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38847                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38847                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3434100441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3434100441                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3434100441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3434100441                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3434100441                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3434100441                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88400.660051                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88400.660051                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88400.660051                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88400.660051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88400.660051                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88400.660051                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.737682                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1008830486                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1834237.247273                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.737682                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015605                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.880990                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11793923                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11793923                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11793923                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11793923                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11793923                       # number of overall hits
system.cpu1.icache.overall_hits::total       11793923                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1697917                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1697917                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1697917                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1697917                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1697917                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1697917                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11793933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11793933                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11793933                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11793933                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11793933                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11793933                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 169791.700000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 169791.700000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 169791.700000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 169791.700000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 169791.700000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 169791.700000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1592917                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1592917                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1592917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1592917                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1592917                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1592917                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159291.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 159291.700000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 159291.700000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 159291.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 159291.700000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 159291.700000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 94973                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190300457                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 95229                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1998.345641                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.872224                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.127776                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.917470                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.082530                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10683716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10683716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7539496                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7539496                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15967                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15967                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15686                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15686                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18223212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18223212                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18223212                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18223212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       396326                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       396326                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           95                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       396421                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        396421                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       396421                       # number of overall misses
system.cpu1.dcache.overall_misses::total       396421                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  38352724752                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  38352724752                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8866711                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8866711                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  38361591463                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  38361591463                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  38361591463                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  38361591463                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11080042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11080042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7539591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7539591                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15686                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18619633                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18619633                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18619633                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18619633                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035769                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021290                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021290                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021290                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021290                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 96770.650303                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96770.650303                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 93333.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 93333.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 96769.826682                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 96769.826682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 96769.826682                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 96769.826682                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16956                       # number of writebacks
system.cpu1.dcache.writebacks::total            16956                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       301353                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       301353                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       301448                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       301448                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       301448                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       301448                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        94973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        94973                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        94973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        94973                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        94973                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        94973                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8435799548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8435799548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8435799548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8435799548                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8435799548                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8435799548                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008572                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88823.134449                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88823.134449                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88823.134449                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88823.134449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88823.134449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88823.134449                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               540.959354                       # Cycle average of tags in use
system.cpu2.icache.total_refs               920732669                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1701908.815157                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.959354                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022371                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.866922                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12463128                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12463128                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12463128                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12463128                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12463128                       # number of overall hits
system.cpu2.icache.overall_hits::total       12463128                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3066564                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3066564                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3066564                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3066564                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3066564                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3066564                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12463144                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12463144                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12463144                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12463144                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12463144                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12463144                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 191660.250000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 191660.250000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 191660.250000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 191660.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 191660.250000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 191660.250000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2677236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2677236                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2677236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2677236                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2677236                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2677236                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 191231.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 191231.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 191231.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 191231.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 191231.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 191231.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 45868                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               226323987                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 46124                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4906.859487                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.445570                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.554430                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.829866                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.170134                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     17924812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       17924812                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4019955                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4019955                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9208                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9208                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9196                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     21944767                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        21944767                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     21944767                       # number of overall hits
system.cpu2.dcache.overall_hits::total       21944767                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169904                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169904                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169904                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169904                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169904                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169904                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  19989380264                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  19989380264                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19989380264                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19989380264                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19989380264                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19989380264                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     18094716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     18094716                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4019955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4019955                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9208                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9196                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     22114671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22114671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     22114671                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22114671                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009390                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009390                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007683                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007683                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 117651.028016                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 117651.028016                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 117651.028016                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 117651.028016                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 117651.028016                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 117651.028016                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10025                       # number of writebacks
system.cpu2.dcache.writebacks::total            10025                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       124036                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       124036                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       124036                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       124036                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       124036                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       124036                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        45868                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        45868                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        45868                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        45868                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        45868                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        45868                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4733652530                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4733652530                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4733652530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4733652530                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4733652530                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4733652530                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002074                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002074                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002074                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002074                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 103201.633601                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103201.633601                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 103201.633601                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 103201.633601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 103201.633601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 103201.633601                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
