(S (NP (NP (DT A) (JJ novel) (NN processing-in-storage) (PRN (-LRB- -LRB-) (NNP PRinS) (-RRB- -RRB-)) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (NP (NNP Resistive) (NNP CAM)) (PRN (-LRB- -LRB-) (NP (NNP ReCAM)) (-RRB- -RRB-)))))) (VP (VBZ is) (VP (VBN described) (CC and) (VBN proposed) (PP (IN for) (NP (NNP Smith-Waterman) (PRN (-LRB- -LRB-) (NNP S-W) (-RRB- -RRB-)) (NN sequence) (NN alignment))))) (. .))
(S (NP (DT The) (NNP ReCAM) (JJ massively-parallel) (NN compare) (NN operation)) (VP (VBZ finds) (NP (VBG matching) (NNS base-pairs)) (PP (IN in) (NP (NP (DT a) (JJ fixed) (NN number)) (PP (IN of) (NP (NNS cycles))))) (, ,) (ADVP (RB regardless) (PP (IN of) (NP (NN sequence) (NN length))))) (. .))
(S (NP (DT The) (NNP ReCAM) (NNP PRinS) (NNP S-W) (NN algorithm)) (VP (VBZ is) (VP (VP (VBN simulated)) (CC and) (VP (VBN compared) (PP (TO to) (NP (NP (NNP FPGA)) (, ,) (NP (NNP Xeon) (NNP Phi)) (CC and) (ADJP (JJ GPU-based)) (NNS implementations)))) (, ,) (S (VP (VBG showing) (NP (NP (QP (IN at) (JJS least) (CD 4.7x)) (JJR higher) (NN throughput)) (CC and) (NP (QP (IN at) (JJS least) (CD 15x)) (JJR lower) (NN power) (NN dissipation))))))) (. .))
