

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                               Fri Jan 12 00:37:20 2024

Microchip MPLAB XC8 C Compiler v2.45 (Free license) build 20230818022343 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Generated 23/03/2023 GMT
    19                           ; 
    20                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4620 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000000                     
    53                           	psect	idataCOMRAM
    54   0011B4                     __pidataCOMRAM:
    55                           	callstack 0
    56                           
    57                           ;initializer for _PORT
    58   0011B4  80                 	db	128
    59   0011B5  0F                 	db	15
    60   0011B6  81                 	db	129
    61   0011B7  0F                 	db	15
    62   0011B8  82                 	db	130
    63   0011B9  0F                 	db	15
    64   0011BA  83                 	db	131
    65   0011BB  0F                 	db	15
    66   0011BC  84                 	db	132
    67   0011BD  0F                 	db	15
    68                           
    69                           ;initializer for _LAT
    70   0011BE  89                 	db	137
    71   0011BF  0F                 	db	15
    72   0011C0  8A                 	db	138
    73   0011C1  0F                 	db	15
    74   0011C2  8B                 	db	139
    75   0011C3  0F                 	db	15
    76   0011C4  8C                 	db	140
    77   0011C5  0F                 	db	15
    78   0011C6  8D                 	db	141
    79   0011C7  0F                 	db	15
    80                           
    81                           ;initializer for _TRIS
    82   0011C8  92                 	db	146
    83   0011C9  0F                 	db	15
    84   0011CA  93                 	db	147
    85   0011CB  0F                 	db	15
    86   0011CC  94                 	db	148
    87   0011CD  0F                 	db	15
    88   0011CE  95                 	db	149
    89   0011CF  0F                 	db	15
    90   0011D0  96                 	db	150
    91   0011D1  0F                 	db	15
    92                           
    93                           ;initializer for _led1
    94   0011D2  82                 	db	130
    95                           
    96                           	psect	nvCOMRAM
    97   000027                     __pnvCOMRAM:
    98                           	callstack 0
    99   000027                     _ret:
   100                           	callstack 0
   101   000027                     	ds	1
   102   000000                     _PORTE	set	3972
   103   000000                     _PORTD	set	3971
   104   000000                     _PORTC	set	3970
   105   000000                     _PORTB	set	3969
   106   000000                     _PORTA	set	3968
   107   000000                     _LATA	set	3977
   108   000000                     _TRISA	set	3986
   109   000000                     _TRISE	set	3990
   110   000000                     _TRISD	set	3989
   111   000000                     _TRISC	set	3988
   112   000000                     _TRISB	set	3987
   113   000000                     _LATE	set	3981
   114   000000                     _LATD	set	3980
   115   000000                     _LATC	set	3979
   116   000000                     _LATB	set	3978
   117                           
   118                           ; #config settings
   119                           
   120                           	psect	cinit
   121   00118A                     __pcinit:
   122                           	callstack 0
   123   00118A                     start_initialization:
   124                           	callstack 0
   125   00118A                     __initialization:
   126                           	callstack 0
   127                           
   128                           ; Initialize objects allocated to COMRAM (31 bytes)
   129                           ; load TBLPTR registers with __pidataCOMRAM
   130   00118A  0EB4               	movlw	low __pidataCOMRAM
   131   00118C  6EF6               	movwf	tblptrl,c
   132   00118E  0E11               	movlw	high __pidataCOMRAM
   133   001190  6EF7               	movwf	tblptrh,c
   134   001192  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   135   001194  6EF8               	movwf	tblptru,c
   136   001196  EE00  F001         	lfsr	0,__pdataCOMRAM
   137   00119A  EE10 F01F          	lfsr	1,31
   138   00119E                     copy_data0:
   139   00119E  0009               	tblrd		*+
   140   0011A0  CFF5 FFEE          	movff	tablat,postinc0
   141   0011A4  50E5               	movf	postdec1,w,c
   142   0011A6  50E1               	movf	fsr1l,w,c
   143   0011A8  E1FA               	bnz	copy_data0
   144   0011AA                     end_of_initialization:
   145                           	callstack 0
   146   0011AA                     __end_of__initialization:
   147                           	callstack 0
   148   0011AA  0E00               	movlw	low (__Lmediumconst shr (0+16))
   149   0011AC  6EF8               	movwf	tblptru,c
   150   0011AE  0100               	movlb	0
   151   0011B0  EF93  F008         	goto	_main	;jump to C main() function
   152                           
   153                           	psect	dataCOMRAM
   154   000001                     __pdataCOMRAM:
   155                           	callstack 0
   156   000001                     _PORT:
   157                           	callstack 0
   158   000001                     	ds	10
   159   00000B                     _LAT:
   160                           	callstack 0
   161   00000B                     	ds	10
   162   000015                     _TRIS:
   163                           	callstack 0
   164   000015                     	ds	10
   165   00001F                     _led1:
   166                           	callstack 0
   167   00001F                     	ds	1
   168                           
   169                           	psect	cstackCOMRAM
   170   000020                     __pcstackCOMRAM:
   171                           	callstack 0
   172   000020                     hal_gpio_port_init@direction:
   173                           	callstack 0
   174   000020                     hal_gpio_port_write@logic:
   175                           	callstack 0
   176                           
   177                           ; 1 bytes @ 0x0
   178   000020                     	ds	1
   179   000021                     ??_hal_gpio_port_init:
   180   000021                     ??_hal_gpio_port_write:
   181                           
   182                           ; 1 bytes @ 0x1
   183   000021                     	ds	2
   184   000023                     hal_gpio_port_init@ret:
   185                           	callstack 0
   186   000023                     hal_gpio_port_write@ret:
   187                           	callstack 0
   188                           
   189                           ; 1 bytes @ 0x3
   190   000023                     	ds	1
   191   000024                     hal_gpio_port_init@port:
   192                           	callstack 0
   193   000024                     hal_gpio_port_write@port:
   194                           	callstack 0
   195                           
   196                           ; 1 bytes @ 0x4
   197   000024                     	ds	1
   198   000025                     ??_main:
   199                           
   200                           ; 1 bytes @ 0x5
   201   000025                     	ds	2
   202                           
   203 ;;
   204 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   205 ;;
   206 ;; *************** function _main *****************
   207 ;; Defined at:
   208 ;;		line 19 in file "main.c"
   209 ;; Parameters:    Size  Location     Type
   210 ;;		None
   211 ;; Auto vars:     Size  Location     Type
   212 ;;		None
   213 ;; Return value:  Size  Location     Type
   214 ;;                  2  139[None  ] int 
   215 ;; Registers used:
   216 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   217 ;; Tracked objects:
   218 ;;		On entry : 0/0
   219 ;;		On exit  : 0/0
   220 ;;		Unchanged: 0/0
   221 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   222 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   223 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   224 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   225 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   226 ;;Total ram usage:        2 bytes
   227 ;; Hardware stack levels required when called: 1
   228 ;; This function calls:
   229 ;;		_hal_gpio_port_init
   230 ;;		_hal_gpio_port_write
   231 ;; This function is called by:
   232 ;;		Startup code after reset
   233 ;; This function uses a non-reentrant model
   234 ;;
   235                           
   236                           	psect	text0
   237   001126                     __ptext0:
   238                           	callstack 0
   239   001126                     _main:
   240                           	callstack 30
   241   001126                     
   242                           ;main.c: 20:     ret = hal_gpio_port_init(PORTC_INDEX, GPIO_OUTPUT);
   243   001126  0E00               	movlw	0
   244   001128  6E20               	movwf	hal_gpio_port_init@direction^0,c
   245   00112A  0E02               	movlw	2
   246   00112C  EC4A  F008         	call	_hal_gpio_port_init
   247   001130  6E27               	movwf	_ret^0,c
   248                           
   249                           ;main.c: 21:     ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOGIC_HIGH);
   250   001132  0E01               	movlw	1
   251   001134  6E20               	movwf	hal_gpio_port_write@logic^0,c
   252   001136  0E02               	movlw	2
   253   001138  EC01  F008         	call	_hal_gpio_port_write
   254   00113C  6E27               	movwf	_ret^0,c
   255   00113E                     l140:
   256                           
   257                           ;main.c: 24:     {;main.c: 25:         ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOG
      +                          IC_HIGH);
   258   00113E  0E01               	movlw	1
   259   001140  6E20               	movwf	hal_gpio_port_write@logic^0,c
   260   001142  0E02               	movlw	2
   261   001144  EC01  F008         	call	_hal_gpio_port_write
   262   001148  6E27               	movwf	_ret^0,c
   263   00114A                     
   264                           ;main.c: 26:         _delay((unsigned long)((1000)*((4 *1000000UL)/4000.0)));
   265   00114A  0E06               	movlw	6
   266   00114C  6E26               	movwf	(??_main+1)^0,c
   267   00114E  0E13               	movlw	19
   268   001150  6E25               	movwf	??_main^0,c
   269   001152  0EAE               	movlw	174
   270   001154                     u427:
   271   001154  2EE8               	decfsz	wreg,f,c
   272   001156  D7FE               	bra	u427
   273   001158  2E25               	decfsz	??_main^0,f,c
   274   00115A  D7FC               	bra	u427
   275   00115C  2E26               	decfsz	(??_main+1)^0,f,c
   276   00115E  D7FA               	bra	u427
   277   001160                     
   278                           ;main.c: 27:         ret = hal_gpio_port_write(PORTC_INDEX, OUTPUT_LOGIC_LOW);
   279   001160  0E00               	movlw	0
   280   001162  6E20               	movwf	hal_gpio_port_write@logic^0,c
   281   001164  0E02               	movlw	2
   282   001166  EC01  F008         	call	_hal_gpio_port_write
   283   00116A  6E27               	movwf	_ret^0,c
   284                           
   285                           ;main.c: 28:         _delay((unsigned long)((1000)*((4 *1000000UL)/4000.0)));
   286   00116C  0E06               	movlw	6
   287   00116E  6E26               	movwf	(??_main+1)^0,c
   288   001170  0E13               	movlw	19
   289   001172  6E25               	movwf	??_main^0,c
   290   001174  0EAE               	movlw	174
   291   001176                     u437:
   292   001176  2EE8               	decfsz	wreg,f,c
   293   001178  D7FE               	bra	u437
   294   00117A  2E25               	decfsz	??_main^0,f,c
   295   00117C  D7FC               	bra	u437
   296   00117E  2E26               	decfsz	(??_main+1)^0,f,c
   297   001180  D7FA               	bra	u437
   298   001182  EF9F  F008         	goto	l140
   299   001186  EF00  F000         	goto	start
   300   00118A                     __end_of_main:
   301                           	callstack 0
   302                           
   303 ;; *************** function _hal_gpio_port_write *****************
   304 ;; Defined at:
   305 ;;		line 167 in file "MCAL_Layer/HAL_gpio/hal_gpio.c"
   306 ;; Parameters:    Size  Location     Type
   307 ;;  port            1    wreg     unsigned char 
   308 ;;  logic           1    0[COMRAM] unsigned char 
   309 ;; Auto vars:     Size  Location     Type
   310 ;;  port            1    4[COMRAM] unsigned char 
   311 ;;  ret             1    3[COMRAM] unsigned char 
   312 ;; Return value:  Size  Location     Type
   313 ;;                  1    wreg      unsigned char 
   314 ;; Registers used:
   315 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   316 ;; Tracked objects:
   317 ;;		On entry : 0/0
   318 ;;		On exit  : 0/0
   319 ;;		Unchanged: 0/0
   320 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   321 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   322 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   323 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   324 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   325 ;;Total ram usage:        5 bytes
   326 ;; Hardware stack levels used: 1
   327 ;; This function calls:
   328 ;;		Nothing
   329 ;; This function is called by:
   330 ;;		_main
   331 ;; This function uses a non-reentrant model
   332 ;;
   333                           
   334                           	psect	text1
   335   001002                     __ptext1:
   336                           	callstack 0
   337   001002                     _hal_gpio_port_write:
   338                           	callstack 30
   339                           
   340                           ;incstack = 0
   341                           ;hal_gpio_port_write@port stored from wreg
   342   001002  6E24               	movwf	hal_gpio_port_write@port^0,c
   343   001004                     
   344                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 167: Std_ReturnType hal_gpio_port_write(uint8 port, uin
      +                          t8 logic);MCAL_Layer/HAL_gpio/hal_gpio.c: 168: {;MCAL_Layer/HAL_gpio/hal_gpio.c: 169:   
      +                            Std_ReturnType ret = (Std_ReturnType)0x00;
   345   001004  0E00               	movlw	0
   346   001006  6E23               	movwf	hal_gpio_port_write@ret^0,c
   347   001008                     
   348                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 171:     if (port >= 0x05)
   349   001008  0E04               	movlw	4
   350   00100A  6424               	cpfsgt	hal_gpio_port_write@port^0,c
   351   00100C  EF0A  F008         	goto	u411
   352   001010  EF0C  F008         	goto	u410
   353   001014                     u411:
   354   001014  EF33  F008         	goto	l1059
   355   001018                     u410:
   356   001018                     l1049:
   357                           
   358                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 172:         ret = (Std_ReturnType)0x01;
   359   001018  0E01               	movlw	1
   360   00101A  6E23               	movwf	hal_gpio_port_write@ret^0,c
   361   00101C  EF48  F008         	goto	l1061
   362   001020                     l1051:
   363                           
   364                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 178:                 *LAT[port] = 0xFF;
   365   001020  5024               	movf	hal_gpio_port_write@port^0,w,c
   366   001022  0D02               	mullw	2
   367   001024  50F3               	movf	243,w,c
   368   001026  0F0B               	addlw	low _LAT
   369   001028  6ED9               	movwf	fsr2l,c
   370   00102A  6ADA               	clrf	fsr2h,c
   371   00102C  CFDE F021          	movff	postinc2,??_hal_gpio_port_write
   372   001030  CFDD F022          	movff	postdec2,??_hal_gpio_port_write+1
   373   001034  C021  FFD9         	movff	??_hal_gpio_port_write,fsr2l
   374   001038  C022  FFDA         	movff	??_hal_gpio_port_write+1,fsr2h
   375   00103C  0EFF               	movlw	255
   376   00103E  6EDF               	movwf	indf2,c
   377                           
   378                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 179:                 break;
   379   001040  EF48  F008         	goto	l1061
   380   001044                     l1053:
   381                           
   382                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 181:                 *LAT[port] = 0x00;
   383   001044  5024               	movf	hal_gpio_port_write@port^0,w,c
   384   001046  0D02               	mullw	2
   385   001048  50F3               	movf	243,w,c
   386   00104A  0F0B               	addlw	low _LAT
   387   00104C  6ED9               	movwf	fsr2l,c
   388   00104E  6ADA               	clrf	fsr2h,c
   389   001050  CFDE F021          	movff	postinc2,??_hal_gpio_port_write
   390   001054  CFDD F022          	movff	postdec2,??_hal_gpio_port_write+1
   391   001058  C021  FFD9         	movff	??_hal_gpio_port_write,fsr2l
   392   00105C  C022  FFDA         	movff	??_hal_gpio_port_write+1,fsr2h
   393   001060  6ADF               	clrf	indf2,c
   394                           
   395                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 182:                 break;
   396   001062  EF48  F008         	goto	l1061
   397   001066                     l1059:
   398   001066  5020               	movf	hal_gpio_port_write@logic^0,w,c
   399   001068  6E21               	movwf	??_hal_gpio_port_write^0,c
   400   00106A  6A22               	clrf	(??_hal_gpio_port_write+1)^0,c
   401                           
   402                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   403                           ; Switch size 1, requested type "simple"
   404                           ; Number of cases is 1, Range of values is 0 to 0
   405                           ; switch strategies available:
   406                           ; Name         Instructions Cycles
   407                           ; simple_byte            4     3 (average)
   408                           ;	Chosen strategy is simple_byte
   409   00106C  5022               	movf	(??_hal_gpio_port_write+1)^0,w,c
   410   00106E  0A00               	xorlw	0	; case 0
   411   001070  B4D8               	btfsc	status,2,c
   412   001072  EF3D  F008         	goto	l1083
   413   001076  EF0C  F008         	goto	l1049
   414   00107A                     l1083:
   415                           
   416                           ; Switch size 1, requested type "simple"
   417                           ; Number of cases is 2, Range of values is 0 to 1
   418                           ; switch strategies available:
   419                           ; Name         Instructions Cycles
   420                           ; simple_byte            7     4 (average)
   421                           ;	Chosen strategy is simple_byte
   422   00107A  5021               	movf	??_hal_gpio_port_write^0,w,c
   423   00107C  0A00               	xorlw	0	; case 0
   424   00107E  B4D8               	btfsc	status,2,c
   425   001080  EF22  F008         	goto	l1053
   426   001084  0A01               	xorlw	1	; case 1
   427   001086  B4D8               	btfsc	status,2,c
   428   001088  EF10  F008         	goto	l1051
   429   00108C  EF0C  F008         	goto	l1049
   430   001090                     l1061:
   431                           
   432                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 189:     return ret;
   433   001090  5023               	movf	hal_gpio_port_write@ret^0,w,c
   434   001092  0012               	return		;funcret
   435   001094                     __end_of_hal_gpio_port_write:
   436                           	callstack 0
   437                           
   438 ;; *************** function _hal_gpio_port_init *****************
   439 ;; Defined at:
   440 ;;		line 117 in file "MCAL_Layer/HAL_gpio/hal_gpio.c"
   441 ;; Parameters:    Size  Location     Type
   442 ;;  port            1    wreg     unsigned char 
   443 ;;  direction       1    0[COMRAM] unsigned char 
   444 ;; Auto vars:     Size  Location     Type
   445 ;;  port            1    4[COMRAM] unsigned char 
   446 ;;  ret             1    3[COMRAM] unsigned char 
   447 ;; Return value:  Size  Location     Type
   448 ;;                  1    wreg      unsigned char 
   449 ;; Registers used:
   450 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   451 ;; Tracked objects:
   452 ;;		On entry : 0/0
   453 ;;		On exit  : 0/0
   454 ;;		Unchanged: 0/0
   455 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   456 ;;      Params:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   457 ;;      Locals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   458 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   459 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   460 ;;Total ram usage:        5 bytes
   461 ;; Hardware stack levels used: 1
   462 ;; This function calls:
   463 ;;		Nothing
   464 ;; This function is called by:
   465 ;;		_main
   466 ;; This function uses a non-reentrant model
   467 ;;
   468                           
   469                           	psect	text2
   470   001094                     __ptext2:
   471                           	callstack 0
   472   001094                     _hal_gpio_port_init:
   473                           	callstack 30
   474                           
   475                           ;incstack = 0
   476                           ;hal_gpio_port_init@port stored from wreg
   477   001094  6E24               	movwf	hal_gpio_port_init@port^0,c
   478   001096                     
   479                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 117: Std_ReturnType hal_gpio_port_init(uint8 port, uint
      +                          8 direction);MCAL_Layer/HAL_gpio/hal_gpio.c: 118: {;MCAL_Layer/HAL_gpio/hal_gpio.c: 119:
      +                               Std_ReturnType ret = (Std_ReturnType)0x00;
   480   001096  0E00               	movlw	0
   481   001098  6E23               	movwf	hal_gpio_port_init@ret^0,c
   482   00109A                     
   483                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 121:     if (port >= 0x05)
   484   00109A  0E04               	movlw	4
   485   00109C  6424               	cpfsgt	hal_gpio_port_init@port^0,c
   486   00109E  EF53  F008         	goto	u401
   487   0010A2  EF55  F008         	goto	u400
   488   0010A6                     u401:
   489   0010A6  EF7C  F008         	goto	l1035
   490   0010AA                     u400:
   491   0010AA                     l1025:
   492                           
   493                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 122:         ret = (Std_ReturnType)0x01;
   494   0010AA  0E01               	movlw	1
   495   0010AC  6E23               	movwf	hal_gpio_port_init@ret^0,c
   496   0010AE  EF91  F008         	goto	l1037
   497   0010B2                     l1027:
   498                           
   499                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 127:                 *TRIS[port] = 0x00;
   500   0010B2  5024               	movf	hal_gpio_port_init@port^0,w,c
   501   0010B4  0D02               	mullw	2
   502   0010B6  50F3               	movf	243,w,c
   503   0010B8  0F15               	addlw	low _TRIS
   504   0010BA  6ED9               	movwf	fsr2l,c
   505   0010BC  6ADA               	clrf	fsr2h,c
   506   0010BE  CFDE F021          	movff	postinc2,??_hal_gpio_port_init
   507   0010C2  CFDD F022          	movff	postdec2,??_hal_gpio_port_init+1
   508   0010C6  C021  FFD9         	movff	??_hal_gpio_port_init,fsr2l
   509   0010CA  C022  FFDA         	movff	??_hal_gpio_port_init+1,fsr2h
   510   0010CE  6ADF               	clrf	indf2,c
   511                           
   512                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 128:                 break;
   513   0010D0  EF91  F008         	goto	l1037
   514   0010D4                     l1029:
   515                           
   516                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 130:                 *TRIS[port] = 0xFF;
   517   0010D4  5024               	movf	hal_gpio_port_init@port^0,w,c
   518   0010D6  0D02               	mullw	2
   519   0010D8  50F3               	movf	243,w,c
   520   0010DA  0F15               	addlw	low _TRIS
   521   0010DC  6ED9               	movwf	fsr2l,c
   522   0010DE  6ADA               	clrf	fsr2h,c
   523   0010E0  CFDE F021          	movff	postinc2,??_hal_gpio_port_init
   524   0010E4  CFDD F022          	movff	postdec2,??_hal_gpio_port_init+1
   525   0010E8  C021  FFD9         	movff	??_hal_gpio_port_init,fsr2l
   526   0010EC  C022  FFDA         	movff	??_hal_gpio_port_init+1,fsr2h
   527   0010F0  0EFF               	movlw	255
   528   0010F2  6EDF               	movwf	indf2,c
   529                           
   530                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 131:                 break;
   531   0010F4  EF91  F008         	goto	l1037
   532   0010F8                     l1035:
   533   0010F8  5020               	movf	hal_gpio_port_init@direction^0,w,c
   534   0010FA  6E21               	movwf	??_hal_gpio_port_init^0,c
   535   0010FC  6A22               	clrf	(??_hal_gpio_port_init+1)^0,c
   536                           
   537                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   538                           ; Switch size 1, requested type "simple"
   539                           ; Number of cases is 1, Range of values is 0 to 0
   540                           ; switch strategies available:
   541                           ; Name         Instructions Cycles
   542                           ; simple_byte            4     3 (average)
   543                           ;	Chosen strategy is simple_byte
   544   0010FE  5022               	movf	(??_hal_gpio_port_init+1)^0,w,c
   545   001100  0A00               	xorlw	0	; case 0
   546   001102  B4D8               	btfsc	status,2,c
   547   001104  EF86  F008         	goto	l1085
   548   001108  EF55  F008         	goto	l1025
   549   00110C                     l1085:
   550                           
   551                           ; Switch size 1, requested type "simple"
   552                           ; Number of cases is 2, Range of values is 0 to 1
   553                           ; switch strategies available:
   554                           ; Name         Instructions Cycles
   555                           ; simple_byte            7     4 (average)
   556                           ;	Chosen strategy is simple_byte
   557   00110C  5021               	movf	??_hal_gpio_port_init^0,w,c
   558   00110E  0A00               	xorlw	0	; case 0
   559   001110  B4D8               	btfsc	status,2,c
   560   001112  EF59  F008         	goto	l1027
   561   001116  0A01               	xorlw	1	; case 1
   562   001118  B4D8               	btfsc	status,2,c
   563   00111A  EF6A  F008         	goto	l1029
   564   00111E  EF55  F008         	goto	l1025
   565   001122                     l1037:
   566                           
   567                           ;MCAL_Layer/HAL_gpio/hal_gpio.c: 138:     return ret;
   568   001122  5023               	movf	hal_gpio_port_init@ret^0,w,c
   569   001124  0012               	return		;funcret
   570   001126                     __end_of_hal_gpio_port_init:
   571                           	callstack 0
   572                           
   573                           	psect	smallconst
   574   001000                     __psmallconst:
   575                           	callstack 0
   576   001000  00                 	db	0
   577   001001  00                 	db	0	; dummy byte at the end
   578   000000                     
   579                           	psect	rparam
   580   000000                     
   581                           	psect	config
   582                           
   583                           ; Padding undefined space
   584   300000                     	org	3145728
   585   300000  FF                 	db	255
   586                           
   587                           ;Config register CONFIG1H @ 0x300001
   588                           ;	Oscillator Selection bits
   589                           ;	OSC = HS, HS oscillator
   590                           ;	Fail-Safe Clock Monitor Enable bit
   591                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   592                           ;	Internal/External Oscillator Switchover bit
   593                           ;	IESO = OFF, Oscillator Switchover mode disabled
   594   300001                     	org	3145729
   595   300001  02                 	db	2
   596                           
   597                           ;Config register CONFIG2L @ 0x300002
   598                           ;	Power-up Timer Enable bit
   599                           ;	PWRT = OFF, PWRT disabled
   600                           ;	Brown-out Reset Enable bits
   601                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   602                           ;	Brown Out Reset Voltage bits
   603                           ;	BORV = 1, 
   604   300002                     	org	3145730
   605   300002  09                 	db	9
   606                           
   607                           ;Config register CONFIG2H @ 0x300003
   608                           ;	Watchdog Timer Enable bit
   609                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   610                           ;	Watchdog Timer Postscale Select bits
   611                           ;	WDTPS = 32768, 1:32768
   612   300003                     	org	3145731
   613   300003  1E                 	db	30
   614                           
   615                           ; Padding undefined space
   616   300004                     	org	3145732
   617   300004  FF                 	db	255
   618                           
   619                           ;Config register CONFIG3H @ 0x300005
   620                           ;	CCP2 MUX bit
   621                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   622                           ;	PORTB A/D Enable bit
   623                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   624                           ;	Low-Power Timer1 Oscillator Enable bit
   625                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   626                           ;	MCLR Pin Enable bit
   627                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   628   300005                     	org	3145733
   629   300005  81                 	db	129
   630                           
   631                           ;Config register CONFIG4L @ 0x300006
   632                           ;	Stack Full/Underflow Reset Enable bit
   633                           ;	STVREN = ON, Stack full/underflow will cause Reset
   634                           ;	Single-Supply ICSP Enable bit
   635                           ;	LVP = OFF, Single-Supply ICSP disabled
   636                           ;	Extended Instruction Set Enable bit
   637                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   638                           ;	Background Debugger Enable bit
   639                           ;	DEBUG = 0x1, unprogrammed default
   640   300006                     	org	3145734
   641   300006  81                 	db	129
   642                           
   643                           ; Padding undefined space
   644   300007                     	org	3145735
   645   300007  FF                 	db	255
   646                           
   647                           ;Config register CONFIG5L @ 0x300008
   648                           ;	Code Protection bit
   649                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   650                           ;	Code Protection bit
   651                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   652                           ;	Code Protection bit
   653                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   654                           ;	Code Protection bit
   655                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   656   300008                     	org	3145736
   657   300008  0F                 	db	15
   658                           
   659                           ;Config register CONFIG5H @ 0x300009
   660                           ;	Boot Block Code Protection bit
   661                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   662                           ;	Data EEPROM Code Protection bit
   663                           ;	CPD = OFF, Data EEPROM not code-protected
   664   300009                     	org	3145737
   665   300009  C0                 	db	192
   666                           
   667                           ;Config register CONFIG6L @ 0x30000A
   668                           ;	Write Protection bit
   669                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   670                           ;	Write Protection bit
   671                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   672                           ;	Write Protection bit
   673                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   674                           ;	Write Protection bit
   675                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   676   30000A                     	org	3145738
   677   30000A  0F                 	db	15
   678                           
   679                           ;Config register CONFIG6H @ 0x30000B
   680                           ;	Configuration Register Write Protection bit
   681                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   682                           ;	Boot Block Write Protection bit
   683                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   684                           ;	Data EEPROM Write Protection bit
   685                           ;	WRTD = OFF, Data EEPROM not write-protected
   686   30000B                     	org	3145739
   687   30000B  E0                 	db	224
   688                           
   689                           ;Config register CONFIG7L @ 0x30000C
   690                           ;	Table Read Protection bit
   691                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   692                           ;	Table Read Protection bit
   693                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   694                           ;	Table Read Protection bit
   695                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   696                           ;	Table Read Protection bit
   697                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   698   30000C                     	org	3145740
   699   30000C  0F                 	db	15
   700                           
   701                           ;Config register CONFIG7H @ 0x30000D
   702                           ;	Boot Block Table Read Protection bit
   703                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   704   30000D                     	org	3145741
   705   30000D  40                 	db	64
   706                           tosu	equ	0xFFF
   707                           tosh	equ	0xFFE
   708                           tosl	equ	0xFFD
   709                           stkptr	equ	0xFFC
   710                           pclatu	equ	0xFFB
   711                           pclath	equ	0xFFA
   712                           pcl	equ	0xFF9
   713                           tblptru	equ	0xFF8
   714                           tblptrh	equ	0xFF7
   715                           tblptrl	equ	0xFF6
   716                           tablat	equ	0xFF5
   717                           prodh	equ	0xFF4
   718                           prodl	equ	0xFF3
   719                           indf0	equ	0xFEF
   720                           postinc0	equ	0xFEE
   721                           postdec0	equ	0xFED
   722                           preinc0	equ	0xFEC
   723                           plusw0	equ	0xFEB
   724                           fsr0h	equ	0xFEA
   725                           fsr0l	equ	0xFE9
   726                           wreg	equ	0xFE8
   727                           indf1	equ	0xFE7
   728                           postinc1	equ	0xFE6
   729                           postdec1	equ	0xFE5
   730                           preinc1	equ	0xFE4
   731                           plusw1	equ	0xFE3
   732                           fsr1h	equ	0xFE2
   733                           fsr1l	equ	0xFE1
   734                           bsr	equ	0xFE0
   735                           indf2	equ	0xFDF
   736                           postinc2	equ	0xFDE
   737                           postdec2	equ	0xFDD
   738                           preinc2	equ	0xFDC
   739                           plusw2	equ	0xFDB
   740                           fsr2h	equ	0xFDA
   741                           fsr2l	equ	0xFD9
   742                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      7      39
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    LAT	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    PORT	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    TRIS	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    _main->_hal_gpio_port_init
    _main->_hal_gpio_port_write

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     530
                                              5 COMRAM     2     2      0
                 _hal_gpio_port_init
                _hal_gpio_port_write
 ---------------------------------------------------------------------------------
 (1) _hal_gpio_port_write                                  5     4      1     341
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 (1) _hal_gpio_port_init                                   5     4      1     189
                                              0 COMRAM     5     4      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _hal_gpio_port_init
   _hal_gpio_port_write

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      7      27       1       30.7%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      27      39        0.0%
DATA                 0      0      27       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                   Fri Jan 12 00:37:20 2024

                         l96 1124                          l120 1092                          l140 113E  
                        _LAT 000B                          u400 10AA                          u401 10A6  
                        u410 1018                          u411 1014                          u427 1154  
                        u437 1176                          _ret 0027                          wreg 0FE8  
                       l1021 1096                         l1023 109A                         l1025 10AA  
                       l1027 10B2                         l1035 10F8                         l1051 1020  
                       l1029 10D4                         l1037 1122                         l1053 1044  
                       l1061 1090                         l1045 1004                         l1047 1008  
                       l1071 114A                         l1049 1018                         l1073 1160  
                       l1083 107A                         l1059 1066                         l1085 110C  
                       l1069 1126                         _LATA 0F89                         _LATB 0F8A  
                       _LATC 0F8B                         _LATD 0F8C                         _LATE 0F8D  
                       _PORT 0001                         _TRIS 0015           _hal_gpio_port_init 1094  
                       _led1 001F                         _main 1126                         fsr2h 0FDA  
                       indf2 0FDF                         fsr1l 0FE1                         fsr2l 0FD9  
                       prodl 0FF3                         start 0000          ?_hal_gpio_port_init 0020  
               ___param_bank 0000                        ?_main 0020                        _PORTA 0F80  
                      _PORTB 0F81                        _PORTC 0F82                        _PORTD 0F83  
                      _PORTE 0F84                        _TRISA 0F92                        _TRISB 0F93  
                      _TRISC 0F94                        _TRISD 0F95                        _TRISE 0F96  
       ??_hal_gpio_port_init 0021          _hal_gpio_port_write 1002                        tablat 0FF5  
                      status 0FD8              __initialization 118A         ?_hal_gpio_port_write 0020  
               __end_of_main 118A                       ??_main 0025                __activetblptr 0002  
      ??_hal_gpio_port_write 0021                       isa$std 0001                 __pdataCOMRAM 0001  
               __mediumconst 0000                       tblptrh 0FF7                       tblptrl 0FF6  
                     tblptru 0FF8                   __accesstop 0080      __end_of__initialization 11AA  
              ___rparam_used 0001               __pcstackCOMRAM 0020                   __pnvCOMRAM 0027  
                    __Hparam 0000                      __Lparam 0000                 __psmallconst 1000  
                    __pcinit 118A                      __ramtop 1000                      __ptext0 1126  
                    __ptext1 1002                      __ptext2 1094         end_of_initialization 11AA  
              __Lmediumconst 0000                      postdec1 0FE5                      postdec2 0FDD  
                    postinc0 0FEE                      postinc2 0FDE  __end_of_hal_gpio_port_write 1094  
              __pidataCOMRAM 11B4          start_initialization 118A                  __smallconst 1000  
 __end_of_hal_gpio_port_init 1126                    copy_data0 119E                     __Hrparam 0000  
                   __Lrparam 0000     hal_gpio_port_write@logic 0020                     isa$xinst 0000  
     hal_gpio_port_init@port 0024      hal_gpio_port_write@port 0024        hal_gpio_port_init@ret 0023  
     hal_gpio_port_write@ret 0023  hal_gpio_port_init@direction 0020  
