{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622148972651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622148972666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 27 13:56:12 2021 " "Processing started: Thu May 27 13:56:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622148972666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148972666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148972666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622148973362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622148973362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fir.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "files/fir.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/fir.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984155 ""} { "Info" "ISGN_ENTITY_NAME" "2 fir_testbench " "Found entity 2: fir_testbench" {  } { { "files/fir.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/fir.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148984155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer " "Found entity 1: wave_drawer" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984410 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_testbench " "Found entity 2: wave_drawer_testbench" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148984410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer_datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer_datapath " "Found entity 1: wave_drawer_datapath" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984452 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_datapath_testbench " "Found entity 2: wave_drawer_datapath_testbench" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148984452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "init INIT wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"init\" differs only in case from object \"INIT\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148984485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw DRAW wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"draw\" differs only in case from object \"DRAW\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148984485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE wave_drawer_controller.sv(14) " "Verilog HDL Declaration information at wave_drawer_controller.sv(14): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148984485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase ERASE wave_drawer_controller.sv(15) " "Verilog HDL Declaration information at wave_drawer_controller.sv(15): object \"erase\" differs only in case from object \"ERASE\" in the same scope" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622148984485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wave_drawer_controller.sv 2 2 " "Found 2 design units, including 2 entities, in source file files/wave_drawer_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wave_drawer_controller " "Found entity 1: wave_drawer_controller" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984494 ""} { "Info" "ISGN_ENTITY_NAME" "2 wave_drawer_controller_testbench " "Found entity 2: wave_drawer_controller_testbench" {  } { { "files/wave_drawer_controller.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_controller.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622148984494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148984494 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "fir fir.sv(17) " "Verilog HDL Parameter Declaration warning at fir.sv(17): Parameter Declaration in module \"fir\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "files/fir.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/fir.sv" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1622148984494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wave_drawer " "Elaborating entity \"wave_drawer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622148984764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:signal_fir " "Elaborating entity \"fir\" for hierarchy \"fir:signal_fir\"" {  } { { "files/wave_drawer.sv" "signal_fir" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622148984815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fir.sv(30) " "Verilog HDL assignment warning at fir.sv(30): truncated value with size 32 to match size of target (24)" {  } { { "files/fir.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/fir.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148984815 "|wave_drawer|fir:signal_fir"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fir.sv(42) " "Verilog HDL assignment warning at fir.sv(42): truncated value with size 32 to match size of target (24)" {  } { { "files/fir.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/fir.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148984815 "|wave_drawer|fir:signal_fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_drawer_datapath wave_drawer_datapath:datapath " "Elaborating entity \"wave_drawer_datapath\" for hierarchy \"wave_drawer_datapath:datapath\"" {  } { { "files/wave_drawer.sv" "datapath" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622148984899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave_drawer_datapath.sv(45) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(45): truncated value with size 32 to match size of target (10)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148984977 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave_drawer_datapath.sv(60) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(60): truncated value with size 32 to match size of target (10)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148984980 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave_drawer_datapath.sv(70) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148984980 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 wave_drawer_datapath.sv(93) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(93): truncated value with size 32 to match size of target (10)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148985052 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 wave_drawer_datapath.sv(108) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(108): truncated value with size 32 to match size of target (24)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148985274 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 wave_drawer_datapath.sv(109) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(109): truncated value with size 32 to match size of target (24)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148985274 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 wave_drawer_datapath.sv(110) " "Verilog HDL assignment warning at wave_drawer_datapath.sv(110): truncated value with size 32 to match size of target (24)" {  } { { "files/wave_drawer_datapath.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer_datapath.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622148985277 "|wave_drawer|wave_drawer_datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_drawer_controller wave_drawer_controller:controller " "Elaborating entity \"wave_drawer_controller\" for hierarchy \"wave_drawer_controller:controller\"" {  } { { "files/wave_drawer.sv" "controller" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622148986444 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622148996449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/cse371/labs/lab6/lab6_part1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file U:/cse371/labs/lab6/lab6_part1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148997679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622148998279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622148998279 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_signal\[0\] " "No output dependent on input pin \"wave_signal\[0\]\"" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622148999104 "|wave_drawer|wave_signal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_signal\[1\] " "No output dependent on input pin \"wave_signal\[1\]\"" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622148999104 "|wave_drawer|wave_signal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_signal\[2\] " "No output dependent on input pin \"wave_signal\[2\]\"" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622148999104 "|wave_drawer|wave_signal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wave_signal\[3\] " "No output dependent on input pin \"wave_signal\[3\]\"" {  } { { "files/wave_drawer.sv" "" { Text "U:/cse371/labs/lab6/lab6_part1/files/wave_drawer.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622148999104 "|wave_drawer|wave_signal[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622148999104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6289 " "Implemented 6289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622148999122 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622148999122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6241 " "Implemented 6241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622148999122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622148999122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4916 " "Peak virtual memory: 4916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622148999212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 27 13:56:39 2021 " "Processing ended: Thu May 27 13:56:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622148999212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622148999212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622148999212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622148999212 ""}
