{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620936682084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620936682084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 22:11:21 2021 " "Processing started: Thu May 13 22:11:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620936682084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936682084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936682084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620936683287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712864 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712864 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712880 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712880 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712896 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712911 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712911 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-description " "Found design unit 1: VGA-description" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712927 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/VGA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerLED-structural " "Found design unit 1: registerLED-structural" {  } { { "RegisterLED.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/RegisterLED.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712927 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterLED " "Found entity 1: RegisterLED" {  } { { "RegisterLED.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/RegisterLED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-structural " "Found design unit 1: debounce-structural" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712942 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936712942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936712942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_ON " "Elaborating entity \"LED_ON\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620936713255 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SER1 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SER1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713255 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SCLK1 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SCLK1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713255 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRCLK1 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SRCLK1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713255 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SER2 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SER2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SCLK2 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SCLK2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRCLK2 LED_ON.vhd(10) " "VHDL Signal Declaration warning at LED_ON.vhd(10): used implicit default value for signal \"SRCLK2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(330) " "VHDL Process Statement warning at LED_ON.vhd(330): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(332) " "VHDL Process Statement warning at LED_ON.vhd(332): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(336) " "VHDL Process Statement warning at LED_ON.vhd(336): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(343) " "VHDL Process Statement warning at LED_ON.vhd(343): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(345) " "VHDL Process Statement warning at LED_ON.vhd(345): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(349) " "VHDL Process Statement warning at LED_ON.vhd(349): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(355) " "VHDL Process Statement warning at LED_ON.vhd(355): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(357) " "VHDL Process Statement warning at LED_ON.vhd(357): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(361) " "VHDL Process Statement warning at LED_ON.vhd(361): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(368) " "VHDL Process Statement warning at LED_ON.vhd(368): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(370) " "VHDL Process Statement warning at LED_ON.vhd(370): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(374) " "VHDL Process Statement warning at LED_ON.vhd(374): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(380) " "VHDL Process Statement warning at LED_ON.vhd(380): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(382) " "VHDL Process Statement warning at LED_ON.vhd(382): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(386) " "VHDL Process Statement warning at LED_ON.vhd(386): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(392) " "VHDL Process Statement warning at LED_ON.vhd(392): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(394) " "VHDL Process Statement warning at LED_ON.vhd(394): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(398) " "VHDL Process Statement warning at LED_ON.vhd(398): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(404) " "VHDL Process Statement warning at LED_ON.vhd(404): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(406) " "VHDL Process Statement warning at LED_ON.vhd(406): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(410) " "VHDL Process Statement warning at LED_ON.vhd(410): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(417) " "VHDL Process Statement warning at LED_ON.vhd(417): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(419) " "VHDL Process Statement warning at LED_ON.vhd(419): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713271 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(423) " "VHDL Process Statement warning at LED_ON.vhd(423): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(429) " "VHDL Process Statement warning at LED_ON.vhd(429): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(431) " "VHDL Process Statement warning at LED_ON.vhd(431): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(435) " "VHDL Process Statement warning at LED_ON.vhd(435): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(441) " "VHDL Process Statement warning at LED_ON.vhd(441): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(443) " "VHDL Process Statement warning at LED_ON.vhd(443): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(447) " "VHDL Process Statement warning at LED_ON.vhd(447): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 447 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(454) " "VHDL Process Statement warning at LED_ON.vhd(454): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(456) " "VHDL Process Statement warning at LED_ON.vhd(456): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(460) " "VHDL Process Statement warning at LED_ON.vhd(460): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(466) " "VHDL Process Statement warning at LED_ON.vhd(466): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(468) " "VHDL Process Statement warning at LED_ON.vhd(468): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(472) " "VHDL Process Statement warning at LED_ON.vhd(472): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(478) " "VHDL Process Statement warning at LED_ON.vhd(478): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(480) " "VHDL Process Statement warning at LED_ON.vhd(480): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(484) " "VHDL Process Statement warning at LED_ON.vhd(484): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(490) " "VHDL Process Statement warning at LED_ON.vhd(490): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(492) " "VHDL Process Statement warning at LED_ON.vhd(492): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(496) " "VHDL Process Statement warning at LED_ON.vhd(496): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(509) " "VHDL Process Statement warning at LED_ON.vhd(509): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(511) " "VHDL Process Statement warning at LED_ON.vhd(511): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(515) " "VHDL Process Statement warning at LED_ON.vhd(515): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(521) " "VHDL Process Statement warning at LED_ON.vhd(521): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(523) " "VHDL Process Statement warning at LED_ON.vhd(523): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(527) " "VHDL Process Statement warning at LED_ON.vhd(527): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(533) " "VHDL Process Statement warning at LED_ON.vhd(533): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(535) " "VHDL Process Statement warning at LED_ON.vhd(535): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(539) " "VHDL Process Statement warning at LED_ON.vhd(539): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(546) " "VHDL Process Statement warning at LED_ON.vhd(546): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(548) " "VHDL Process Statement warning at LED_ON.vhd(548): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(552) " "VHDL Process Statement warning at LED_ON.vhd(552): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(558) " "VHDL Process Statement warning at LED_ON.vhd(558): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(560) " "VHDL Process Statement warning at LED_ON.vhd(560): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(564) " "VHDL Process Statement warning at LED_ON.vhd(564): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(570) " "VHDL Process Statement warning at LED_ON.vhd(570): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(572) " "VHDL Process Statement warning at LED_ON.vhd(572): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(576) " "VHDL Process Statement warning at LED_ON.vhd(576): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(582) " "VHDL Process Statement warning at LED_ON.vhd(582): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 LED_ON.vhd(584) " "VHDL Process Statement warning at LED_ON.vhd(584): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 LED_ON.vhd(588) " "VHDL Process Statement warning at LED_ON.vhd(588): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(595) " "VHDL Process Statement warning at LED_ON.vhd(595): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(597) " "VHDL Process Statement warning at LED_ON.vhd(597): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(601) " "VHDL Process Statement warning at LED_ON.vhd(601): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 601 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(607) " "VHDL Process Statement warning at LED_ON.vhd(607): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(609) " "VHDL Process Statement warning at LED_ON.vhd(609): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(613) " "VHDL Process Statement warning at LED_ON.vhd(613): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713286 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(619) " "VHDL Process Statement warning at LED_ON.vhd(619): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(621) " "VHDL Process Statement warning at LED_ON.vhd(621): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(625) " "VHDL Process Statement warning at LED_ON.vhd(625): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(632) " "VHDL Process Statement warning at LED_ON.vhd(632): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 632 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(634) " "VHDL Process Statement warning at LED_ON.vhd(634): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(638) " "VHDL Process Statement warning at LED_ON.vhd(638): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(644) " "VHDL Process Statement warning at LED_ON.vhd(644): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(646) " "VHDL Process Statement warning at LED_ON.vhd(646): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(650) " "VHDL Process Statement warning at LED_ON.vhd(650): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(656) " "VHDL Process Statement warning at LED_ON.vhd(656): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(658) " "VHDL Process Statement warning at LED_ON.vhd(658): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(662) " "VHDL Process Statement warning at LED_ON.vhd(662): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(668) " "VHDL Process Statement warning at LED_ON.vhd(668): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 668 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment LED_ON.vhd(670) " "VHDL Process Statement warning at LED_ON.vhd(670): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 LED_ON.vhd(674) " "VHDL Process Statement warning at LED_ON.vhd(674): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(691) " "VHDL Process Statement warning at LED_ON.vhd(691): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 691 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(694) " "VHDL Process Statement warning at LED_ON.vhd(694): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(697) " "VHDL Process Statement warning at LED_ON.vhd(697): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(700) " "VHDL Process Statement warning at LED_ON.vhd(700): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 700 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(703) " "VHDL Process Statement warning at LED_ON.vhd(703): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 703 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(709) " "VHDL Process Statement warning at LED_ON.vhd(709): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 709 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(712) " "VHDL Process Statement warning at LED_ON.vhd(712): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 712 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(715) " "VHDL Process Statement warning at LED_ON.vhd(715): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 715 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(718) " "VHDL Process Statement warning at LED_ON.vhd(718): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(721) " "VHDL Process Statement warning at LED_ON.vhd(721): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(727) " "VHDL Process Statement warning at LED_ON.vhd(727): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(730) " "VHDL Process Statement warning at LED_ON.vhd(730): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(733) " "VHDL Process Statement warning at LED_ON.vhd(733): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 733 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(736) " "VHDL Process Statement warning at LED_ON.vhd(736): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(739) " "VHDL Process Statement warning at LED_ON.vhd(739): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(749) " "VHDL Process Statement warning at LED_ON.vhd(749): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713302 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(756) " "VHDL Process Statement warning at LED_ON.vhd(756): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 756 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(765) " "VHDL Process Statement warning at LED_ON.vhd(765): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 765 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(768) " "VHDL Process Statement warning at LED_ON.vhd(768): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 768 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(787) " "VHDL Process Statement warning at LED_ON.vhd(787): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 787 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(790) " "VHDL Process Statement warning at LED_ON.vhd(790): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 790 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(793) " "VHDL Process Statement warning at LED_ON.vhd(793): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(796) " "VHDL Process Statement warning at LED_ON.vhd(796): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 796 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(799) " "VHDL Process Statement warning at LED_ON.vhd(799): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 799 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(805) " "VHDL Process Statement warning at LED_ON.vhd(805): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 805 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(808) " "VHDL Process Statement warning at LED_ON.vhd(808): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 808 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(811) " "VHDL Process Statement warning at LED_ON.vhd(811): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 811 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(814) " "VHDL Process Statement warning at LED_ON.vhd(814): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 814 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(817) " "VHDL Process Statement warning at LED_ON.vhd(817): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 817 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(823) " "VHDL Process Statement warning at LED_ON.vhd(823): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 823 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(826) " "VHDL Process Statement warning at LED_ON.vhd(826): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 826 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(829) " "VHDL Process Statement warning at LED_ON.vhd(829): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 829 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(832) " "VHDL Process Statement warning at LED_ON.vhd(832): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 832 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(835) " "VHDL Process Statement warning at LED_ON.vhd(835): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 835 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713317 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(842) " "VHDL Process Statement warning at LED_ON.vhd(842): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 842 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713333 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(845) " "VHDL Process Statement warning at LED_ON.vhd(845): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 845 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713333 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(855) " "VHDL Process Statement warning at LED_ON.vhd(855): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 855 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713333 "|LED_ON"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 LED_ON.vhd(862) " "VHDL Process Statement warning at LED_ON.vhd(862): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 862 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713333 "|LED_ON"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:VGA_Sub " "Elaborating entity \"VGA\" for hierarchy \"VGA:VGA_Sub\"" {  } { { "LED_ON.vhd" "VGA_Sub" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockM clockM:fS1 A:structural " "Elaborating entity \"clockM\" using architecture \"A:structural\" for hierarchy \"clockM:fS1\"" {  } { { "LED_ON.vhd" "fS1" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 237 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EtatFeu EtatFeu:fs2 A:structural " "Elaborating entity \"EtatFeu\" using architecture \"A:structural\" for hierarchy \"EtatFeu:fs2\"" {  } { { "LED_ON.vhd" "fs2" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 244 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713677 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(42) " "VHDL Process Statement warning at EtatFeu.vhd(42): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713677 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(43) " "VHDL Process Statement warning at EtatFeu.vhd(43): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713677 "|LED_ON|EtatFeu:fs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_value max_value:fs2_value A:structural " "Elaborating entity \"max_value\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\"" {  } { { "LED_ON.vhd" "fs2_value" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 247 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stdby max_value.vhd(22) " "VHDL Process Statement warning at max_value.vhd(22): signal \"stdby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stdby max_value.vhd(34) " "VHDL Process Statement warning at max_value.vhd(34): signal \"stdby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stdby max_value.vhd(52) " "VHDL Process Statement warning at max_value.vhd(52): signal \"stdby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maxV max_value.vhd(32) " "VHDL Process Statement warning at max_value.vhd(32): inferring latch(es) for signal or variable \"maxV\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp max_value.vhd(32) " "VHDL Process Statement warning at max_value.vhd(32): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620936713708 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] max_value.vhd(32) " "Inferred latch for \"temp\[3\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] max_value.vhd(32) " "Inferred latch for \"temp\[2\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] max_value.vhd(32) " "Inferred latch for \"temp\[1\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] max_value.vhd(32) " "Inferred latch for \"temp\[0\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[0\] max_value.vhd(32) " "Inferred latch for \"maxV\[0\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[1\] max_value.vhd(32) " "Inferred latch for \"maxV\[1\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[2\] max_value.vhd(32) " "Inferred latch for \"maxV\[2\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[3\] max_value.vhd(32) " "Inferred latch for \"maxV\[3\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[4\] max_value.vhd(32) " "Inferred latch for \"maxV\[4\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[5\] max_value.vhd(32) " "Inferred latch for \"maxV\[5\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[6\] max_value.vhd(32) " "Inferred latch for \"maxV\[6\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[7\] max_value.vhd(32) " "Inferred latch for \"maxV\[7\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[8\] max_value.vhd(32) " "Inferred latch for \"maxV\[8\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[9\] max_value.vhd(32) " "Inferred latch for \"maxV\[9\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[10\] max_value.vhd(32) " "Inferred latch for \"maxV\[10\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[11\] max_value.vhd(32) " "Inferred latch for \"maxV\[11\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[12\] max_value.vhd(32) " "Inferred latch for \"maxV\[12\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[13\] max_value.vhd(32) " "Inferred latch for \"maxV\[13\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[14\] max_value.vhd(32) " "Inferred latch for \"maxV\[14\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[15\] max_value.vhd(32) " "Inferred latch for \"maxV\[15\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[16\] max_value.vhd(32) " "Inferred latch for \"maxV\[16\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[17\] max_value.vhd(32) " "Inferred latch for \"maxV\[17\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[18\] max_value.vhd(32) " "Inferred latch for \"maxV\[18\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[19\] max_value.vhd(32) " "Inferred latch for \"maxV\[19\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[20\] max_value.vhd(32) " "Inferred latch for \"maxV\[20\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[21\] max_value.vhd(32) " "Inferred latch for \"maxV\[21\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[22\] max_value.vhd(32) " "Inferred latch for \"maxV\[22\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[23\] max_value.vhd(32) " "Inferred latch for \"maxV\[23\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[24\] max_value.vhd(32) " "Inferred latch for \"maxV\[24\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[25\] max_value.vhd(32) " "Inferred latch for \"maxV\[25\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[26\] max_value.vhd(32) " "Inferred latch for \"maxV\[26\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[27\] max_value.vhd(32) " "Inferred latch for \"maxV\[27\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[28\] max_value.vhd(32) " "Inferred latch for \"maxV\[28\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[29\] max_value.vhd(32) " "Inferred latch for \"maxV\[29\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[30\] max_value.vhd(32) " "Inferred latch for \"maxV\[30\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[31\] max_value.vhd(32) " "Inferred latch for \"maxV\[31\]\" at max_value.vhd(32)" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713724 "|LED_ON|max_value:fs2_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "afficheur max_value:fs2_value\|afficheur:fState A:structural " "Elaborating entity \"afficheur\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\|afficheur:fState\"" {  } { { "max_value.vhd" "fState" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable afficheur.vhd(16) " "VHDL Process Statement warning at afficheur.vhd(16): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultS afficheur.vhd(14) " "VHDL Process Statement warning at afficheur.vhd(14): inferring latch(es) for signal or variable \"resultS\", which holds its previous value in one or more paths through the process" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[0\] afficheur.vhd(14) " "Inferred latch for \"resultS\[0\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[1\] afficheur.vhd(14) " "Inferred latch for \"resultS\[1\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[2\] afficheur.vhd(14) " "Inferred latch for \"resultS\[2\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[3\] afficheur.vhd(14) " "Inferred latch for \"resultS\[3\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[4\] afficheur.vhd(14) " "Inferred latch for \"resultS\[4\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[5\] afficheur.vhd(14) " "Inferred latch for \"resultS\[5\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[6\] afficheur.vhd(14) " "Inferred latch for \"resultS\[6\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[7\] afficheur.vhd(14) " "Inferred latch for \"resultS\[7\]\" at afficheur.vhd(14)" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713755 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AffichageTemps AffichageTemps:fs3_Temps A:structural " "Elaborating entity \"AffichageTemps\" using architecture \"A:structural\" for hierarchy \"AffichageTemps:fs3_Temps\"" {  } { { "LED_ON.vhd" "fs3_Temps" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713802 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable1 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable1\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620936713802 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable2 AffichageTemps.vhd(15) " "VHDL Process Statement warning at AffichageTemps.vhd(15): inferring latch(es) for signal or variable \"enable2\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620936713802 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable2 AffichageTemps.vhd(15) " "Inferred latch for \"enable2\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713802 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable1 AffichageTemps.vhd(15) " "Inferred latch for \"enable1\" at AffichageTemps.vhd(15)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/AffichageTemps.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936713802 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debounce debounce:fs3_debounce A:structural " "Elaborating entity \"debounce\" using architecture \"A:structural\" for hierarchy \"debounce:fs3_debounce\"" {  } { { "LED_ON.vhd" "fs3_debounce" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 272 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936713833 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count Button.vhd(31) " "VHDL Process Statement warning at Button.vhd(31): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713833 "|LED_ON|debounce:fs3_debounce"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delay Button.vhd(32) " "VHDL Process Statement warning at Button.vhd(32): signal \"delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1620936713849 "|LED_ON|debounce:fs3_debounce"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "max_value:fs2_value\|afficheur:fState2\|resultS\[6\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState2\|resultS\[6\]\" is permanently disabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/afficheur.vhd" 14 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1620936714177 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Mod0\"" {  } { { "EtatFeu.vhd" "Mod0" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Div0\"" {  } { { "EtatFeu.vhd" "Div0" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "LED_ON.vhd" "Mult4" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "LED_ON.vhd" "Mult5" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "LED_ON.vhd" "Mult3" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 707 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "LED_ON.vhd" "Mult1" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 689 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "LED_ON.vhd" "Mult7" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult14\"" {  } { { "LED_ON.vhd" "Mult14" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 821 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1620936722114 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1620936722114 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Mod0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936722255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Mod0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936722255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936722255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936722255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936722255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936722255 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620936722255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_25o.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936722380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936722380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936722411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936722411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_ske.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936722630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936722630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936722833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936722833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936722974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936722974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Div0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936723036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Div0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723036 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/EtatFeu.vhd" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620936723036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_divide_fbo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/abs_divider_kbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/alt_u_div_she.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/lpm_abs_o99.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936723505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult4 " "Instantiated megafunction \"lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723505 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620936723505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_fgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936723661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723661 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 725 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620936723661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bgs " "Found entity 1: mult_bgs" {  } { { "db/mult_bgs.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/mult_bgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936723818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936723818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936723896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936723896 ""}  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620936723896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724083 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_7kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936724333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936724333 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/db/add_sub_5vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620936724536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936724536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult7\|altshift:external_latency_ffs lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 753 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936724568 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1620936726583 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1620936726583 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "max_value:fs2_value\|maxV\[4\] max_value:fs2_value\|maxV\[1\] " "Duplicate LATCH primitive \"max_value:fs2_value\|maxV\[4\]\" merged with LATCH primitive \"max_value:fs2_value\|maxV\[1\]\"" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1620936726614 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1620936726614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[2\] " "Latch max_value:fs2_value\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[1\] " "Latch max_value:fs2_value\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:fs3_debounce\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:fs3_debounce\|count\[0\]" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[3\] " "Latch max_value:fs2_value\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA debounce:fs3_debounce\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal debounce:fs3_debounce\|count\[0\]" {  } { { "Button.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/Button.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[0\] " "Latch max_value:fs2_value\|maxV\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[1\] " "Latch max_value:fs2_value\|maxV\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[3\] " "Latch max_value:fs2_value\|maxV\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[5\] " "Latch max_value:fs2_value\|maxV\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620936726646 ""}  } { { "max_value.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/max_value.vhd" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620936726646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[7\] VCC " "Pin \"segment\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment2\[7\] VCC " "Pin \"segment2\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment3\[7\] VCC " "Pin \"segment3\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment4\[7\] VCC " "Pin \"segment4\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment5\[7\] VCC " "Pin \"segment5\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[0\] GND " "Pin \"segment6\[0\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[1\] GND " "Pin \"segment6\[1\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[2\] GND " "Pin \"segment6\[2\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[3\] GND " "Pin \"segment6\[3\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[4\] GND " "Pin \"segment6\[4\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[5\] GND " "Pin \"segment6\[5\]\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[6\] VCC " "Pin \"segment6\[6\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment6\[7\] VCC " "Pin \"segment6\[7\]\" is stuck at VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|segment6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SER1 GND " "Pin \"SER1\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SER1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK1 GND " "Pin \"SCLK1\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SCLK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRCLK1 GND " "Pin \"SRCLK1\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SRCLK1"} { "Warning" "WMLS_MLS_STUCK_PIN" "SER2 GND " "Pin \"SER2\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SER2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SCLK2 GND " "Pin \"SCLK2\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SCLK2"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRCLK2 GND " "Pin \"SRCLK2\" is stuck at GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/VHDLING2/Desktop/VHDL-ING2/LED_ON.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620936732693 "|LED_ON|SRCLK2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620936732693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620936733146 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620936755068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620936755068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4037 " "Implemented 4037 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620936755646 ""} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Implemented 69 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620936755646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3956 " "Implemented 3956 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620936755646 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1620936755646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620936755646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 176 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620936755724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 22:12:35 2021 " "Processing ended: Thu May 13 22:12:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620936755724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:14 " "Elapsed time: 00:01:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620936755724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620936755724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620936755724 ""}
