// Seed: 3523319318
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  output wire id_1;
  wire id_4;
  bit  id_5;
  always @(posedge id_4 & id_2) begin : LABEL_0
    disable id_6;
    id_5 = #1 1'b0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output tri0 id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
