/*
 *  linux/include/asm-arm/arch-faraday/platform-a380/spec.h
 *
 *  Faraday Platform Specification  (Automatically generated by "autospec", do not edit)
 *
 *  Copyright (C) 2013 Faraday Corp. (http://www.faraday-tech.com)
 *
 *  Platform Hierarchy :
 *
 *    A380
 *     +- CPU_CA9MP  (0)
 *     +- ERAM_FTEMC030  (0)
 *     +- INTC_FTINTC030  (0)
 *     +- LCD_FTLCDC210  (0)
 *     +- DMAC_FTDMAC030  (0)
 *     +- DMAC_FTDMAC030  (1)
 *     +- RAM_FTDMAC030  (0)
 *     +- RAM_FTDMAC030  (1)
 *     +- RAM_FTDMAC030  (2)
 *     +- DDRC_FTDDR3030  (0)
 *     +- MCP_SCALER300  (0)
 *     +- MCP_VCAP300  (1)
 *     +- DMAC_FTDMAC020  (2)
 *     +- SDC_FTSDC021  (0)
 *     +- NAND_FTNANDC024  (0)
 *     +- AES_FTAES020  (0)
 *     +- USB_FOTG210  (0)
 *     +- USB_FOTG210  (1)
 *     +- SPI_FTSPI020  (0)
 *     +- MCP_FTMCP100  (2)
 *     +- MCP_FTMCP280  (3)
 *     +- MCP_FTMCP300  (4)
 *     +- GPIO_FTGPIO010  (0)
 *     +- IIC_FTIIC010  (0)
 *     +- IIC_FTIIC010  (1)
 *     +- UART_FTUART010  (0)
 *     +- UART_FTUART010  (1)
 *     +- UART_FTUART010  (2)
 *     +- SSP_FTSSP010  (0)
 *     +- SSP_FTSSP010  (1)
 *     +- SSP_FTSSP010  (2)
 *     +- SCU_FTSCU100  (0)
 *     +- TIMER_FTTMR010  (0)
 *     +- WDT_FTWDT010  (0)
 *     +- KBC_FTKBC010  (0)
 *     +- PMON_PMON010  (0)
 *     +- CCU_TMSENSOR  (0)
 *     +- ADC_WRAPPER  (0)
 *     +- DAC_WRAPPER  (0)
 *     +- SERDES_VSEMI  (0)
 *     +- SERDES_VSEMI  (1)
 *     +- SERDES_VSEMI  (2)
 */

#ifndef __A380_PLATFORM_SPECIFICATION__
#define __A380_PLATFORM_SPECIFICATION__

#define PLATFORM_NAME	"Faraday A380"

/*
 * Component counts
 */

/* CPU */
#define CPU_COUNT	1
#define CPU_CA9MP_COUNT	1
/* ERAM */
#define ERAM_COUNT	1
#define ERAM_FTEMC030_COUNT	1
/* INTC */
#define INTC_COUNT	1
#define INTC_FTINTC030_COUNT	1
/* LCD */
#define LCD_COUNT	1
#define LCD_FTLCDC210_COUNT	1
/* DMAC */
#define DMAC_COUNT	3
#define DMAC_FTDMAC030_COUNT	2
#define DMAC_FTDMAC020_COUNT	1
/* RAM */
#define RAM_COUNT	3
#define RAM_FTDMAC030_COUNT	3
/* DDRC */
#define DDRC_COUNT	1
#define DDRC_FTDDR3030_COUNT	1
/* MCP */
#define MCP_COUNT	5
#define MCP_SCALER300_COUNT	1
#define MCP_VCAP300_COUNT	1
#define MCP_FTMCP100_COUNT	1
#define MCP_FTMCP280_COUNT	1
#define MCP_FTMCP300_COUNT	1
/* SDC */
#define SDC_COUNT	1
#define SDC_FTSDC021_COUNT	1
/* NAND */
#define NAND_COUNT	1
#define NAND_FTNANDC024_COUNT	1
/* AES */
#define AES_COUNT	1
#define AES_FTAES020_COUNT	1
/* USB */
#define USB_COUNT	2
#define USB_FOTG210_COUNT	2
/* SPI */
#define SPI_COUNT	1
#define SPI_FTSPI020_COUNT	1
/* GPIO */
#define GPIO_COUNT	1
#define GPIO_FTGPIO010_COUNT	1
/* IIC */
#define IIC_COUNT	2
#define IIC_FTIIC010_COUNT	2
/* UART */
#define UART_COUNT	3
#define UART_FTUART010_COUNT	3
/* SSP */
#define SSP_COUNT	3
#define SSP_FTSSP010_COUNT	3
/* SCU */
#define SCU_COUNT	1
#define SCU_FTSCU100_COUNT	1
/* TIMER */
#define TIMER_COUNT	1
#define TIMER_FTTMR010_COUNT	1
/* WDT */
#define WDT_COUNT	1
#define WDT_FTWDT010_COUNT	1
/* KBC */
#define KBC_COUNT	1
#define KBC_FTKBC010_COUNT	1
/* PMON */
#define PMON_COUNT	1
#define PMON_PMON010_COUNT	1
/* CCU */
#define CCU_COUNT	1
#define CCU_TMSENSOR_COUNT	1
/* ADC */
#define ADC_COUNT	1
#define ADC_WRAPPER_COUNT	1
/* DAC */
#define DAC_COUNT	1
#define DAC_WRAPPER_COUNT	1
/* SERDES */
#define SERDES_COUNT	3
#define SERDES_VSEMI_COUNT	3

/*
 * Hierarchial Component IDs
 */


/*
 * Number of interrupts, including IRQ and FIQ
 */

#define PLATFORM_IRQ_TOTALCOUNT	108
#define PLATFORM_FIQ_TOTALCOUNT	64

#define PLATFORM_IRQ_BASE	0
#define PLATFORM_FIQ_BASE	64
#define PLATFORM_INTERRUPTS	128

/*
 * IRQ/FIQ trigger level and trigger mode
 */

#define PLATFORM_IRQ_TRIGGER_MODE	0x0000E000
#define PLATFORM_IRQ_TRIGGER_LEVEL	0xFFFFFFFFFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL	0xFFFFFFFFFFFFFFFF

/*
 * Interrupt numbers of Hierarchical Architecture
 */


/*
 * Interrrupt numbers
 */

/* LCD */
#define LCD_FTLCDC210_IRQ_COUNT	1
#define LCD_FTLCDC210_IRQ	35
#define LCD_FTLCDC210_0_IRQ	35

/* DMAC */
#define DMAC_FTDMAC030_IRQ_COUNT	3
#define DMAC_FTDMAC030_IRQ0	51
#define DMAC_FTDMAC030_0_IRQ0	51
#define DMAC_FTDMAC030_IRQ1	52
#define DMAC_FTDMAC030_0_IRQ1	52
#define DMAC_FTDMAC030_IRQ2	53
#define DMAC_FTDMAC030_0_IRQ2	53
#define DMAC_FTDMAC030_1_IRQ0	0
#define DMAC_FTDMAC030_1_IRQ1	0
#define DMAC_FTDMAC030_1_IRQ2	0
#define DMAC_FTDMAC020_IRQ_COUNT	1
#define DMAC_FTDMAC020_IRQ	54
#define DMAC_FTDMAC020_0_IRQ	54

/* MCP */
#define MCP_SCALER300_IRQ_COUNT	1
#define MCP_SCALER300_IRQ	40
#define MCP_SCALER300_0_IRQ	40
#define MCP_VCAP300_IRQ_COUNT	1
#define MCP_VCAP300_IRQ	41
#define MCP_VCAP300_0_IRQ	41
#define MCP_FTMCP100_IRQ_COUNT	1
#define MCP_FTMCP100_IRQ	42
#define MCP_FTMCP100_0_IRQ	42
#define MCP_FTMCP280_IRQ_COUNT	1
#define MCP_FTMCP280_IRQ	27
#define MCP_FTMCP280_0_IRQ	27
#define MCP_FTMCP300_IRQ_COUNT	1
#define MCP_FTMCP300_IRQ	28
#define MCP_FTMCP300_0_IRQ	28

/* SDC */
#define SDC_FTSDC021_IRQ_COUNT	1
#define SDC_FTSDC021_IRQ	26
#define SDC_FTSDC021_0_IRQ	26

/* NAND */
#define NAND_FTNANDC024_IRQ_COUNT	1
#define NAND_FTNANDC024_IRQ	23
#define NAND_FTNANDC024_0_IRQ	23

/* AES */
#define AES_FTAES020_IRQ_COUNT	1
#define AES_FTAES020_IRQ	25
#define AES_FTAES020_0_IRQ	25

/* USB */
#define USB_FOTG210_IRQ_COUNT	1
#define USB_FOTG210_IRQ	29
#define USB_FOTG210_0_IRQ	29
#define USB_FOTG210_1_IRQ	30

/* SPI */
#define SPI_FTSPI020_IRQ_COUNT	1
#define SPI_FTSPI020_IRQ	22
#define SPI_FTSPI020_0_IRQ	22

/* GPIO */
#define GPIO_FTGPIO010_IRQ_COUNT	1
#define GPIO_FTGPIO010_IRQ	16
#define GPIO_FTGPIO010_0_IRQ	16

/* IIC */
#define IIC_FTIIC010_IRQ_COUNT	1
#define IIC_FTIIC010_IRQ	17
#define IIC_FTIIC010_0_IRQ	17
#define IIC_FTIIC010_1_IRQ	18

/* UART */
#define UART_FTUART010_IRQ_COUNT	1
#define UART_FTUART010_IRQ	10
#define UART_FTUART010_0_IRQ	10
#define UART_FTUART010_1_IRQ	11
#define UART_FTUART010_2_IRQ	12

/* SSP */
#define SSP_FTSSP010_IRQ_COUNT	1
#define SSP_FTSSP010_IRQ	19
#define SSP_FTSSP010_0_IRQ	19
#define SSP_FTSSP010_1_IRQ	20
#define SSP_FTSSP010_2_IRQ	21

/* SCU */
#define SCU_FTSCU100_IRQ_COUNT	1
#define SCU_FTSCU100_IRQ	9
#define SCU_FTSCU100_0_IRQ	9

/* TIMER */
#define TIMER_FTTMR010_IRQ_COUNT	3
#define TIMER_FTTMR010_IRQ0	13
#define TIMER_FTTMR010_0_IRQ0	13
#define TIMER_FTTMR010_IRQ1	14
#define TIMER_FTTMR010_0_IRQ1	14
#define TIMER_FTTMR010_IRQ2	15
#define TIMER_FTTMR010_0_IRQ2	15

/* WDT */
#define WDT_FTWDT010_IRQ_COUNT	1
#define WDT_FTWDT010_IRQ	24
#define WDT_FTWDT010_0_IRQ	24

/* KBC */
#define KBC_FTKBC010_IRQ_COUNT	1
#define KBC_FTKBC010_IRQ	31
#define KBC_FTKBC010_0_IRQ	31

/* PMON */
#define PMON_PMON010_IRQ_COUNT	1
#define PMON_PMON010_IRQ	56
#define PMON_PMON010_0_IRQ	56

/* ADC */
#define ADC_WRAPPER_IRQ_COUNT	1
#define ADC_WRAPPER_IRQ	100
#define ADC_WRAPPER_0_IRQ	100

/* DAC */
#define DAC_WRAPPER_IRQ_COUNT	2
#define DAC_WRAPPER_IRQ0	95
#define DAC_WRAPPER_0_IRQ0	95
#define DAC_WRAPPER_IRQ1	96
#define DAC_WRAPPER_0_IRQ1	96

/*
 * Base addresses
 */

/* CPU */
#define CPU_MEM_PA_COUNT	1
#define CPU_MEM_PA_BASE	0x40000000
#define CPU_MEM_PA_LIMIT	0x7FFFFFFF
#define CPU_MEM_PA_SIZE	0x40000000
#define CPU_MEM_0_PA_BASE	0x40000000
#define CPU_MEM_0_PA_LIMIT	0x7FFFFFFF
#define CPU_MEM_0_PA_SIZE	0x40000000

/* ERAM */
#define ERAM_FTEMC030_PA_COUNT	1
#define ERAM_FTEMC030_PA_BASE	0x88000000
#define ERAM_FTEMC030_PA_LIMIT	0x880FFFFF
#define ERAM_FTEMC030_PA_SIZE	0x00100000
#define ERAM_FTEMC030_0_PA_BASE	0x88000000
#define ERAM_FTEMC030_0_PA_LIMIT	0x880FFFFF
#define ERAM_FTEMC030_0_PA_SIZE	0x00100000

/* INTC */
#define INTC_FTINTC030_PA_COUNT	1
#define INTC_FTINTC030_PA_BASE	0x96800000
#define INTC_FTINTC030_PA_LIMIT	0x968FFFFF
#define INTC_FTINTC030_PA_SIZE	0x00100000
#define INTC_FTINTC030_0_PA_BASE	0x96800000
#define INTC_FTINTC030_0_PA_LIMIT	0x968FFFFF
#define INTC_FTINTC030_0_PA_SIZE	0x00100000

/* LCD */
#define LCD_FTLCDC210_PA_COUNT	1
#define LCD_FTLCDC210_PA_BASE	0x92900000
#define LCD_FTLCDC210_PA_LIMIT	0x929FFFFF
#define LCD_FTLCDC210_PA_SIZE	0x00100000
#define LCD_FTLCDC210_0_PA_BASE	0x92900000
#define LCD_FTLCDC210_0_PA_LIMIT	0x929FFFFF
#define LCD_FTLCDC210_0_PA_SIZE	0x00100000

/* DMAC */
#define DMAC_FTDMAC030_PA_COUNT	1
#define DMAC_FTDMAC030_PA_BASE	0x92D00000
#define DMAC_FTDMAC030_PA_LIMIT	0x92DFFFFF
#define DMAC_FTDMAC030_PA_SIZE	0x00100000
#define DMAC_FTDMAC030_0_PA_BASE	0x92D00000
#define DMAC_FTDMAC030_0_PA_LIMIT	0x92DFFFFF
#define DMAC_FTDMAC030_0_PA_SIZE	0x00100000
#define DMAC_FTDMAC030_1_PA_BASE	0x92E00000
#define DMAC_FTDMAC030_1_PA_LIMIT	0x92EFFFFF
#define DMAC_FTDMAC030_1_PA_SIZE	0x00100000
#define DMAC_FTDMAC020_PA_COUNT	1
#define DMAC_FTDMAC020_PA_BASE	0xC0300000
#define DMAC_FTDMAC020_PA_LIMIT	0xC03FFFFF
#define DMAC_FTDMAC020_PA_SIZE	0x00100000
#define DMAC_FTDMAC020_0_PA_BASE	0xC0300000
#define DMAC_FTDMAC020_0_PA_LIMIT	0xC03FFFFF
#define DMAC_FTDMAC020_0_PA_SIZE	0x00100000

/* RAM */
#define RAM_FTDMAC030_PA_COUNT	1
#define RAM_FTDMAC030_PA_BASE	0x96000000
#define RAM_FTDMAC030_PA_LIMIT	0x967FFFFF
#define RAM_FTDMAC030_PA_SIZE	0x00800000
#define RAM_FTDMAC030_0_PA_BASE	0x96000000
#define RAM_FTDMAC030_0_PA_LIMIT	0x967FFFFF
#define RAM_FTDMAC030_0_PA_SIZE	0x00800000
#define RAM_FTDMAC030_1_PA_BASE	0x00000000
#define RAM_FTDMAC030_1_PA_LIMIT	0x0000FFFF
#define RAM_FTDMAC030_1_PA_SIZE	0x00010000
#define RAM_FTDMAC030_2_PA_BASE	0xF8000000
#define RAM_FTDMAC030_2_PA_LIMIT	0xF800FFFF
#define RAM_FTDMAC030_2_PA_SIZE	0x00010000

/* DDRC */
#define DDRC_FTDDR3030_PA_COUNT	1
#define DDRC_FTDDR3030_PA_BASE	0x92F00000
#define DDRC_FTDDR3030_PA_LIMIT	0x92FFFFFF
#define DDRC_FTDDR3030_PA_SIZE	0x00100000
#define DDRC_FTDDR3030_0_PA_BASE	0x92F00000
#define DDRC_FTDDR3030_0_PA_LIMIT	0x92FFFFFF
#define DDRC_FTDDR3030_0_PA_SIZE	0x00100000

/* MCP */
#define MCP_SCALER300_PA_COUNT	1
#define MCP_SCALER300_PA_BASE	0x98000000
#define MCP_SCALER300_PA_LIMIT	0x980FFFFF
#define MCP_SCALER300_PA_SIZE	0x00100000
#define MCP_SCALER300_0_PA_BASE	0x98000000
#define MCP_SCALER300_0_PA_LIMIT	0x980FFFFF
#define MCP_SCALER300_0_PA_SIZE	0x00100000
#define MCP_VCAP300_PA_COUNT	1
#define MCP_VCAP300_PA_BASE	0x98100000
#define MCP_VCAP300_PA_LIMIT	0x981FFFFF
#define MCP_VCAP300_PA_SIZE	0x00100000
#define MCP_VCAP300_0_PA_BASE	0x98100000
#define MCP_VCAP300_0_PA_LIMIT	0x981FFFFF
#define MCP_VCAP300_0_PA_SIZE	0x00100000
#define MCP_FTMCP100_PA_COUNT	1
#define MCP_FTMCP100_PA_BASE	0xC0B00000
#define MCP_FTMCP100_PA_LIMIT	0xC0BFFFFF
#define MCP_FTMCP100_PA_SIZE	0x00100000
#define MCP_FTMCP100_0_PA_BASE	0xC0B00000
#define MCP_FTMCP100_0_PA_LIMIT	0xC0BFFFFF
#define MCP_FTMCP100_0_PA_SIZE	0x00100000
#define MCP_FTMCP280_PA_COUNT	1
#define MCP_FTMCP280_PA_BASE	0xC0D00000
#define MCP_FTMCP280_PA_LIMIT	0xC0DFFFFF
#define MCP_FTMCP280_PA_SIZE	0x00100000
#define MCP_FTMCP280_0_PA_BASE	0xC0D00000
#define MCP_FTMCP280_0_PA_LIMIT	0xC0DFFFFF
#define MCP_FTMCP280_0_PA_SIZE	0x00100000
#define MCP_FTMCP300_PA_COUNT	1
#define MCP_FTMCP300_PA_BASE	0xC0E00000
#define MCP_FTMCP300_PA_LIMIT	0xC0EFFFFF
#define MCP_FTMCP300_PA_SIZE	0x00100000
#define MCP_FTMCP300_0_PA_BASE	0xC0E00000
#define MCP_FTMCP300_0_PA_LIMIT	0xC0EFFFFF
#define MCP_FTMCP300_0_PA_SIZE	0x00100000

/* SDC */
#define SDC_FTSDC021_PA_COUNT	1
#define SDC_FTSDC021_PA_BASE	0xC0400000
#define SDC_FTSDC021_PA_LIMIT	0xC04FFFFF
#define SDC_FTSDC021_PA_SIZE	0x00100000
#define SDC_FTSDC021_0_PA_BASE	0xC0400000
#define SDC_FTSDC021_0_PA_LIMIT	0xC04FFFFF
#define SDC_FTSDC021_0_PA_SIZE	0x00100000

/* NAND */
#define NAND_FTNANDC024_PA_COUNT	1
#define NAND_FTNANDC024_PA_BASE	0xC0600000
#define NAND_FTNANDC024_PA_LIMIT	0xC06FFFFF
#define NAND_FTNANDC024_PA_SIZE	0x00100000
#define NAND_FTNANDC024_0_PA_BASE	0xC0600000
#define NAND_FTNANDC024_0_PA_LIMIT	0xC06FFFFF
#define NAND_FTNANDC024_0_PA_SIZE	0x00100000

/* AES */
#define AES_FTAES020_PA_COUNT	1
#define AES_FTAES020_PA_BASE	0xC0700000
#define AES_FTAES020_PA_LIMIT	0xC07FFFFF
#define AES_FTAES020_PA_SIZE	0x00100000
#define AES_FTAES020_0_PA_BASE	0xC0700000
#define AES_FTAES020_0_PA_LIMIT	0xC07FFFFF
#define AES_FTAES020_0_PA_SIZE	0x00100000

/* USB */
#define USB_FOTG210_PA_COUNT	1
#define USB_FOTG210_PA_BASE	0xC0800000
#define USB_FOTG210_PA_LIMIT	0xC08FFFFF
#define USB_FOTG210_PA_SIZE	0x00100000
#define USB_FOTG210_0_PA_BASE	0xC0800000
#define USB_FOTG210_0_PA_LIMIT	0xC08FFFFF
#define USB_FOTG210_0_PA_SIZE	0x00100000
#define USB_FOTG210_1_PA_BASE	0xC0900000
#define USB_FOTG210_1_PA_LIMIT	0xC09FFFFF
#define USB_FOTG210_1_PA_SIZE	0x00100000

/* SPI */
#define SPI_FTSPI020_PA_COUNT	1
#define SPI_FTSPI020_PA_BASE	0xC0A00000
#define SPI_FTSPI020_PA_LIMIT	0xC0AFFFFF
#define SPI_FTSPI020_PA_SIZE	0x00100000
#define SPI_FTSPI020_0_PA_BASE	0xC0A00000
#define SPI_FTSPI020_0_PA_LIMIT	0xC0AFFFFF
#define SPI_FTSPI020_0_PA_SIZE	0x00100000

/* GPIO */
#define GPIO_FTGPIO010_PA_COUNT	1
#define GPIO_FTGPIO010_PA_BASE	0x90100000
#define GPIO_FTGPIO010_PA_LIMIT	0x901FFFFF
#define GPIO_FTGPIO010_PA_SIZE	0x00100000
#define GPIO_FTGPIO010_0_PA_BASE	0x90100000
#define GPIO_FTGPIO010_0_PA_LIMIT	0x901FFFFF
#define GPIO_FTGPIO010_0_PA_SIZE	0x00100000

/* IIC */
#define IIC_FTIIC010_PA_COUNT	1
#define IIC_FTIIC010_PA_BASE	0x90200000
#define IIC_FTIIC010_PA_LIMIT	0x902FFFFF
#define IIC_FTIIC010_PA_SIZE	0x00100000
#define IIC_FTIIC010_0_PA_BASE	0x90200000
#define IIC_FTIIC010_0_PA_LIMIT	0x902FFFFF
#define IIC_FTIIC010_0_PA_SIZE	0x00100000
#define IIC_FTIIC010_1_PA_BASE	0x90300000
#define IIC_FTIIC010_1_PA_LIMIT	0x903FFFFF
#define IIC_FTIIC010_1_PA_SIZE	0x00100000

/* UART */
#define UART_FTUART010_PA_COUNT	1
#define UART_FTUART010_PA_BASE	0x90400000
#define UART_FTUART010_PA_LIMIT	0x904FFFFF
#define UART_FTUART010_PA_SIZE	0x00100000
#define UART_FTUART010_0_PA_BASE	0x90400000
#define UART_FTUART010_0_PA_LIMIT	0x904FFFFF
#define UART_FTUART010_0_PA_SIZE	0x00100000
#define UART_FTUART010_1_PA_BASE	0x90500000
#define UART_FTUART010_1_PA_LIMIT	0x905FFFFF
#define UART_FTUART010_1_PA_SIZE	0x00100000
#define UART_FTUART010_2_PA_BASE	0x90600000
#define UART_FTUART010_2_PA_LIMIT	0x906FFFFF
#define UART_FTUART010_2_PA_SIZE	0x00100000

/* SSP */
#define SSP_FTSSP010_PA_COUNT	1
#define SSP_FTSSP010_PA_BASE	0x90700000
#define SSP_FTSSP010_PA_LIMIT	0x907FFFFF
#define SSP_FTSSP010_PA_SIZE	0x00100000
#define SSP_FTSSP010_0_PA_BASE	0x90700000
#define SSP_FTSSP010_0_PA_LIMIT	0x907FFFFF
#define SSP_FTSSP010_0_PA_SIZE	0x00100000
#define SSP_FTSSP010_1_PA_BASE	0x90800000
#define SSP_FTSSP010_1_PA_LIMIT	0x908FFFFF
#define SSP_FTSSP010_1_PA_SIZE	0x00100000
#define SSP_FTSSP010_2_PA_BASE	0x90900000
#define SSP_FTSSP010_2_PA_LIMIT	0x909FFFFF
#define SSP_FTSSP010_2_PA_SIZE	0x00100000

/* SCU */
#define SCU_FTSCU100_PA_COUNT	1
#define SCU_FTSCU100_PA_BASE	0x90A00000
#define SCU_FTSCU100_PA_LIMIT	0x90AFFFFF
#define SCU_FTSCU100_PA_SIZE	0x00100000
#define SCU_FTSCU100_0_PA_BASE	0x90A00000
#define SCU_FTSCU100_0_PA_LIMIT	0x90AFFFFF
#define SCU_FTSCU100_0_PA_SIZE	0x00100000

/* TIMER */
#define TIMER_FTTMR010_PA_COUNT	1
#define TIMER_FTTMR010_PA_BASE	0x90B00000
#define TIMER_FTTMR010_PA_LIMIT	0x90BFFFFF
#define TIMER_FTTMR010_PA_SIZE	0x00100000
#define TIMER_FTTMR010_0_PA_BASE	0x90B00000
#define TIMER_FTTMR010_0_PA_LIMIT	0x90BFFFFF
#define TIMER_FTTMR010_0_PA_SIZE	0x00100000

/* WDT */
#define WDT_FTWDT010_PA_COUNT	1
#define WDT_FTWDT010_PA_BASE	0x90C00000
#define WDT_FTWDT010_PA_LIMIT	0x90CFFFFF
#define WDT_FTWDT010_PA_SIZE	0x00100000
#define WDT_FTWDT010_0_PA_BASE	0x90C00000
#define WDT_FTWDT010_0_PA_LIMIT	0x90CFFFFF
#define WDT_FTWDT010_0_PA_SIZE	0x00100000

/* KBC */
#define KBC_FTKBC010_PA_COUNT	1
#define KBC_FTKBC010_PA_BASE	0x90D00000
#define KBC_FTKBC010_PA_LIMIT	0x90DFFFFF
#define KBC_FTKBC010_PA_SIZE	0x00100000
#define KBC_FTKBC010_0_PA_BASE	0x90D00000
#define KBC_FTKBC010_0_PA_LIMIT	0x90DFFFFF
#define KBC_FTKBC010_0_PA_SIZE	0x00100000

/* PMON */
#define PMON_PMON010_PA_COUNT	1
#define PMON_PMON010_PA_BASE	0x91100000
#define PMON_PMON010_PA_LIMIT	0x911FFFFF
#define PMON_PMON010_PA_SIZE	0x00100000
#define PMON_PMON010_0_PA_BASE	0x91100000
#define PMON_PMON010_0_PA_LIMIT	0x911FFFFF
#define PMON_PMON010_0_PA_SIZE	0x00100000

/* CCU */
#define CCU_TMSENSOR_PA_COUNT	1
#define CCU_TMSENSOR_PA_BASE	0x91400000
#define CCU_TMSENSOR_PA_LIMIT	0x914FFFFF
#define CCU_TMSENSOR_PA_SIZE	0x00100000
#define CCU_TMSENSOR_0_PA_BASE	0x91400000
#define CCU_TMSENSOR_0_PA_LIMIT	0x914FFFFF
#define CCU_TMSENSOR_0_PA_SIZE	0x00100000

/* ADC */
#define ADC_WRAPPER_PA_COUNT	1
#define ADC_WRAPPER_PA_BASE	0x93400000
#define ADC_WRAPPER_PA_LIMIT	0x934FFFFF
#define ADC_WRAPPER_PA_SIZE	0x00100000
#define ADC_WRAPPER_0_PA_BASE	0x93400000
#define ADC_WRAPPER_0_PA_LIMIT	0x934FFFFF
#define ADC_WRAPPER_0_PA_SIZE	0x00100000

/* DAC */
#define DAC_WRAPPER_PA_COUNT	1
#define DAC_WRAPPER_PA_BASE	0x93500000
#define DAC_WRAPPER_PA_LIMIT	0x935FFFFF
#define DAC_WRAPPER_PA_SIZE	0x00100000
#define DAC_WRAPPER_0_PA_BASE	0x93500000
#define DAC_WRAPPER_0_PA_LIMIT	0x935FFFFF
#define DAC_WRAPPER_0_PA_SIZE	0x00100000

/* SERDES */
#define SERDES_VSEMI_PA_COUNT	1
#define SERDES_VSEMI_PA_BASE	0x92600000
#define SERDES_VSEMI_PA_LIMIT	0x926FFFFF
#define SERDES_VSEMI_PA_SIZE	0x00100000
#define SERDES_VSEMI_0_PA_BASE	0x92600000
#define SERDES_VSEMI_0_PA_LIMIT	0x926FFFFF
#define SERDES_VSEMI_0_PA_SIZE	0x00100000
#define SERDES_VSEMI_1_PA_BASE	0x92700000
#define SERDES_VSEMI_1_PA_LIMIT	0x927FFFFF
#define SERDES_VSEMI_1_PA_SIZE	0x00100000
#define SERDES_VSEMI_2_PA_BASE	0x92800000
#define SERDES_VSEMI_2_PA_LIMIT	0x928FFFFF
#define SERDES_VSEMI_2_PA_SIZE	0x00100000

/*
 * C definitions
 */
#ifndef __ASSEMBLER__

//SoFia: #include <linux/linkage.h>

//SoFia: typedef asmlinkage unsigned interrupt_dispatch_function(unsigned);

/*
 * Interrrupt numbers
 */

/* LCD */
extern const unsigned char LCD_FTLCDC210_irq[LCD_FTLCDC210_COUNT];
/* DMAC */
extern const unsigned char DMAC_FTDMAC030_irq[DMAC_FTDMAC030_COUNT][DMAC_FTDMAC030_IRQ_COUNT];
extern const unsigned char DMAC_FTDMAC020_irq[DMAC_FTDMAC020_COUNT];
/* MCP */
extern const unsigned char MCP_SCALER300_irq[MCP_SCALER300_COUNT];
extern const unsigned char MCP_VCAP300_irq[MCP_VCAP300_COUNT];
extern const unsigned char MCP_FTMCP100_irq[MCP_FTMCP100_COUNT];
extern const unsigned char MCP_FTMCP280_irq[MCP_FTMCP280_COUNT];
extern const unsigned char MCP_FTMCP300_irq[MCP_FTMCP300_COUNT];
/* SDC */
extern const unsigned char SDC_FTSDC021_irq[SDC_FTSDC021_COUNT];
/* NAND */
extern const unsigned char NAND_FTNANDC024_irq[NAND_FTNANDC024_COUNT];
/* AES */
extern const unsigned char AES_FTAES020_irq[AES_FTAES020_COUNT];
/* USB */
extern const unsigned char USB_FOTG210_irq[USB_FOTG210_COUNT];
/* SPI */
extern const unsigned char SPI_FTSPI020_irq[SPI_FTSPI020_COUNT];
/* GPIO */
extern const unsigned char GPIO_FTGPIO010_irq[GPIO_FTGPIO010_COUNT];
/* IIC */
extern const unsigned char IIC_FTIIC010_irq[IIC_FTIIC010_COUNT];
/* UART */
extern const unsigned char UART_FTUART010_irq[UART_FTUART010_COUNT];
/* SSP */
extern const unsigned char SSP_FTSSP010_irq[SSP_FTSSP010_COUNT];
/* SCU */
extern const unsigned char SCU_FTSCU100_irq[SCU_FTSCU100_COUNT];
/* TIMER */
extern const unsigned char TIMER_FTTMR010_irq[TIMER_FTTMR010_COUNT][TIMER_FTTMR010_IRQ_COUNT];
/* WDT */
extern const unsigned char WDT_FTWDT010_irq[WDT_FTWDT010_COUNT];
/* KBC */
extern const unsigned char KBC_FTKBC010_irq[KBC_FTKBC010_COUNT];
/* PMON */
extern const unsigned char PMON_PMON010_irq[PMON_PMON010_COUNT];
/* ADC */
extern const unsigned char ADC_WRAPPER_irq[ADC_WRAPPER_COUNT];
/* DAC */
extern const unsigned char DAC_WRAPPER_irq[DAC_WRAPPER_COUNT][DAC_WRAPPER_IRQ_COUNT];

/*
 * Base addresses
 */

/* CPU */
extern const unsigned CPU_MEM_pa_base[CPU_MEM_PA_COUNT];
extern const unsigned CPU_MEM_pa_limit[CPU_MEM_PA_COUNT];
extern const unsigned CPU_MEM_pa_size[CPU_MEM_PA_COUNT];
/* ERAM */
extern const unsigned ERAM_FTEMC030_pa_base[ERAM_FTEMC030_COUNT];
extern const unsigned ERAM_FTEMC030_pa_limit[ERAM_FTEMC030_COUNT];
extern const unsigned ERAM_FTEMC030_pa_size[ERAM_FTEMC030_COUNT];
/* INTC */
extern const unsigned INTC_FTINTC030_pa_base[INTC_FTINTC030_COUNT];
extern const unsigned INTC_FTINTC030_pa_limit[INTC_FTINTC030_COUNT];
extern const unsigned INTC_FTINTC030_pa_size[INTC_FTINTC030_COUNT];
/* LCD */
extern const unsigned LCD_FTLCDC210_pa_base[LCD_FTLCDC210_COUNT];
extern const unsigned LCD_FTLCDC210_pa_limit[LCD_FTLCDC210_COUNT];
extern const unsigned LCD_FTLCDC210_pa_size[LCD_FTLCDC210_COUNT];
/* DMAC */
extern const unsigned DMAC_FTDMAC030_pa_base[DMAC_FTDMAC030_COUNT];
extern const unsigned DMAC_FTDMAC030_pa_limit[DMAC_FTDMAC030_COUNT];
extern const unsigned DMAC_FTDMAC030_pa_size[DMAC_FTDMAC030_COUNT];
extern const unsigned DMAC_FTDMAC020_pa_base[DMAC_FTDMAC020_COUNT];
extern const unsigned DMAC_FTDMAC020_pa_limit[DMAC_FTDMAC020_COUNT];
extern const unsigned DMAC_FTDMAC020_pa_size[DMAC_FTDMAC020_COUNT];
/* RAM */
extern const unsigned RAM_FTDMAC030_pa_base[RAM_FTDMAC030_COUNT];
extern const unsigned RAM_FTDMAC030_pa_limit[RAM_FTDMAC030_COUNT];
extern const unsigned RAM_FTDMAC030_pa_size[RAM_FTDMAC030_COUNT];
/* DDRC */
extern const unsigned DDRC_FTDDR3030_pa_base[DDRC_FTDDR3030_COUNT];
extern const unsigned DDRC_FTDDR3030_pa_limit[DDRC_FTDDR3030_COUNT];
extern const unsigned DDRC_FTDDR3030_pa_size[DDRC_FTDDR3030_COUNT];
/* MCP */
extern const unsigned MCP_SCALER300_pa_base[MCP_SCALER300_COUNT];
extern const unsigned MCP_SCALER300_pa_limit[MCP_SCALER300_COUNT];
extern const unsigned MCP_SCALER300_pa_size[MCP_SCALER300_COUNT];
extern const unsigned MCP_VCAP300_pa_base[MCP_VCAP300_COUNT];
extern const unsigned MCP_VCAP300_pa_limit[MCP_VCAP300_COUNT];
extern const unsigned MCP_VCAP300_pa_size[MCP_VCAP300_COUNT];
extern const unsigned MCP_FTMCP100_pa_base[MCP_FTMCP100_COUNT];
extern const unsigned MCP_FTMCP100_pa_limit[MCP_FTMCP100_COUNT];
extern const unsigned MCP_FTMCP100_pa_size[MCP_FTMCP100_COUNT];
extern const unsigned MCP_FTMCP280_pa_base[MCP_FTMCP280_COUNT];
extern const unsigned MCP_FTMCP280_pa_limit[MCP_FTMCP280_COUNT];
extern const unsigned MCP_FTMCP280_pa_size[MCP_FTMCP280_COUNT];
extern const unsigned MCP_FTMCP300_pa_base[MCP_FTMCP300_COUNT];
extern const unsigned MCP_FTMCP300_pa_limit[MCP_FTMCP300_COUNT];
extern const unsigned MCP_FTMCP300_pa_size[MCP_FTMCP300_COUNT];
/* SDC */
extern const unsigned SDC_FTSDC021_pa_base[SDC_FTSDC021_COUNT];
extern const unsigned SDC_FTSDC021_pa_limit[SDC_FTSDC021_COUNT];
extern const unsigned SDC_FTSDC021_pa_size[SDC_FTSDC021_COUNT];
/* NAND */
extern const unsigned NAND_FTNANDC024_pa_base[NAND_FTNANDC024_COUNT];
extern const unsigned NAND_FTNANDC024_pa_limit[NAND_FTNANDC024_COUNT];
extern const unsigned NAND_FTNANDC024_pa_size[NAND_FTNANDC024_COUNT];
/* AES */
extern const unsigned AES_FTAES020_pa_base[AES_FTAES020_COUNT];
extern const unsigned AES_FTAES020_pa_limit[AES_FTAES020_COUNT];
extern const unsigned AES_FTAES020_pa_size[AES_FTAES020_COUNT];
/* USB */
extern const unsigned USB_FOTG210_pa_base[USB_FOTG210_COUNT];
extern const unsigned USB_FOTG210_pa_limit[USB_FOTG210_COUNT];
extern const unsigned USB_FOTG210_pa_size[USB_FOTG210_COUNT];
/* SPI */
extern const unsigned SPI_FTSPI020_pa_base[SPI_FTSPI020_COUNT];
extern const unsigned SPI_FTSPI020_pa_limit[SPI_FTSPI020_COUNT];
extern const unsigned SPI_FTSPI020_pa_size[SPI_FTSPI020_COUNT];
/* GPIO */
extern const unsigned GPIO_FTGPIO010_pa_base[GPIO_FTGPIO010_COUNT];
extern const unsigned GPIO_FTGPIO010_pa_limit[GPIO_FTGPIO010_COUNT];
extern const unsigned GPIO_FTGPIO010_pa_size[GPIO_FTGPIO010_COUNT];
/* IIC */
extern const unsigned IIC_FTIIC010_pa_base[IIC_FTIIC010_COUNT];
extern const unsigned IIC_FTIIC010_pa_limit[IIC_FTIIC010_COUNT];
extern const unsigned IIC_FTIIC010_pa_size[IIC_FTIIC010_COUNT];
/* UART */
extern const unsigned UART_FTUART010_pa_base[UART_FTUART010_COUNT];
extern const unsigned UART_FTUART010_pa_limit[UART_FTUART010_COUNT];
extern const unsigned UART_FTUART010_pa_size[UART_FTUART010_COUNT];
/* SSP */
extern const unsigned SSP_FTSSP010_pa_base[SSP_FTSSP010_COUNT];
extern const unsigned SSP_FTSSP010_pa_limit[SSP_FTSSP010_COUNT];
extern const unsigned SSP_FTSSP010_pa_size[SSP_FTSSP010_COUNT];
/* SCU */
extern const unsigned SCU_FTSCU100_pa_base[SCU_FTSCU100_COUNT];
extern const unsigned SCU_FTSCU100_pa_limit[SCU_FTSCU100_COUNT];
extern const unsigned SCU_FTSCU100_pa_size[SCU_FTSCU100_COUNT];
/* TIMER */
extern const unsigned TIMER_FTTMR010_pa_base[TIMER_FTTMR010_COUNT];
extern const unsigned TIMER_FTTMR010_pa_limit[TIMER_FTTMR010_COUNT];
extern const unsigned TIMER_FTTMR010_pa_size[TIMER_FTTMR010_COUNT];
/* WDT */
extern const unsigned WDT_FTWDT010_pa_base[WDT_FTWDT010_COUNT];
extern const unsigned WDT_FTWDT010_pa_limit[WDT_FTWDT010_COUNT];
extern const unsigned WDT_FTWDT010_pa_size[WDT_FTWDT010_COUNT];
/* KBC */
extern const unsigned KBC_FTKBC010_pa_base[KBC_FTKBC010_COUNT];
extern const unsigned KBC_FTKBC010_pa_limit[KBC_FTKBC010_COUNT];
extern const unsigned KBC_FTKBC010_pa_size[KBC_FTKBC010_COUNT];
/* PMON */
extern const unsigned PMON_PMON010_pa_base[PMON_PMON010_COUNT];
extern const unsigned PMON_PMON010_pa_limit[PMON_PMON010_COUNT];
extern const unsigned PMON_PMON010_pa_size[PMON_PMON010_COUNT];
/* CCU */
extern const unsigned CCU_TMSENSOR_pa_base[CCU_TMSENSOR_COUNT];
extern const unsigned CCU_TMSENSOR_pa_limit[CCU_TMSENSOR_COUNT];
extern const unsigned CCU_TMSENSOR_pa_size[CCU_TMSENSOR_COUNT];
/* ADC */
extern const unsigned ADC_WRAPPER_pa_base[ADC_WRAPPER_COUNT];
extern const unsigned ADC_WRAPPER_pa_limit[ADC_WRAPPER_COUNT];
extern const unsigned ADC_WRAPPER_pa_size[ADC_WRAPPER_COUNT];
/* DAC */
extern const unsigned DAC_WRAPPER_pa_base[DAC_WRAPPER_COUNT];
extern const unsigned DAC_WRAPPER_pa_limit[DAC_WRAPPER_COUNT];
extern const unsigned DAC_WRAPPER_pa_size[DAC_WRAPPER_COUNT];
/* SERDES */
extern const unsigned SERDES_VSEMI_pa_base[SERDES_VSEMI_COUNT];
extern const unsigned SERDES_VSEMI_pa_limit[SERDES_VSEMI_COUNT];
extern const unsigned SERDES_VSEMI_pa_size[SERDES_VSEMI_COUNT];

/* IO mapping */
#define PLATFORM_IO_DESC_NR 0
struct map_desc;
//SoFia: extern const struct map_desc platform_io_desc[PLATFORM_IO_DESC_NR];

#endif /* ifndef __ASSEMBLER__ */

#endif /* __A380_PLATFORM_SPECIFICATION__ */

