Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Dec  4 16:33:29 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   43          
DPIR-1     Warning           Asynchronous driver check     20          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (27)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: camera_pixel_clock (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: camera_top/cam/camCapture/pixel_valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.365        0.000                      0                 6475        0.106        0.000                      0                 6475        2.357        0.000                       0                  2030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clkin                 {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 4.000}        8.000           125.000         
  clk_out2_clk_wiz_1  {0.000 20.000}       40.000          25.000          
  clk_out3_clk_wiz_1  {0.000 2.857}        5.714           175.000         
  clk_out4_clk_wiz_1  {0.000 5.143}        10.286          97.222          
  clkfbout_clk_wiz_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                    10  
  clk_out2_clk_wiz_1       19.138        0.000                      0                 5713        0.106        0.000                      0                 5713       19.020        0.000                       0                  1881  
  clk_out3_clk_wiz_1        0.365        0.000                      0                  186        0.269        0.000                      0                  186        2.357        0.000                       0                    96  
  clk_out4_clk_wiz_1        2.278        0.000                      0                  576        0.231        0.000                      0                  576        4.643        0.000                       0                    39  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out2_clk_wiz_1                      
(none)              clk_out3_clk_wiz_1                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk_out2_clk_wiz_1  
(none)                                  clk_out3_clk_wiz_1  
(none)                                  clk_out4_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkin
  To Clock:  clkin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       19.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.138ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[98][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.630ns  (logic 5.454ns (26.437%)  route 15.176ns (73.563%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT3 (Prop_lut3_I0_O)        0.124    16.754 r  target/rowreg[0][6]_i_1/O
                         net (fo=170, routed)         2.917    19.671    target/p_1_in[6]
    SLICE_X29Y29         FDRE                                         r  target/rowreg_reg[98][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.436    38.425    target/clk_out2
    SLICE_X29Y29         FDRE                                         r  target/rowreg_reg[98][6]/C
                         clock pessimism              0.562    38.987    
                         clock uncertainty           -0.097    38.890    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)       -0.081    38.809    target/rowreg_reg[98][6]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                         -19.671    
  -------------------------------------------------------------------
                         slack                                 19.138    

Slack (MET) :             19.159ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[103][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.322ns  (logic 5.482ns (26.975%)  route 14.840ns (73.025%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 38.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.581    19.363    target/p_1_in[7]
    SLICE_X36Y27         FDRE                                         r  target/rowreg_reg[103][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.431    38.420    target/clk_out2
    SLICE_X36Y27         FDRE                                         r  target/rowreg_reg[103][7]/C
                         clock pessimism              0.490    38.910    
                         clock uncertainty           -0.097    38.813    
    SLICE_X36Y27         FDRE (Setup_fdre_C_D)       -0.291    38.522    target/rowreg_reg[103][7]
  -------------------------------------------------------------------
                         required time                         38.522    
                         arrival time                         -19.363    
  -------------------------------------------------------------------
                         slack                                 19.159    

Slack (MET) :             19.181ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[106][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.372ns  (logic 5.482ns (26.910%)  route 14.890ns (73.090%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 38.419 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.630    19.412    target/p_1_in[7]
    SLICE_X35Y27         FDRE                                         r  target/rowreg_reg[106][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.430    38.419    target/clk_out2
    SLICE_X35Y27         FDRE                                         r  target/rowreg_reg[106][7]/C
                         clock pessimism              0.562    38.981    
                         clock uncertainty           -0.097    38.884    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.291    38.593    target/rowreg_reg[106][7]
  -------------------------------------------------------------------
                         required time                         38.593    
                         arrival time                         -19.412    
  -------------------------------------------------------------------
                         slack                                 19.181    

Slack (MET) :             19.187ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[99][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.582ns  (logic 5.454ns (26.499%)  route 15.128ns (73.501%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 38.425 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT3 (Prop_lut3_I0_O)        0.124    16.754 r  target/rowreg[0][6]_i_1/O
                         net (fo=170, routed)         2.868    19.622    target/p_1_in[6]
    SLICE_X28Y29         FDRE                                         r  target/rowreg_reg[99][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.436    38.425    target/clk_out2
    SLICE_X28Y29         FDRE                                         r  target/rowreg_reg[99][6]/C
                         clock pessimism              0.562    38.987    
                         clock uncertainty           -0.097    38.890    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.081    38.809    target/rowreg_reg[99][6]
  -------------------------------------------------------------------
                         required time                         38.809    
                         arrival time                         -19.622    
  -------------------------------------------------------------------
                         slack                                 19.187    

Slack (MET) :             19.189ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[96][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.388ns  (logic 5.482ns (26.888%)  route 14.906ns (73.112%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 38.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.647    19.429    target/p_1_in[7]
    SLICE_X32Y27         FDRE                                         r  target/rowreg_reg[96][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.431    38.420    target/clk_out2
    SLICE_X32Y27         FDRE                                         r  target/rowreg_reg[96][7]/C
                         clock pessimism              0.562    38.982    
                         clock uncertainty           -0.097    38.885    
    SLICE_X32Y27         FDRE (Setup_fdre_C_D)       -0.267    38.618    target/rowreg_reg[96][7]
  -------------------------------------------------------------------
                         required time                         38.618    
                         arrival time                         -19.429    
  -------------------------------------------------------------------
                         slack                                 19.189    

Slack (MET) :             19.218ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[100][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.358ns  (logic 5.482ns (26.928%)  route 14.876ns (73.072%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 38.421 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.617    19.399    target/p_1_in[7]
    SLICE_X34Y28         FDRE                                         r  target/rowreg_reg[100][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.432    38.421    target/clk_out2
    SLICE_X34Y28         FDRE                                         r  target/rowreg_reg[100][7]/C
                         clock pessimism              0.562    38.983    
                         clock uncertainty           -0.097    38.886    
    SLICE_X34Y28         FDRE (Setup_fdre_C_D)       -0.269    38.617    target/rowreg_reg[100][7]
  -------------------------------------------------------------------
                         required time                         38.617    
                         arrival time                         -19.399    
  -------------------------------------------------------------------
                         slack                                 19.218    

Slack (MET) :             19.223ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[104][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.343ns  (logic 5.482ns (26.948%)  route 14.861ns (73.052%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns = ( 38.423 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.601    19.383    target/p_1_in[7]
    SLICE_X32Y30         FDRE                                         r  target/rowreg_reg[104][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.434    38.423    target/clk_out2
    SLICE_X32Y30         FDRE                                         r  target/rowreg_reg[104][7]/C
                         clock pessimism              0.562    38.985    
                         clock uncertainty           -0.097    38.888    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.282    38.606    target/rowreg_reg[104][7]
  -------------------------------------------------------------------
                         required time                         38.606    
                         arrival time                         -19.383    
  -------------------------------------------------------------------
                         slack                                 19.223    

Slack (MET) :             19.229ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[20][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.306ns  (logic 5.480ns (26.988%)  route 14.826ns (73.012%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 38.433 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.691    16.640    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT5 (Prop_lut5_I1_O)        0.150    16.790 r  target/rowreg[0][8]_i_3/O
                         net (fo=170, routed)         2.556    19.346    target/p_1_in[8]
    SLICE_X36Y8          FDRE                                         r  target/rowreg_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.444    38.433    target/clk_out2
    SLICE_X36Y8          FDRE                                         r  target/rowreg_reg[20][8]/C
                         clock pessimism              0.490    38.923    
                         clock uncertainty           -0.097    38.826    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.251    38.575    target/rowreg_reg[20][8]
  -------------------------------------------------------------------
                         required time                         38.575    
                         arrival time                         -19.346    
  -------------------------------------------------------------------
                         slack                                 19.229    

Slack (MET) :             19.252ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[109][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.338ns  (logic 5.482ns (26.954%)  route 14.856ns (73.046%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 38.420 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.597    19.378    target/p_1_in[7]
    SLICE_X30Y27         FDRE                                         r  target/rowreg_reg[109][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.431    38.420    target/clk_out2
    SLICE_X30Y27         FDRE                                         r  target/rowreg_reg[109][7]/C
                         clock pessimism              0.562    38.982    
                         clock uncertainty           -0.097    38.885    
    SLICE_X30Y27         FDRE (Setup_fdre_C_D)       -0.254    38.631    target/rowreg_reg[109][7]
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                         -19.378    
  -------------------------------------------------------------------
                         slack                                 19.252    

Slack (MET) :             19.257ns  (required time - arrival time)
  Source:                 vga_controller2/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            target/rowreg_reg[108][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        20.307ns  (logic 5.482ns (26.995%)  route 14.825ns (73.005%))
  Logic Levels:           19  (CARRY4=6 LUT2=1 LUT3=1 LUT4=3 LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 38.422 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.569    -0.960    vga_controller2/clk_out2
    SLICE_X10Y6          FDCE                                         r  vga_controller2/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.518    -0.442 r  vga_controller2/vc_reg[5]/Q
                         net (fo=24, routed)          1.335     0.893    vga_controller2/drawY[5]
    SLICE_X9Y5           LUT3 (Prop_lut3_I2_O)        0.150     1.043 r  vga_controller2/rollingInd[8]_i_25/O
                         net (fo=1, routed)           0.473     1.516    vga_controller2/rollingInd[8]_i_25_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.598     2.114 r  vga_controller2/rollingInd_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.114    vga_controller2/rollingInd_reg[8]_i_14_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.231 r  vga_controller2/rollingInd_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.231    vga_controller2/rollingInd_reg[8]_i_5_n_0
    SLICE_X8Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.450 r  vga_controller2/rollingInd_reg[8]_i_4/O[0]
                         net (fo=16, routed)          0.820     3.270    vga_controller2/O[0]
    SLICE_X10Y4          LUT2 (Prop_lut2_I0_O)        0.288     3.558 r  vga_controller2/rollingInd[8]_i_40/O
                         net (fo=2, routed)           0.859     4.417    vga_controller2/rollingInd[8]_i_40_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I0_O)        0.348     4.765 r  vga_controller2/rollingInd[8]_i_43/O
                         net (fo=1, routed)           0.000     4.765    vga_controller2/rollingInd[8]_i_43_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  vga_controller2/rollingInd_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000     5.145    vga_controller2/rollingInd_reg[8]_i_32_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.374 r  vga_controller2/rollingInd_reg[8]_i_23/CO[2]
                         net (fo=1, routed)           0.408     5.782    vga_controller2/rollingInd_reg[8]_i_23_n_1
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.310     6.092 r  vga_controller2/rollingInd[8]_i_6/O
                         net (fo=11, routed)          1.055     7.147    vga_controller2/rollingInd[8]_i_6_n_0
    SLICE_X9Y2           LUT4 (Prop_lut4_I0_O)        0.124     7.271 r  vga_controller2/rollingInd[3]_i_9/O
                         net (fo=1, routed)           0.000     7.271    vga_controller2/rollingInd[3]_i_9_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.695 r  vga_controller2/rollingInd_reg[3]_i_1/O[1]
                         net (fo=503, routed)         4.522    12.216    target/rollingInd_reg[3]_0[1]
    SLICE_X12Y31         LUT6 (Prop_lut6_I2_O)        0.303    12.519 r  target/maxVal[3]_i_51/O
                         net (fo=1, routed)           0.000    12.519    target/maxVal[3]_i_51_n_0
    SLICE_X12Y31         MUXF7 (Prop_muxf7_I1_O)      0.247    12.766 r  target/maxVal_reg[3]_i_24/O
                         net (fo=1, routed)           0.000    12.766    target/maxVal_reg[3]_i_24_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098    12.864 r  target/maxVal_reg[3]_i_9/O
                         net (fo=1, routed)           1.430    14.294    target/maxVal_reg[3]_i_9_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I1_O)        0.319    14.613 r  target/maxVal[3]_i_4/O
                         net (fo=1, routed)           0.000    14.613    target/maxVal[3]_i_4_n_0
    SLICE_X12Y14         MUXF7 (Prop_muxf7_I0_O)      0.241    14.854 r  target/maxVal_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    14.854    target/maxVal_reg[3]_i_2_n_0
    SLICE_X12Y14         MUXF8 (Prop_muxf8_I0_O)      0.098    14.952 r  target/maxVal_reg[3]_i_1/O
                         net (fo=6, routed)           0.677    15.630    target/rowreg[3]
    SLICE_X10Y14         LUT6 (Prop_lut6_I5_O)        0.319    15.949 r  target/rowreg[0][8]_i_7/O
                         net (fo=4, routed)           0.681    16.630    target/rowreg[0][8]_i_7_n_0
    SLICE_X10Y14         LUT4 (Prop_lut4_I1_O)        0.152    16.782 r  target/rowreg[0][7]_i_1/O
                         net (fo=170, routed)         2.566    19.348    target/p_1_in[7]
    SLICE_X31Y28         FDRE                                         r  target/rowreg_reg[108][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    N15                                               0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    41.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    35.311 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    36.898    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.989 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.433    38.422    target/clk_out2
    SLICE_X31Y28         FDRE                                         r  target/rowreg_reg[108][7]/C
                         clock pessimism              0.562    38.984    
                         clock uncertainty           -0.097    38.887    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)       -0.282    38.605    target/rowreg_reg[108][7]
  -------------------------------------------------------------------
                         required time                         38.605    
                         arrival time                         -19.348    
  -------------------------------------------------------------------
                         slack                                 19.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/tx_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/tx_byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.563    -0.636    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X9Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.054    -0.441    camera_top/cam/camConfig/SCCB1/tx_byte[5]
    SLICE_X8Y58          LUT6 (Prop_lut6_I1_O)        0.045    -0.396 r  camera_top/cam/camConfig/SCCB1/tx_byte[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    camera_top/cam/camConfig/SCCB1/tx_byte[6]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.832    -0.874    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X8Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[6]/C
                         clock pessimism              0.251    -0.623    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.121    -0.502    camera_top/cam/camConfig/SCCB1/tx_byte_reg[6]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_address_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.562    -0.637    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X9Y60          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/cam/camConfig/config_1/SCCB_interface_addr_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.409    camera_top/cam/camConfig/SCCB1/latched_address_reg[7]_0[3]
    SLICE_X8Y60          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.831    -0.875    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X8Y60          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_address_reg[3]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.085    -0.539    camera_top/cam/camConfig/SCCB1/latched_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.222%)  route 0.234ns (58.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.562    -0.637    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X10Y60         FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/Q
                         net (fo=3, routed)           0.234    -0.239    camera_top/cam/camConfig/rom1/ADDRARDADDR[5]
    RAMB18_X0Y24         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.871    -0.835    camera_top/cam/camConfig/rom1/clk_out2
    RAMB18_X0Y24         RAMB18E1                                     r  camera_top/cam/camConfig/rom1/dout_reg/CLKARDCLK
                         clock pessimism              0.274    -0.562    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.379    camera_top/cam/camConfig/rom1/dout_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.563    -0.636    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X9Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.408    camera_top/cam/camConfig/SCCB1/tx_byte[2]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  camera_top/cam/camConfig/SCCB1/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.363    camera_top/cam/camConfig/SCCB1/tx_byte[3]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.832    -0.874    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X8Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]/C
                         clock pessimism              0.251    -0.623    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.120    -0.503    camera_top/cam/camConfig/SCCB1/tx_byte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 camera_top/cam/configStart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/config_1/FSM_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.563    -0.636    camera_top/cam/clk_out2
    SLICE_X11Y59         FDRE                                         r  camera_top/cam/configStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  camera_top/cam/configStart_reg/Q
                         net (fo=2, routed)           0.101    -0.394    camera_top/cam/camConfig/config_1/configStart
    SLICE_X10Y59         LUT4 (Prop_lut4_I0_O)        0.045    -0.349 r  camera_top/cam/camConfig/config_1/FSM_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.349    camera_top/cam/camConfig/config_1/FSM_state[0]_i_1_n_0
    SLICE_X10Y59         FDRE                                         r  camera_top/cam/camConfig/config_1/FSM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.832    -0.874    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X10Y59         FDRE                                         r  camera_top/cam/camConfig/config_1/FSM_state_reg[0]/C
                         clock pessimism              0.251    -0.623    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.120    -0.503    camera_top/cam/camConfig/config_1/FSM_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.585    -0.614    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y21          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.051    -0.399    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.045    -0.354 r  vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.854    -0.853    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism              0.252    -0.601    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.091    -0.510    vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.562    -0.637    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X9Y60          FDRE                                         r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/cam/camConfig/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.113    -0.383    camera_top/cam/camConfig/SCCB1/Q[5]
    SLICE_X9Y59          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.832    -0.874    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X9Y59          FDRE                                         r  camera_top/cam/camConfig/SCCB1/latched_data_reg[5]/C
                         clock pessimism              0.254    -0.620    
    SLICE_X9Y59          FDRE (Hold_fdre_C_D)         0.078    -0.542    camera_top/cam/camConfig/SCCB1/latched_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_top/cam/camConfig/config_1/rom_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.231%)  route 0.113ns (37.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.562    -0.637    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X11Y60         FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  camera_top/cam/camConfig/config_1/rom_addr_reg[0]/Q
                         net (fo=8, routed)           0.113    -0.383    camera_top/cam/camConfig/config_1/ADDRARDADDR[0]
    SLICE_X10Y60         LUT6 (Prop_lut6_I2_O)        0.045    -0.338 r  camera_top/cam/camConfig/config_1/rom_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    camera_top/cam/camConfig/config_1/rom_addr[5]_i_1_n_0
    SLICE_X10Y60         FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.831    -0.875    camera_top/cam/camConfig/config_1/clk_out2
    SLICE_X10Y60         FDRE                                         r  camera_top/cam/camConfig/config_1/rom_addr_reg[5]/C
                         clock pessimism              0.251    -0.624    
    SLICE_X10Y60         FDRE (Hold_fdre_C_D)         0.121    -0.503    camera_top/cam/camConfig/config_1/rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.583    -0.616    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.363    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[6]
    SLICE_X3Y21          LUT4 (Prop_lut4_I0_O)        0.045    -0.318 r  vga_to_hdmi/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    vga_to_hdmi/inst/encb/dout[6]_i_1_n_0
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.854    -0.853    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y21          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C
                         clock pessimism              0.274    -0.579    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.092    -0.487    vga_to_hdmi/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.583    -0.616    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X5Y21          FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  vga_to_hdmi/inst/encb/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.091    -0.385    vga_to_hdmi/inst/encb/p_0_in0_in
    SLICE_X4Y21          LUT3 (Prop_lut3_I2_O)        0.045    -0.340 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.340    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.852    -0.855    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y21          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism              0.252    -0.603    
    SLICE_X4Y21          FDRE (Hold_fdre_C_D)         0.092    -0.511    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y18     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y19      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y26      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1
  To Clock:  clk_out3_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 driver1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 3.475ns (65.896%)  route 1.798ns (34.104%))
  Logic Levels:           13  (CARRY4=10 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 4.134 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.559    -0.970    driver1/clk_out3
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.452 f  driver1/count_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.277    driver1/count_reg[0]
    SLICE_X55Y56         LUT1 (Prop_lut1_I0_O)        0.124    -0.153 r  driver1/PWM_i_66/O
                         net (fo=1, routed)           0.677     0.524    driver1/PWM_i_66_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.119 r  driver1/PWM_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     1.119    driver1/PWM_reg_i_53_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.236 r  driver1/PWM_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     1.236    driver1/PWM_reg_i_43_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.353 r  driver1/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     1.353    driver1/PWM_reg_i_33_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.676 r  driver1/PWM_reg_i_23/O[1]
                         net (fo=2, routed)           0.654     2.330    driver1/p_1_in[14]
    SLICE_X55Y63         LUT2 (Prop_lut2_I0_O)        0.306     2.636 r  driver1/PWM_i_35/O
                         net (fo=1, routed)           0.000     2.636    driver1/PWM_i_35_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.034 r  driver1/PWM_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.034    driver1/PWM_reg_i_22_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.148 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     3.148    driver1/PWM_reg_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.262 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.262    driver1/PWM_reg_i_10_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.376 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.376    driver1/PWM_reg_i_5_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.490 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.490    driver1/PWM_reg_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.712 f  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.293     4.005    driver1/p_2_out[32]
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.299     4.304 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.000     4.304    driver1/PWM_i_1_n_0
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431     4.134    driver1/clk_out3
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.575     4.708    
                         clock uncertainty           -0.071     4.638    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.031     4.669    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 driver2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 3.488ns (66.923%)  route 1.724ns (33.077%))
  Logic Levels:           12  (CARRY4=9 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 4.143 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.988ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.541    -0.988    driver2/clk_out3
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.518    -0.470 f  driver2/count_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.295    driver2/count_reg[0]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.124    -0.171 r  driver2/PWM_i_66__0/O
                         net (fo=1, routed)           0.528     0.357    driver2/PWM_i_66__0_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.952 r  driver2/PWM_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000     0.952    driver2/PWM_reg_i_53__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.069 r  driver2/PWM_reg_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     1.069    driver2/PWM_reg_i_43__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.186 r  driver2/PWM_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     1.186    driver2/PWM_reg_i_33__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.501 r  driver2/PWM_reg_i_23__0/O[3]
                         net (fo=2, routed)           0.728     2.229    driver2/p_1_in[16]
    SLICE_X55Y84         LUT2 (Prop_lut2_I0_O)        0.307     2.536 r  driver2/PWM_i_27__0/O
                         net (fo=1, routed)           0.000     2.536    driver2/PWM_i_27__0_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.068 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     3.068    driver2/PWM_reg_i_16__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.182 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     3.182    driver2/PWM_reg_i_10__0_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.296 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     3.296    driver2/PWM_reg_i_5__0_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.410 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.410    driver2/PWM_reg_i_3__0_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.632 f  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.293     3.925    driver2/p_2_out[32]
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.299     4.224 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     4.224    driver2/PWM_i_1__0_n_0
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.440     4.143    driver2/clk_out3
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.575     4.717    
                         clock uncertainty           -0.071     4.647    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.031     4.678    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.678    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.014ns (22.927%)  route 3.409ns (77.073%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 4.144 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.919     3.451    driver1/A[13]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.441     4.144    driver1/clk_out3
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[4]/C
                         clock pessimism              0.575     4.718    
                         clock uncertainty           -0.071     4.648    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.524     4.124    driver1/count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.014ns (22.927%)  route 3.409ns (77.073%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 4.144 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.919     3.451    driver1/A[13]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.441     4.144    driver1/clk_out3
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[5]/C
                         clock pessimism              0.575     4.718    
                         clock uncertainty           -0.071     4.648    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.524     4.124    driver1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.014ns (22.927%)  route 3.409ns (77.073%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 4.144 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.919     3.451    driver1/A[13]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.441     4.144    driver1/clk_out3
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[6]/C
                         clock pessimism              0.575     4.718    
                         clock uncertainty           -0.071     4.648    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.524     4.124    driver1/count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.014ns (22.927%)  route 3.409ns (77.073%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns = ( 4.144 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.919     3.451    driver1/A[13]_i_1_n_0
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.441     4.144    driver1/clk_out3
    SLICE_X54Y57         FDRE                                         r  driver1/count_reg[7]/C
                         clock pessimism              0.575     4.718    
                         clock uncertainty           -0.071     4.648    
    SLICE_X54Y57         FDRE (Setup_fdre_C_R)       -0.524     4.124    driver1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.124    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.014ns (23.668%)  route 3.270ns (76.332%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 4.145 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.781     3.312    driver1/A[13]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.442     4.145    driver1/clk_out3
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[0]/C
                         clock pessimism              0.575     4.719    
                         clock uncertainty           -0.071     4.649    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.524     4.125    driver1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.014ns (23.668%)  route 3.270ns (76.332%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 4.145 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.781     3.312    driver1/A[13]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.442     4.145    driver1/clk_out3
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[1]/C
                         clock pessimism              0.575     4.719    
                         clock uncertainty           -0.071     4.649    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.524     4.125    driver1/count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.014ns (23.668%)  route 3.270ns (76.332%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 4.145 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.781     3.312    driver1/A[13]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.442     4.145    driver1/clk_out3
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[2]/C
                         clock pessimism              0.575     4.719    
                         clock uncertainty           -0.071     4.649    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.524     4.125    driver1/count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.714ns  (clk_out3_clk_wiz_1 rise@5.714ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.014ns (23.668%)  route 3.270ns (76.332%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.570ns = ( 4.145 - 5.714 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out3
    SLICE_X54Y59         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.194     0.740    driver1/count_reg[12]
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     0.864 r  driver1/A[13]_i_7/O
                         net (fo=1, routed)           0.171     1.035    driver1/A[13]_i_7_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I4_O)        0.124     1.159 r  driver1/A[13]_i_5/O
                         net (fo=1, routed)           0.496     1.655    driver1/A[13]_i_5_n_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.779 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.629     2.408    driver1/A[13]_i_3_n_0
    SLICE_X52Y64         LUT5 (Prop_lut5_I0_O)        0.124     2.532 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.781     3.312    driver1/A[13]_i_1_n_0
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      5.714     5.714 r  
    N15                                               0.000     5.714 r  clkin (IN)
                         net (fo=0)                   0.000     5.714    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     7.084 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.246    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221     1.025 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587     2.612    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.703 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.442     4.145    driver1/clk_out3
    SLICE_X54Y56         FDRE                                         r  driver1/count_reg[3]/C
                         clock pessimism              0.575     4.719    
                         clock uncertainty           -0.071     4.649    
    SLICE_X54Y56         FDRE (Setup_fdre_C_R)       -0.524     4.125    driver1/count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.125    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  0.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 driver1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.563    -0.636    driver1/clk_out3
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  driver1/count_reg[10]/Q
                         net (fo=4, routed)           0.129    -0.343    driver1/count_reg[10]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.233 r  driver1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.233    driver1/count_reg[8]_i_1_n_5
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.833    -0.873    driver1/clk_out3
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[10]/C
                         clock pessimism              0.237    -0.636    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.134    -0.502    driver1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.555    -0.644    driver2/clk_out3
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  driver2/count_reg[14]/Q
                         net (fo=4, routed)           0.141    -0.339    driver2/count_reg[14]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.229 r  driver2/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.229    driver2/count_reg[12]_i_1__0_n_5
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.823    -0.883    driver2/clk_out3
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[14]/C
                         clock pessimism              0.239    -0.644    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.134    -0.510    driver2/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 driver2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.274ns (66.033%)  route 0.141ns (33.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.554    -0.645    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  driver2/count_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.340    driver2/count_reg[6]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.230 r  driver2/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.230    driver2/count_reg[4]_i_1__0_n_5
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.821    -0.885    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/C
                         clock pessimism              0.240    -0.645    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.134    -0.511    driver2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 driver2/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.274ns (63.823%)  route 0.155ns (36.177%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.554    -0.645    driver2/clk_out3
    SLICE_X54Y78         FDRE                                         r  driver2/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  driver2/count_reg[10]/Q
                         net (fo=4, routed)           0.155    -0.326    driver2/count_reg[10]
    SLICE_X54Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.216 r  driver2/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.216    driver2/count_reg[8]_i_1__0_n_5
    SLICE_X54Y78         FDRE                                         r  driver2/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.822    -0.884    driver2/clk_out3
    SLICE_X54Y78         FDRE                                         r  driver2/count_reg[10]/C
                         clock pessimism              0.239    -0.645    
    SLICE_X54Y78         FDRE (Hold_fdre_C_D)         0.134    -0.511    driver2/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 driver1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.310ns (70.656%)  route 0.129ns (29.344%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.563    -0.636    driver1/clk_out3
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  driver1/count_reg[10]/Q
                         net (fo=4, routed)           0.129    -0.343    driver1/count_reg[10]
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.197 r  driver1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    driver1/count_reg[8]_i_1_n_4
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.833    -0.873    driver1/clk_out3
    SLICE_X54Y58         FDRE                                         r  driver1/count_reg[11]/C
                         clock pessimism              0.237    -0.636    
    SLICE_X54Y58         FDRE (Hold_fdre_C_D)         0.134    -0.502    driver1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 driver2/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.745%)  route 0.141ns (31.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.883ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.555    -0.644    driver2/clk_out3
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.480 r  driver2/count_reg[14]/Q
                         net (fo=4, routed)           0.141    -0.339    driver2/count_reg[14]
    SLICE_X54Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.193 r  driver2/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.193    driver2/count_reg[12]_i_1__0_n_4
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.823    -0.883    driver2/clk_out3
    SLICE_X54Y79         FDRE                                         r  driver2/count_reg[15]/C
                         clock pessimism              0.239    -0.644    
    SLICE_X54Y79         FDRE (Hold_fdre_C_D)         0.134    -0.510    driver2/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 driver2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.310ns (68.745%)  route 0.141ns (31.255%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.554    -0.645    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.481 r  driver2/count_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.340    driver2/count_reg[6]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.194 r  driver2/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.194    driver2/count_reg[4]_i_1__0_n_4
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.821    -0.885    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[7]/C
                         clock pessimism              0.240    -0.645    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.134    -0.511    driver2/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 driver2/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver2/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.275ns (60.651%)  route 0.178ns (39.349%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.559    -0.640    driver2/clk_out3
    SLICE_X54Y83         FDRE                                         r  driver2/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.476 r  driver2/count_reg[29]/Q
                         net (fo=3, routed)           0.178    -0.298    driver2/count_reg[29]
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.187 r  driver2/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.187    driver2/count_reg[28]_i_1__0_n_6
    SLICE_X54Y83         FDRE                                         r  driver2/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.827    -0.879    driver2/clk_out3
    SLICE_X54Y83         FDRE                                         r  driver2/count_reg[29]/C
                         clock pessimism              0.239    -0.640    
    SLICE_X54Y83         FDRE (Hold_fdre_C_D)         0.134    -0.506    driver2/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 driver1/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.560    -0.639    driver1/clk_out3
    SLICE_X54Y63         FDRE                                         r  driver1/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  driver1/count_reg[31]/Q
                         net (fo=3, routed)           0.185    -0.290    driver1/count_reg[31]
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.181 r  driver1/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.181    driver1/count_reg[28]_i_1_n_4
    SLICE_X54Y63         FDRE                                         r  driver1/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.829    -0.877    driver1/clk_out3
    SLICE_X54Y63         FDRE                                         r  driver1/count_reg[31]/C
                         clock pessimism              0.238    -0.639    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.134    -0.505    driver1/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 driver1/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            driver1/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             clk_out3_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_1 rise@0.000ns - clk_out3_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.431%)  route 0.183ns (39.569%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver1/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver1/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.473 r  driver1/count_reg[20]/Q
                         net (fo=3, routed)           0.183    -0.290    driver1/count_reg[20]
    SLICE_X54Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.175 r  driver1/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.175    driver1/count_reg[20]_i_1_n_7
    SLICE_X54Y61         FDRE                                         r  driver1/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver1/clk_out3
    SLICE_X54Y61         FDRE                                         r  driver1/count_reg[20]/C
                         clock pessimism              0.237    -0.637    
    SLICE_X54Y61         FDRE (Hold_fdre_C_D)         0.134    -0.503    driver1/count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1
Waveform(ns):       { 0.000 2.857 }
Period(ns):         5.714
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.714       3.559      BUFGCTRL_X0Y2    clk_wiz_1/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.714       4.465      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y64     driver1/A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y66     driver1/A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y67     driver1/A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y67     driver1/A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y67     driver1/A[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y64     driver1/A[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y64     driver1/A[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.714       4.714      SLICE_X53Y65     driver1/A[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.714       207.646    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y64     driver1/A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y64     driver1/A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y66     driver1/A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y66     driver1/A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y64     driver1/A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y64     driver1/A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y66     driver1/A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y66     driver1/A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.857       2.357      SLICE_X53Y67     driver1/A[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_1
  To Clock:  clk_out4_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.643ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.434ns (6.038%)  route 6.754ns (93.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[8]
                         net (fo=32, routed)          6.754     6.318    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 0.434ns (6.046%)  route 6.745ns (93.954%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[3]
                         net (fo=32, routed)          6.745     6.309    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 0.434ns (6.089%)  route 6.694ns (93.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[6]
                         net (fo=32, routed)          6.694     6.258    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 0.434ns (6.090%)  route 6.692ns (93.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[7]
                         net (fo=32, routed)          6.692     6.256    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.434ns (6.091%)  route 6.691ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[5]
                         net (fo=32, routed)          6.691     6.255    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 0.434ns (6.093%)  route 6.689ns (93.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[11]
                         net (fo=32, routed)          6.689     6.253    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 0.434ns (6.101%)  route 6.679ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[0]
                         net (fo=32, routed)          6.679     6.243    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.415ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.051ns  (logic 0.434ns (6.156%)  route 6.617ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[14]
                         net (fo=32, routed)          6.617     6.181    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 0.434ns (6.200%)  route 6.567ns (93.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          6.567     6.130    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.286ns  (clk_out4_clk_wiz_1 rise@10.286ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.999ns  (logic 0.434ns (6.201%)  route 6.565ns (93.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.757 - 10.286 ) 
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.659    -0.870    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434    -0.436 r  camera_top/frame/inAddress_reg/P[2]
                         net (fo=32, routed)          6.565     6.129    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                     10.286    10.286 r  
    N15                                               0.000    10.286 r  clkin (IN)
                         net (fo=0)                   0.000    10.286    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.656 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.818    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221     5.596 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587     7.183    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.274 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482     8.757    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.482     9.239    
                         clock uncertainty           -0.077     9.162    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566     8.596    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          8.596    
                         arrival time                          -6.129    
  -------------------------------------------------------------------
                         slack                                  2.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.728%)  route 0.429ns (75.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.596    -0.603    camera_top/frame/CLK
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  camera_top/frame/inputPixel_reg[0]/Q
                         net (fo=8, routed)           0.429    -0.033    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.264    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 camera_top/frame/inputPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.968%)  route 0.447ns (76.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.596    -0.603    camera_top/frame/CLK
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  camera_top/frame/inputPixel_reg[1]/Q
                         net (fo=8, routed)           0.447    -0.015    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.259    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.126ns (29.946%)  route 0.295ns (70.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[1]
                         net (fo=32, routed)          0.295    -0.123    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.373    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.816%)  route 0.297ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[10]
                         net (fo=32, routed)          0.297    -0.121    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.373    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.816%)  route 0.297ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[4]
                         net (fo=32, routed)          0.297    -0.121    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.373    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.805%)  route 0.297ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[2]
                         net (fo=32, routed)          0.297    -0.121    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.373    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.126ns (29.717%)  route 0.298ns (70.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[9]
                         net (fo=32, routed)          0.298    -0.120    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.373    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.126ns (28.662%)  route 0.314ns (71.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          0.314    -0.104    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.877    -0.829    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.274    -0.556    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.376    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.126ns (28.544%)  route 0.315ns (71.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[12]
                         net (fo=32, routed)          0.315    -0.102    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.873    -0.833    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.560    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.377    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 camera_top/frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             clk_out4_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_1 rise@0.000ns - clk_out4_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.126ns (28.388%)  route 0.318ns (71.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.655    -0.544    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126    -0.418 r  camera_top/frame/inAddress_reg/P[15]
                         net (fo=32, routed)          0.318    -0.100    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.878    -0.828    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.274    -0.555    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.375    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_1
Waveform(ns):       { 0.000 5.143 }
Period(ns):         10.286
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y4      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y17     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X0Y18     camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y7      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y5      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X2Y6      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y2      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.286      7.394      RAMB36_X1Y3      camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.286      203.074    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X1Y2       camera_top/frame/inputPixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.143       4.643      SLICE_X2Y2       camera_top/frame/inputPixel_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/frame/inAddress1/CED
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.690ns (25.773%)  route 4.867ns (74.227%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.222     4.664    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.644     5.432    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          1.001     6.557    camera_top/frame/inAddress1_0[0]
    DSP48_X0Y1           DSP48E1                                      r  camera_top/frame/inAddress1/CED
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 1.690ns (27.261%)  route 4.509ns (72.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.222     4.664    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.644     5.432    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.643     6.199    camera_top/cam/camCapture/E[0]
    SLICE_X4Y0           FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 1.690ns (27.261%)  route 4.509ns (72.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.222     4.664    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.644     5.432    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.643     6.199    camera_top/cam/camCapture/E[0]
    SLICE_X4Y0           FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/vIdx_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.199ns  (logic 1.690ns (27.261%)  route 4.509ns (72.739%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.222     4.664    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y0           LUT3 (Prop_lut3_I0_O)        0.124     4.788 r  camera_top/cam/camCapture/inAddress1_i_12__0/O
                         net (fo=1, routed)           0.644     5.432    camera_top/cam/camCapture/inAddress1_i_12__0_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I0_O)        0.124     5.556 r  camera_top/cam/camCapture/inAddress1_i_1__0/O
                         net (fo=10, routed)          0.643     6.199    camera_top/cam/camCapture/E[0]
    SLICE_X4Y0           FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_datain[2]
                            (input port)
  Destination:            camera_top/cam/camCapture/firstHalfPixel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 1.483ns (24.028%)  route 4.690ns (75.972%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  camera_datain[2] (IN)
                         net (fo=0)                   0.000     0.000    camera_datain[2]
    C11                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  camera_datain_IBUF[2]_inst/O
                         net (fo=2, routed)           4.690     6.174    camera_top/cam/camCapture/camera_datain_IBUF[2]
    SLICE_X2Y1           FDRE                                         r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/hIdx_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 1.595ns (26.011%)  route 4.537ns (73.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.600     5.042    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.153     5.195 r  camera_top/cam/camCapture/hIdx[9]_i_1/O
                         net (fo=10, routed)          0.936     6.132    camera_top/cam/camCapture/hIdx[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/hIdx_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 1.595ns (26.011%)  route 4.537ns (73.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.600     5.042    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.153     5.195 r  camera_top/cam/camCapture/hIdx[9]_i_1/O
                         net (fo=10, routed)          0.936     6.132    camera_top/cam/camCapture/hIdx[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/hIdx_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 1.595ns (26.011%)  route 4.537ns (73.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.600     5.042    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.153     5.195 r  camera_top/cam/camCapture/hIdx[9]_i_1/O
                         net (fo=10, routed)          0.936     6.132    camera_top/cam/camCapture/hIdx[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/hIdx_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 1.595ns (26.011%)  route 4.537ns (73.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.600     5.042    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.153     5.195 r  camera_top/cam/camCapture/hIdx[9]_i_1/O
                         net (fo=10, routed)          0.936     6.132    camera_top/cam/camCapture/hIdx[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_href
                            (input port)
  Destination:            camera_top/cam/camCapture/hIdx_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.132ns  (logic 1.595ns (26.011%)  route 4.537ns (73.989%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  camera_href (IN)
                         net (fo=0)                   0.000     0.000    camera_href
    K16                  IBUF (Prop_ibuf_I_O)         1.442     1.442 f  camera_href_IBUF_inst/O
                         net (fo=7, routed)           3.600     5.042    camera_top/cam/camCapture/camera_href_IBUF
    SLICE_X3Y1           LUT2 (Prop_lut2_I0_O)        0.153     5.195 r  camera_top/cam/camCapture/hIdx[9]_i_1/O
                         net (fo=10, routed)          0.936     6.132    camera_top/cam/camCapture/hIdx[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.559%)  route 0.114ns (43.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/firstHalfPixel_reg[7]/Q
                         net (fo=1, routed)           0.114     0.262    camera_top/cam/camCapture/firstHalfPixel[7]
    SLICE_X3Y1           FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/firstHalfPixel_reg[5]/Q
                         net (fo=1, routed)           0.120     0.268    camera_top/cam/camCapture/firstHalfPixel[5]
    SLICE_X3Y1           FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.148ns (46.020%)  route 0.174ns (53.980%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  camera_top/cam/camCapture/firstHalfPixel_reg[6]/Q
                         net (fo=1, routed)           0.174     0.322    camera_top/cam/camCapture/firstHalfPixel[6]
    SLICE_X3Y1           FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[4]/Q
                         net (fo=1, routed)           0.166     0.330    camera_top/cam/camCapture/firstHalfPixel[4]
    SLICE_X2Y0           FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.229%)  route 0.169ns (50.771%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/C
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/firstHalfPixel_reg[2]/Q
                         net (fo=1, routed)           0.169     0.333    camera_top/cam/camCapture/firstHalfPixel[2]
    SLICE_X3Y1           FDRE                                         r  camera_top/cam/camCapture/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.311%)  route 0.150ns (44.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.150     0.291    camera_top/cam/camCapture/out[1]
    SLICE_X4Y2           LUT6 (Prop_lut6_I4_O)        0.045     0.336 r  camera_top/cam/camCapture/hIdx[5]_i_1/O
                         net (fo=1, routed)           0.000     0.336    camera_top/cam/camCapture/p_0_in__2[5]
    SLICE_X4Y2           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/vIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/vIdx_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.275%)  route 0.150ns (44.725%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/vIdx_reg[6]/C
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/vIdx_reg[6]/Q
                         net (fo=6, routed)           0.083     0.224    camera_top/cam/camCapture/outY[6]
    SLICE_X4Y1           LUT4 (Prop_lut4_I1_O)        0.045     0.269 r  camera_top/cam/camCapture/inAddress1_i_3__0/O
                         net (fo=2, routed)           0.068     0.336    camera_top/cam/camCapture/vIdx_reg[8]_0[8]
    SLICE_X5Y1           FDRE                                         r  camera_top/cam/camCapture/vIdx_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    camera_top/cam/camCapture/out[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I2_O)        0.042     0.351 r  camera_top/cam/camCapture/hIdx[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    camera_top/cam/camCapture/p_0_in__2[3]
    SLICE_X3Y2           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/hIdx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.168     0.309    camera_top/cam/camCapture/out[1]
    SLICE_X3Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  camera_top/cam/camCapture/hIdx[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    camera_top/cam/camCapture/p_0_in__2[1]
    SLICE_X3Y2           FDRE                                         r  camera_top/cam/camCapture/hIdx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/cam/camCapture/pixel_valid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.314%)  route 0.170ns (47.686%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/C
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/FSM_sequential_FSM_state_reg/Q
                         net (fo=7, routed)           0.170     0.311    camera_top/cam/camCapture/FSM_sequential_FSM_state_reg_n_0
    SLICE_X3Y0           LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  camera_top/cam/camCapture/pixel_valid_i_1/O
                         net (fo=1, routed)           0.000     0.356    camera_top/cam/camCapture/pixel_valid_i_1_n_0
    SLICE_X3Y0           FDRE                                         r  camera_top/cam/camCapture/pixel_valid_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     1.453 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.453    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.671    -0.858    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.386 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.385    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     1.452 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.452    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     1.447 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     1.447 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.447    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.665    -0.864    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.392 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.391    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     1.446 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.666    -0.863    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.391 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.390    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     1.446 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.446    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     1.433 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.433    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.663    -0.866    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -0.394 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.393    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     1.432 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.432    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     0.333 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     0.333    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.580    -0.619    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.442 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.441    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     0.334 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     0.334    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     0.346 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     0.346 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     0.346    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.582    -0.617    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.440 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.439    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     0.347 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.581    -0.618    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.441 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.440    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     0.347 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     0.347    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     0.349 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     0.349    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.584    -0.615    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177    -0.438 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001    -0.437    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     0.350 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     0.350    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.219ns  (logic 3.624ns (44.094%)  route 4.595ns (55.906%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 fall edge)
                                                     20.000    20.000 f  
    N15                                               0.000    20.000 f  clkin (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    21.440 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    15.709 f  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    17.375    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.471 f  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        2.929    20.400    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.528    23.928 f  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000    23.928    camera_clock
    H17                                                               f  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.986ns (68.414%)  route 1.840ns (31.586%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.622    -0.907    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           1.840     1.389    i2c_scl_TRI
    J15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530     4.920 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     4.920    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.752ns  (logic 3.968ns (68.975%)  route 1.785ns (31.025%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.624    -0.905    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X0Y60          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           1.785     1.336    i2c_sda_TRI
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.512     4.847 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     4.847    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.255ns (50.377%)  route 1.236ns (49.623%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.747    -0.451    camera_clock_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.229     0.778 r  camera_clock_OBUF_inst/O
                         net (fo=0)                   0.000     0.778    camera_clock
    H17                                                               r  camera_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 0.965ns (60.364%)  route 0.634ns (39.636%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.591    -0.608    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X0Y60          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  camera_top/cam/camConfig/SCCB1/SIOD_oe_reg/Q
                         net (fo=2, routed)           0.634     0.167    i2c_sda_TRI
    J16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.991 r  i2c_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     0.991    i2c_sda
    J16                                                               r  i2c_sda (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.660ns  (logic 0.965ns (58.117%)  route 0.695ns (41.883%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.590    -0.609    camera_top/cam/camConfig/SCCB1/clk_out2
    SLICE_X4Y58          FDRE                                         r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  camera_top/cam/camConfig/SCCB1/SIOC_oe_reg/Q
                         net (fo=2, routed)           0.695     0.227    i2c_scl_TRI
    J15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.051 r  i2c_scl_OBUFT_inst/O
                         net (fo=0)                   0.000     1.051    i2c_scl
    J15                                                               r  i2c_scl (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 4.265ns (48.817%)  route 4.472ns (51.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver2/clk_out3
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           4.472     3.956    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.809     7.764 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.764    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.179ns  (logic 4.276ns (52.282%)  route 3.903ns (47.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver1/clk_out3
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.456    -0.526 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           3.903     3.377    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.820     7.197 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.197    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.290ns (47.276%)  route 1.439ns (52.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.556    -0.643    driver1/clk_out3
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.502 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           1.439     0.937    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.149     2.086 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.086    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.279ns (43.898%)  route 1.635ns (56.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver2/clk_out3
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.635     1.138    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.138     2.276 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.276    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.229ns  (logic 1.440ns (12.829%)  route 9.788ns (87.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.900    11.229    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y32          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.509    -1.502    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y32          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.088ns  (logic 1.440ns (12.991%)  route 9.648ns (87.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.760    11.088    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X3Y32          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.511    -1.500    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y32          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.088ns  (logic 1.440ns (12.991%)  route 9.648ns (87.009%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.760    11.088    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y32          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.511    -1.500    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y32          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.080ns  (logic 1.440ns (13.000%)  route 9.640ns (87.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.752    11.080    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X4Y31          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.507    -1.504    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y31          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.946ns  (logic 1.440ns (13.159%)  route 9.506ns (86.841%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.618    10.946    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y32          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.511    -1.500    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y32          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 1.440ns (13.164%)  route 9.502ns (86.836%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.614    10.943    vga_to_hdmi/inst/encg/AR[0]
    SLICE_X2Y31          FDCE                                         f  vga_to_hdmi/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.509    -1.502    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y31          FDCE                                         r  vga_to_hdmi/inst/encg/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.798ns  (logic 1.440ns (13.340%)  route 9.358ns (86.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.470    10.798    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y31          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.509    -1.502    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y31          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.794ns  (logic 1.440ns (13.345%)  route 9.354ns (86.655%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.466    10.794    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X2Y30          FDCE                                         f  vga_to_hdmi/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.508    -1.503    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y30          FDCE                                         r  vga_to_hdmi/inst/encr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.501ns  (logic 1.440ns (13.717%)  route 9.061ns (86.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.173    10.501    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y28          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.501ns  (logic 1.440ns (13.717%)  route 9.061ns (86.283%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          5.888     7.204    vga_to_hdmi/inst/encr/rst
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.124     7.328 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          3.173    10.501    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y28          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        1.507    -1.504    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y28          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.846%)  route 0.884ns (95.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.488     0.929    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.045ns (4.846%)  route 0.884ns (95.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.488     0.929    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X1Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.823%)  route 0.888ns (95.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.493     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.823%)  route 0.888ns (95.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.493     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.823%)  route 0.888ns (95.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.493     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.933ns  (logic 0.045ns (4.823%)  route 0.888ns (95.177%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.493     0.933    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y20          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y20          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/serial_clk/oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.045ns (4.801%)  route 0.892ns (95.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 r  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.497     0.937    vga_to_hdmi/inst/serial_clk/AR[0]
    OLOGIC_X0Y17         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.855    -0.852    vga_to_hdmi/inst/serial_clk/pix_clk
    OLOGIC_X0Y17         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.755%)  route 0.901ns (95.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.506     0.946    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.849    -0.858    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y23          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.755%)  route 0.901ns (95.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.506     0.946    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.849    -0.858    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y23          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.946ns  (logic 0.045ns (4.755%)  route 0.901ns (95.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.395     0.395    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     0.440 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.506     0.946    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X4Y23          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1880, routed)        0.849    -0.858    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X4Y23          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            driver2/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.307ns  (logic 7.025ns (68.160%)  route 3.282ns (31.840%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.825     3.165    driver2/angle[5]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      3.841     7.006 r  driver2/p_1_out/P[3]
                         net (fo=1, routed)           1.164     8.170    driver2/p_1_out_n_102
    SLICE_X55Y80         LUT2 (Prop_lut2_I1_O)        0.124     8.294 r  driver2/PWM_i_62__0/O
                         net (fo=1, routed)           0.000     8.294    driver2/PWM_i_62__0_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.695 r  driver2/PWM_reg_i_52__0/CO[3]
                         net (fo=1, routed)           0.000     8.695    driver2/PWM_reg_i_52__0_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.809 r  driver2/PWM_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     8.809    driver2/PWM_reg_i_42__0_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.923 r  driver2/PWM_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000     8.923    driver2/PWM_reg_i_32__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.037 r  driver2/PWM_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.037    driver2/PWM_reg_i_22__0_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.151 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     9.151    driver2/PWM_reg_i_16__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.265 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.265    driver2/PWM_reg_i_10__0_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.379 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    driver2/PWM_reg_i_5__0_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.493 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.493    driver2/PWM_reg_i_3__0_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.715 f  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.293    10.008    driver2/p_2_out[32]
    SLICE_X55Y89         LUT6 (Prop_lut6_I5_O)        0.299    10.307 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    10.307    driver2/PWM_i_1__0_n_0
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.440    -1.572    driver2/clk_out3
    SLICE_X55Y89         FDRE                                         r  driver2/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            driver1/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.193ns  (logic 7.021ns (68.879%)  route 3.172ns (31.121%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.716     3.052    driver1/angle[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[3])
                                                      3.841     6.893 r  driver1/p_1_out/P[3]
                         net (fo=1, routed)           1.164     8.057    driver1/p_1_out_n_102
    SLICE_X55Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.181 r  driver1/PWM_i_62/O
                         net (fo=1, routed)           0.000     8.181    driver1/PWM_i_62_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.582 r  driver1/PWM_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.582    driver1/PWM_reg_i_52_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.696 r  driver1/PWM_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.696    driver1/PWM_reg_i_42_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.810 r  driver1/PWM_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.810    driver1/PWM_reg_i_32_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.924 r  driver1/PWM_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.924    driver1/PWM_reg_i_22_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.038 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.038    driver1/PWM_reg_i_16_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.152 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.152    driver1/PWM_reg_i_10_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.266 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.266    driver1/PWM_reg_i_5_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.380 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.380    driver1/PWM_reg_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.602 f  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.293     9.894    driver1/p_2_out[32]
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.299    10.193 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.000    10.193    driver1/PWM_i_1_n_0
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver1/clk_out3
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.440ns (26.618%)  route 3.971ns (73.382%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.061     5.412    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.427    -1.585    driver2/clk_out3
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.440ns (26.618%)  route 3.971ns (73.382%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.061     5.412    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.427    -1.585    driver2/clk_out3
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 1.440ns (26.618%)  route 3.971ns (73.382%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          1.061     5.412    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.427    -1.585    driver2/clk_out3
    SLICE_X54Y76         FDRE                                         r  driver2/count_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.440ns (27.329%)  route 3.830ns (72.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.920     5.271    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.440ns (27.329%)  route 3.830ns (72.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.920     5.271    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.440ns (27.329%)  route 3.830ns (72.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.920     5.271    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 1.440ns (27.329%)  route 3.830ns (72.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.920     5.271    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.428    -1.584    driver2/clk_out3
    SLICE_X54Y77         FDRE                                         r  driver2/count_reg[7]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver2/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.265ns  (logic 1.440ns (27.360%)  route 3.825ns (72.640%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          2.911     4.227    driver2/reset_rtl_0_IBUF
    SLICE_X52Y85         LUT5 (Prop_lut5_I3_O)        0.124     4.351 r  driver2/A[13]_i_1__0/O
                         net (fo=46, routed)          0.914     5.265    driver2/A[13]_i_1__0_n_0
    SLICE_X54Y80         FDRE                                         r  driver2/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          1.431    -1.581    driver2/clk_out3
    SLICE_X54Y80         FDRE                                         r  driver2/count_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.439ns (32.901%)  route 0.894ns (67.099%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 f  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.894     1.288    driver1/reset_rtl_0_IBUF
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.333 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.000     1.333    driver1/PWM_i_1_n_0
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.824    -0.882    driver1/clk_out3
    SLICE_X55Y69         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.439ns (29.858%)  route 1.030ns (70.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.175     1.469    driver1/A[13]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  driver1/A[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver1/clk_out3
    SLICE_X53Y65         FDRE                                         r  driver1/A[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.439ns (29.858%)  route 1.030ns (70.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.175     1.469    driver1/A[13]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  driver1/A[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver1/clk_out3
    SLICE_X53Y65         FDRE                                         r  driver1/A[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.439ns (29.858%)  route 1.030ns (70.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.175     1.469    driver1/A[13]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  driver1/A[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver1/clk_out3
    SLICE_X53Y65         FDRE                                         r  driver1/A[5]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.439ns (29.858%)  route 1.030ns (70.142%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.175     1.469    driver1/A[13]_i_1_n_0
    SLICE_X53Y65         FDRE                                         r  driver1/A[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.828    -0.878    driver1/clk_out3
    SLICE_X53Y65         FDRE                                         r  driver1/A[6]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.439ns (28.871%)  route 1.080ns (71.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.225     1.519    driver1/A[13]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  driver1/A[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver1/clk_out3
    SLICE_X53Y67         FDRE                                         r  driver1/A[11]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.439ns (28.871%)  route 1.080ns (71.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.225     1.519    driver1/A[13]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  driver1/A[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver1/clk_out3
    SLICE_X53Y67         FDRE                                         r  driver1/A[12]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.519ns  (logic 0.439ns (28.871%)  route 1.080ns (71.129%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.225     1.519    driver1/A[13]_i_1_n_0
    SLICE_X53Y67         FDRE                                         r  driver1/A[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.826    -0.880    driver1/clk_out3
    SLICE_X53Y67         FDRE                                         r  driver1/A[13]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.439ns (28.810%)  route 1.084ns (71.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.229     1.522    driver1/A[13]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  driver1/A[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.827    -0.879    driver1/clk_out3
    SLICE_X53Y66         FDRE                                         r  driver1/A[10]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            driver1/A[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_1  {rise@0.000ns fall@2.857ns period=5.714ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.522ns  (logic 0.439ns (28.810%)  route 1.084ns (71.190%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=28, routed)          0.855     1.249    driver1/reset_rtl_0_IBUF
    SLICE_X52Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.294 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.229     1.522    driver1/A[13]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  driver1/A[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout3_buf/O
                         net (fo=94, routed)          0.827    -0.879    driver1/clk_out3
    SLICE_X53Y66         FDRE                                         r  driver1/A[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_1

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.013ns  (logic 0.963ns (12.018%)  route 7.050ns (87.982%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.220     8.013    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.482    -1.529    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.924ns  (logic 1.573ns (19.855%)  route 6.351ns (80.145%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  sw_i_IBUF[0]_inst/O
                         net (fo=7, routed)           5.446     6.772    camera_top/cam/camCapture/sw_i_IBUF[0]
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.124     6.896 r  camera_top/cam/camCapture/inputPixel[0]_i_2/O
                         net (fo=1, routed)           0.904     7.800    camera_top/cam/camCapture/inputPixel[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     7.924 r  camera_top/cam/camCapture/inputPixel[0]_i_1/O
                         net (fo=1, routed)           0.000     7.924    camera_top/frame/inputPixel_reg[3]_0[0]
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.520    -1.491    camera_top/frame/CLK
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.907ns  (logic 0.963ns (12.179%)  route 6.944ns (87.821%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          5.114     7.907    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y17         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.479    -1.532    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.738ns  (logic 0.963ns (12.445%)  route 6.775ns (87.555%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.945     7.738    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.475    -1.536    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.668ns  (logic 1.573ns (20.518%)  route 6.095ns (79.482%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 f  sw_i_IBUF[0]_inst/O
                         net (fo=7, routed)           5.307     6.633    camera_top/cam/camCapture/sw_i_IBUF[0]
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.124     6.757 r  camera_top/cam/camCapture/inputPixel[3]_i_3/O
                         net (fo=1, routed)           0.787     7.544    camera_top/cam/camCapture/inputPixel[3]_i_3_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I2_O)        0.124     7.668 r  camera_top/cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     7.668    camera_top/frame/inputPixel_reg[3]_0[3]
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.520    -1.491    camera_top/frame/CLK
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.275ns  (logic 0.963ns (13.236%)  route 6.312ns (86.764%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.483     7.275    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.489    -1.522    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            camera_top/frame/inputPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.258ns  (logic 1.573ns (21.678%)  route 5.685ns (78.322%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=7, routed)           5.096     6.421    camera_top/cam/camCapture/sw_i_IBUF[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.124     6.545 r  camera_top/cam/camCapture/inputPixel[3]_i_2/O
                         net (fo=4, routed)           0.589     7.134    camera_top/cam/camCapture/inputPixel[3]_i_2_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.124     7.258 r  camera_top/cam/camCapture/inputPixel[2]_i_1/O
                         net (fo=1, routed)           0.000     7.258    camera_top/frame/inputPixel_reg[3]_0[2]
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.520    -1.491    camera_top/frame/CLK
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.238ns  (logic 0.963ns (13.305%)  route 6.275ns (86.695%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.445     7.238    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y15         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.470    -1.541    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 0.963ns (13.311%)  route 6.272ns (86.689%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.442     7.235    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.495    -1.516    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.228ns  (logic 0.963ns (13.323%)  route 6.265ns (86.677%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 f  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           1.216     1.635    camera_top/cam/camCapture/out[4]
    SLICE_X6Y1           LUT6 (Prop_lut6_I2_O)        0.296     1.931 f  camera_top/cam/camCapture/greyScale_i_5/O
                         net (fo=1, routed)           0.162     2.093    camera_top/cam/camCapture/greyScale_i_5_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     2.217 f  camera_top/cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.452     2.669    camera_top/cam/camCapture/greyScale_i_4_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I5_O)        0.124     2.793 r  camera_top/cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          4.435     7.228    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          1.491    -1.520    camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  camera_top/frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.233%)  route 0.133ns (41.767%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[14]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_data_reg[14]/Q
                         net (fo=6, routed)           0.133     0.274    camera_top/cam/camCapture/pixelValue[14]
    SLICE_X2Y2           LUT6 (Prop_lut6_I4_O)        0.045     0.319 r  camera_top/cam/camCapture/inputPixel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.319    camera_top/frame/inputPixel_reg[3]_0[2]
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.867    -0.840    camera_top/frame/CLK
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[2]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.645%)  route 0.213ns (53.355%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[13]/C
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/pixel_data_reg[13]/Q
                         net (fo=6, routed)           0.213     0.354    camera_top/cam/camCapture/pixelValue[13]
    SLICE_X1Y2           LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  camera_top/cam/camCapture/inputPixel[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    camera_top/frame/inputPixel_reg[3]_0[1]
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.867    -0.840    camera_top/frame/CLK
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[1]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.231ns (56.084%)  route 0.181ns (43.916%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[3]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  camera_top/cam/camCapture/pixel_data_reg[3]/Q
                         net (fo=6, routed)           0.127     0.268    camera_top/cam/camCapture/pixelValue[3]
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  camera_top/cam/camCapture/inputPixel[3]_i_4/O
                         net (fo=1, routed)           0.054     0.367    camera_top/cam/camCapture/inputPixel[3]_i_4_n_0
    SLICE_X2Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.412 r  camera_top/cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.412    camera_top/frame/inputPixel_reg[3]_0[3]
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.867    -0.840    camera_top/frame/CLK
    SLICE_X2Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[3]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/pixel_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inputPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.209ns (39.719%)  route 0.317ns (60.281%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/pixel_data_reg[12]/C
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  camera_top/cam/camCapture/pixel_data_reg[12]/Q
                         net (fo=5, routed)           0.317     0.481    camera_top/cam/camCapture/pixelValue[12]
    SLICE_X1Y2           LUT6 (Prop_lut6_I1_O)        0.045     0.526 r  camera_top/cam/camCapture/inputPixel[0]_i_1/O
                         net (fo=1, routed)           0.000     0.526    camera_top/frame/inputPixel_reg[3]_0[0]
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.867    -0.840    camera_top/frame/CLK
    SLICE_X1Y2           FDRE                                         r  camera_top/frame/inputPixel_reg[0]/C

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.397%)  route 0.437ns (75.603%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[6]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[6]/Q
                         net (fo=8, routed)           0.437     0.578    camera_top/frame/Q[6]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.141ns (24.030%)  route 0.446ns (75.970%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[7]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[7]/Q
                         net (fo=7, routed)           0.446     0.587    camera_top/frame/Q[7]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.128ns (20.934%)  route 0.483ns (79.066%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[4]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  camera_top/cam/camCapture/hIdx_reg[4]/Q
                         net (fo=7, routed)           0.483     0.611    camera_top/frame/Q[4]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.141ns (21.546%)  route 0.513ns (78.454%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[1]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[1]/Q
                         net (fo=8, routed)           0.513     0.654    camera_top/frame/Q[1]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.128ns (19.521%)  route 0.528ns (80.479%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[8]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  camera_top/cam/camCapture/hIdx_reg[8]/Q
                         net (fo=7, routed)           0.528     0.656    camera_top/frame/Q[8]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 camera_top/cam/camCapture/hIdx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            camera_top/frame/inAddress_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out4_clk_wiz_1  {rise@0.000ns fall@5.143ns period=10.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.141ns (21.335%)  route 0.520ns (78.665%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE                         0.000     0.000 r  camera_top/cam/camCapture/hIdx_reg[0]/C
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  camera_top/cam/camCapture/hIdx_reg[0]/Q
                         net (fo=9, routed)           0.520     0.661    camera_top/frame/Q[0]
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out4_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout4_buf/O
                         net (fo=37, routed)          0.925    -0.781    camera_top/frame/CLK
    DSP48_X0Y2           DSP48E1                                      r  camera_top/frame/inAddress_reg/CLK





