Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 29 15:23:37 2026
| Host         : Brett_PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file spatial_audio_top_control_sets_placed.rpt
| Design       : spatial_audio_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      7 |            1 |
|      8 |            1 |
|      9 |            1 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           14 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            3 |
| Yes          | No                    | No                     |             125 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------+------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------+------------------+------------------+----------------+
|  clk_gen/inst/clk_out1 | i2s/sclk_fall                  |                  |                1 |              1 |
|  clk_gen/inst/clk_out1 | i2s/new_sample_pulse_reg_0     |                  |                2 |              7 |
|  clk_gen/inst/clk_out1 | addr_gen/tap_count0            | i2s/new_sample   |                1 |              8 |
|  clk_gen/inst/clk_out1 |                                | reset_btn_IBUF   |                3 |              9 |
|  clk_gen/inst/clk_out1 | addr_gen/bram_addr[13]_i_1_n_0 |                  |                4 |             14 |
|  clk_gen/inst/clk_out1 |                                |                  |               14 |             26 |
|  clk_gen/inst/clk_out1 | i2s/new_sample_pulse_i_1_n_0   |                  |               10 |             48 |
|  clk_gen/inst/clk_out1 | i2s/new_sample                 |                  |               14 |             55 |
+------------------------+--------------------------------+------------------+------------------+----------------+


