library IEEE;
use IEEE.std_logic_1164.all;

entity debouncer is 
port (D: in std_logic; Q: out std_logic);
end entity debouncer;

architecture of debouncer is
constant dtime: time := 10 ms;
begin
	process(D)
	begin
		if rising_edge(D)
		then
			wait for dtime;
			Q <= '1' when D = '1' else Q;
		end if;
		if falling_edge(D)
		then
			wait for dtime;
			Q <= '0' when D = '0' else Q;
		end if;
	end process;
end architecture;