{
  "design": {
    "design_info": {
      "boundary_crc": "0xA8538DA5371F7DEA",
      "device": "xcu280-fsvh2892-2L-e",
      "name": "MU_OUT_BUF",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "MU_fifo": ""
    },
    "ports": {
      "almost_full": {
        "direction": "O"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "MU_OUT_BUF_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "data_in": {
        "direction": "I",
        "left": "169",
        "right": "0"
      },
      "data_out": {
        "direction": "O",
        "left": "169",
        "right": "0"
      },
      "empty": {
        "direction": "O"
      },
      "rd_en": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "wr_en": {
        "direction": "I"
      }
    },
    "components": {
      "MU_fifo": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "MU_OUT_BUF_MU_fifo_0",
        "xci_path": "ip/MU_OUT_BUF_MU_fifo_0/MU_OUT_BUF_MU_fifo_0.xci",
        "inst_hier_path": "MU_fifo",
        "parameters": {
          "Full_Threshold_Assert_Value": {
            "value": "500"
          },
          "Input_Data_Width": {
            "value": "170"
          },
          "Input_Depth": {
            "value": "512"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Programmable_Full_Type": {
            "value": "Single_Programmable_Full_Threshold_Constant"
          },
          "Use_Embedded_Registers": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "clk_0_1": {
        "ports": [
          "clk",
          "MU_fifo/clk"
        ]
      },
      "din_0_1": {
        "ports": [
          "data_in",
          "MU_fifo/din"
        ]
      },
      "frc_fifo_dout": {
        "ports": [
          "MU_fifo/dout",
          "data_out"
        ]
      },
      "frc_fifo_empty": {
        "ports": [
          "MU_fifo/empty",
          "empty"
        ]
      },
      "frc_fifo_prog_full": {
        "ports": [
          "MU_fifo/prog_full",
          "almost_full"
        ]
      },
      "rd_en_0_1": {
        "ports": [
          "rd_en",
          "MU_fifo/rd_en"
        ]
      },
      "srst_0_1": {
        "ports": [
          "rst",
          "MU_fifo/srst"
        ]
      },
      "wr_en_0_1": {
        "ports": [
          "wr_en",
          "MU_fifo/wr_en"
        ]
      }
    }
  }
}