
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:07 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_2688:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf93fffff; valaddr_reg:x3; val_offset:8064*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8064*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2689:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf9400000; valaddr_reg:x3; val_offset:8067*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8067*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2690:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf9600000; valaddr_reg:x3; val_offset:8070*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8070*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2691:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf9700000; valaddr_reg:x3; val_offset:8073*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8073*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2692:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf9780000; valaddr_reg:x3; val_offset:8076*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8076*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2693:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97c0000; valaddr_reg:x3; val_offset:8079*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8079*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2694:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97e0000; valaddr_reg:x3; val_offset:8082*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8082*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2695:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97f0000; valaddr_reg:x3; val_offset:8085*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8085*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2696:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97f8000; valaddr_reg:x3; val_offset:8088*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8088*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2697:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fc000; valaddr_reg:x3; val_offset:8091*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8091*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2698:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fe000; valaddr_reg:x3; val_offset:8094*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8094*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2699:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ff000; valaddr_reg:x3; val_offset:8097*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8097*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2700:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ff800; valaddr_reg:x3; val_offset:8100*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8100*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2701:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffc00; valaddr_reg:x3; val_offset:8103*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8103*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2702:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffe00; valaddr_reg:x3; val_offset:8106*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8106*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2703:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fff00; valaddr_reg:x3; val_offset:8109*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8109*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2704:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fff80; valaddr_reg:x3; val_offset:8112*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8112*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2705:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fffc0; valaddr_reg:x3; val_offset:8115*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8115*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2706:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fffe0; valaddr_reg:x3; val_offset:8118*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8118*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2707:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffff0; valaddr_reg:x3; val_offset:8121*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8121*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2708:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffff8; valaddr_reg:x3; val_offset:8124*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8124*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2709:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffffc; valaddr_reg:x3; val_offset:8127*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8127*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2710:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97ffffe; valaddr_reg:x3; val_offset:8130*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8130*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2711:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xf2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xf97fffff; valaddr_reg:x3; val_offset:8133*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8133*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2712:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff000001; valaddr_reg:x3; val_offset:8136*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8136*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2713:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff000003; valaddr_reg:x3; val_offset:8139*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8139*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2714:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff000007; valaddr_reg:x3; val_offset:8142*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8142*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2715:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff199999; valaddr_reg:x3; val_offset:8145*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8145*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2716:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff249249; valaddr_reg:x3; val_offset:8148*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8148*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2717:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff333333; valaddr_reg:x3; val_offset:8151*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8151*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2718:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:8154*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8154*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2719:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:8157*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8157*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2720:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff444444; valaddr_reg:x3; val_offset:8160*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8160*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2721:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:8163*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8163*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2722:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:8166*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8166*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2723:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff666666; valaddr_reg:x3; val_offset:8169*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8169*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2724:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:8172*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8172*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2725:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:8175*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8175*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2726:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:8178*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8178*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2727:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x4f7306 and fs2 == 1 and fe2 == 0x83 and fm2 == 0x1df4e6 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d4f7306; op2val:0xc19df4e6;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:8181*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8181*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2728:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbf800001; valaddr_reg:x3; val_offset:8184*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8184*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2729:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbf800003; valaddr_reg:x3; val_offset:8187*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8187*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2730:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbf800007; valaddr_reg:x3; val_offset:8190*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8190*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2731:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbf999999; valaddr_reg:x3; val_offset:8193*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8193*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2732:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:8196*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8196*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2733:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:8199*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8199*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2734:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:8202*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8202*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2735:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:8205*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8205*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2736:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:8208*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8208*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2737:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:8211*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8211*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2738:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:8214*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8214*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2739:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:8217*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8217*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2740:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:8220*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8220*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2741:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:8223*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8223*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2742:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:8226*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8226*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2743:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:8229*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8229*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2744:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9000000; valaddr_reg:x3; val_offset:8232*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8232*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2745:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9000001; valaddr_reg:x3; val_offset:8235*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8235*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2746:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9000003; valaddr_reg:x3; val_offset:8238*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8238*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2747:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9000007; valaddr_reg:x3; val_offset:8241*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8241*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2748:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc900000f; valaddr_reg:x3; val_offset:8244*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8244*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2749:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc900001f; valaddr_reg:x3; val_offset:8247*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8247*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2750:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc900003f; valaddr_reg:x3; val_offset:8250*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8250*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2751:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc900007f; valaddr_reg:x3; val_offset:8253*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8253*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2752:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc90000ff; valaddr_reg:x3; val_offset:8256*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8256*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2753:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc90001ff; valaddr_reg:x3; val_offset:8259*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8259*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2754:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc90003ff; valaddr_reg:x3; val_offset:8262*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8262*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2755:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc90007ff; valaddr_reg:x3; val_offset:8265*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8265*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2756:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9000fff; valaddr_reg:x3; val_offset:8268*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8268*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2757:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9001fff; valaddr_reg:x3; val_offset:8271*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8271*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2758:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9003fff; valaddr_reg:x3; val_offset:8274*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8274*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2759:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9007fff; valaddr_reg:x3; val_offset:8277*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8277*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2760:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc900ffff; valaddr_reg:x3; val_offset:8280*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8280*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2761:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc901ffff; valaddr_reg:x3; val_offset:8283*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8283*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2762:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc903ffff; valaddr_reg:x3; val_offset:8286*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8286*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2763:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc907ffff; valaddr_reg:x3; val_offset:8289*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8289*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2764:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc90fffff; valaddr_reg:x3; val_offset:8292*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8292*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2765:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc91fffff; valaddr_reg:x3; val_offset:8295*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8295*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2766:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc93fffff; valaddr_reg:x3; val_offset:8298*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8298*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2767:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9400000; valaddr_reg:x3; val_offset:8301*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8301*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2768:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9600000; valaddr_reg:x3; val_offset:8304*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8304*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2769:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9700000; valaddr_reg:x3; val_offset:8307*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8307*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2770:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc9780000; valaddr_reg:x3; val_offset:8310*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8310*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2771:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97c0000; valaddr_reg:x3; val_offset:8313*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8313*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2772:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97e0000; valaddr_reg:x3; val_offset:8316*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8316*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2773:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97f0000; valaddr_reg:x3; val_offset:8319*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8319*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2774:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97f8000; valaddr_reg:x3; val_offset:8322*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8322*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2775:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fc000; valaddr_reg:x3; val_offset:8325*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8325*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2776:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fe000; valaddr_reg:x3; val_offset:8328*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8328*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2777:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ff000; valaddr_reg:x3; val_offset:8331*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8331*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2778:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ff800; valaddr_reg:x3; val_offset:8334*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8334*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2779:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffc00; valaddr_reg:x3; val_offset:8337*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8337*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2780:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffe00; valaddr_reg:x3; val_offset:8340*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8340*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2781:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fff00; valaddr_reg:x3; val_offset:8343*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8343*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2782:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fff80; valaddr_reg:x3; val_offset:8346*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8346*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2783:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fffc0; valaddr_reg:x3; val_offset:8349*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8349*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2784:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fffe0; valaddr_reg:x3; val_offset:8352*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8352*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2785:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffff0; valaddr_reg:x3; val_offset:8355*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8355*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2786:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffff8; valaddr_reg:x3; val_offset:8358*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8358*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2787:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffffc; valaddr_reg:x3; val_offset:8361*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8361*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2788:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97ffffe; valaddr_reg:x3; val_offset:8364*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8364*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2789:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5a9a64 and fs2 == 1 and fe2 == 0x03 and fm2 == 0x15e5b1 and fs3 == 1 and fe3 == 0x92 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5a9a64; op2val:0x8195e5b1;
op3val:0xc97fffff; valaddr_reg:x3; val_offset:8367*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8367*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2790:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:8370*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8370*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2791:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:8373*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8373*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2792:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:8376*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8376*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2793:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:8379*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8379*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2794:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:8382*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8382*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2795:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:8385*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8385*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2796:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:8388*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8388*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2797:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:8391*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8391*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2798:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:8394*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8394*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2799:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:8397*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8397*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2800:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:8400*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8400*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2801:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:8403*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8403*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2802:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:8406*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8406*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2803:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:8409*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8409*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2804:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:8412*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8412*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2805:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:8415*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8415*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2806:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe000000; valaddr_reg:x3; val_offset:8418*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8418*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2807:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe000001; valaddr_reg:x3; val_offset:8421*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8421*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2808:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe000003; valaddr_reg:x3; val_offset:8424*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8424*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2809:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe000007; valaddr_reg:x3; val_offset:8427*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8427*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2810:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe00000f; valaddr_reg:x3; val_offset:8430*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8430*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2811:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe00001f; valaddr_reg:x3; val_offset:8433*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8433*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2812:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe00003f; valaddr_reg:x3; val_offset:8436*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8436*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2813:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe00007f; valaddr_reg:x3; val_offset:8439*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8439*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2814:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe0000ff; valaddr_reg:x3; val_offset:8442*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8442*0 + 3*21*FLEN/8, x4, x1, x2)

inst_2815:
// fs1 == 0 and fe1 == 0xfa and fm1 == 0x5f3d4a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7d5f3d4a; op2val:0x0;
op3val:0xe0001ff; valaddr_reg:x3; val_offset:8445*0 + 3*21*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 8445*0 + 3*21*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4181721087,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4181721088,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4183818240,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4184866816,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185391104,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185653248,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185784320,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185849856,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185882624,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185899008,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185907200,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185911296,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185913344,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185914368,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185914880,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915136,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915264,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915328,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915360,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915376,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915384,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915388,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915390,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4185915391,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2102358790,32,FLEN)
NAN_BOXED(3248354534,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220416,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220417,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220419,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220423,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220431,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220447,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220479,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220543,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220671,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372220927,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372221439,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372222463,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372224511,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372228607,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372236799,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372253183,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372285951,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372351487,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372482559,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3372744703,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3373268991,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3374317567,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3376414719,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3376414720,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3378511872,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3379560448,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380084736,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380346880,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380477952,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380543488,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380576256,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380592640,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380600832,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380604928,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380606976,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608000,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608512,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608768,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608896,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608960,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380608992,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380609008,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380609016,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380609020,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380609022,32,FLEN)
NAN_BOXED(2103089764,32,FLEN)
NAN_BOXED(2174084529,32,FLEN)
NAN_BOXED(3380609023,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881024,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881025,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881027,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881031,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881039,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881055,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881087,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881151,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881279,32,FLEN)
NAN_BOXED(2103393610,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(234881535,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
