###########################
# simulation_run_config_options
-gpgpu_ptx_sim_mode 0 
###########################
# stat_collection_options
-gpgpu_ptx_instruction_classification 0 
-gpgpu_memlatency_stat 14 
-enable_ptx_file_line_stats 1 
-gpgpu_runtime_stat 500 
-visualizer_enabled 0 
###########################
# high_level_architecture_configuration_options
-gpgpu_n_clusters 15 
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 
-gpgpu_n_cores_per_cluster 1 
-gpgpu_n_mem 6 
###########################
# additional_architecture_configuration_options
-gpgpu_max_insn_issue_per_warp 1 
-gpgpu_num_sched_per_core 2 
###########################
# scheduler_options
-gpgpu_max_insn_issue_per_warp 1 
-gpgpu_num_sched_per_core 2 
###########################
# shader_core_pipeline_configuration_options
-ptx_opcode_latency_int 4,13,4,5,145 
-ptx_opcode_latency_dp 8,19,8,8,330 
-gpgpu_shader_core_pipeline 1536:32 
-ptx_opcode_initiation_int 1,2,2,1,8 
-ptx_opcode_latency_fp 4,13,4,5,39 
-gpgpu_shader_registers 32768 
-ptx_opcode_initiation_dp 8,16,8,8,130 
-gpgpu_simd_model 1 
-ptx_opcode_initiation_fp 1,2,1,1,4 
-gpgpu_shader_cta 8 
###########################
# memory_sub_system_configuration_options
-gpgpu_shmem_warp_parts 1 
-gpgpu_cache:dl2_texture_only 0 
-gpgpu_num_reg_banks 16 
-gpgpu_cache:dl2 64:128:8,L:B:m:W:L,A:32:4,4:0,32 
-gpgpu_cache:dl1 32:128:4,L:L:m:N:H,A:32:8,8 
-gpgpu_tex_cache:l1 4:128:24,L:R:m:N:L,F:128:4,128:2 
-gpgpu_cache:il1 4:128:4,L:R:f:N:L,A:2:32,4 
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 
-gpgpu_shmem_size 49152 
###########################
# operand_collector_configuration_options
-gpgpu_operand_collector_num_units_sfu 8 
-gpgpu_operand_collector_num_out_ports_sp 2 
-gpgpu_operand_collector_num_units_sp 6 
-gpgpu_operand_collector_num_in_ports_sp 2 
###########################
# dram_controller_configuration_options
-gpgpu_mem_address_mask 1 
-gpgpu_frfcfs_dram_sched_queue_size 16 
-gpgpu_dram_return_queue_size 116 
-gpgpu_n_mem_per_ctrlr 2 
-gpgpu_dram_scheduler 1 
-dram_latency 100 
-gpgpu_dram_timing_opt "nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2" 
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS 
-rop_latency 120 
-gpgpu_dram_buswidth 4 
-gpgpu_dram_burst_length 8 
###########################
# interconnection_configuration_options
-network_mode 1 
-inter_config_file config_fermi_islip.icnt 
###########################
# ptx_configuration_options
-gpgpu_ptx_force_max_capability 20 
-gpgpu_ptx_save_converted_ptxplus 0 
-gpgpu_ptx_convert_to_ptxplus 0 
###########################
# unrecognized_configuration_options
-gpgpu_shmem_limited_broadcast 0 
-gpgpu_n_sub_partition_per_mchannel 2 
-gpgpu_shmem_num_banks 32 
-gpgpu_num_sp_units 2 
-dram_data_command_freq_ratio 4 # GDDR5 is QDR 
-gpgpu_scheduler gto 
-gpgpu_num_sfu_units 1 
-gpgpu_pipeline_widths 2,1,1,2,1,1,2 
-power_simulation_enabled 0 
-gpuwattch_xml_file gpuwattch_gtx480.xml 
