<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.02.06.21:25:59"
 outputDirectory="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC5C6F27C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7_H6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_125_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_LPDDR2_PLL_REF_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_LPDDR2_PLL_REF_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_LPDDR2_PLL_REF_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_125" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_125_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_50" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="i2c_scl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="i2c_scl_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="i2c_sda" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="i2c_sda_export" direction="bidir" role="export" width="1" />
  </interface>
  <interface name="key" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="key_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="ledg" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ledg_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="ledr" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ledr_export" direction="output" role="export" width="8" />
  </interface>
  <interface name="lpddr2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lpddr2_mem_ca" direction="output" role="mem_ca" width="10" />
   <port name="lpddr2_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="lpddr2_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="lpddr2_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="lpddr2_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="lpddr2_mem_dm" direction="output" role="mem_dm" width="4" />
   <port name="lpddr2_mem_dq" direction="bidir" role="mem_dq" width="32" />
   <port name="lpddr2_mem_dqs" direction="bidir" role="mem_dqs" width="4" />
   <port name="lpddr2_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="4" />
  </interface>
  <interface name="lpddr2_global_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="lpddr2_global_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="lpddr2_oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lpddr2_oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="lpddr2_pll_ref_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="lpddr2_pll_ref_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="lpddr2_pll_sharing" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lpddr2_pll_sharing_pll_mem_clk"
       direction="output"
       role="pll_mem_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_write_clk"
       direction="output"
       role="pll_write_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_locked"
       direction="output"
       role="pll_locked"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_write_clk_pre_phy_clk"
       direction="output"
       role="pll_write_clk_pre_phy_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_addr_cmd_clk"
       direction="output"
       role="pll_addr_cmd_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_avl_clk"
       direction="output"
       role="pll_avl_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_config_clk"
       direction="output"
       role="pll_config_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_mem_phy_clk"
       direction="output"
       role="pll_mem_phy_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_afi_phy_clk"
       direction="output"
       role="afi_phy_clk"
       width="1" />
   <port
       name="lpddr2_pll_sharing_pll_avl_phy_clk"
       direction="output"
       role="pll_avl_phy_clk"
       width="1" />
  </interface>
  <interface name="lpddr2_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="lpddr2_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="lpddr2_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="lpddr2_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sd" kind="conduit" start="0">
   <property name="associatedClock" value="clk_50" />
   <property name="associatedReset" value="reset" />
   <port name="sd_sd_clk" direction="output" role="sd_clk" width="1" />
   <port name="sd_sd_cmd" direction="bidir" role="sd_cmd" width="1" />
   <port name="sd_sd_dat" direction="bidir" role="sd_dat" width="4" />
  </interface>
  <interface name="sram_bridge_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="sram_bridge_out_sram_tcm_data_out"
       direction="bidir"
       role="sram_tcm_data_out"
       width="16" />
   <port
       name="sram_bridge_out_sram_tcm_address_out"
       direction="output"
       role="sram_tcm_address_out"
       width="19" />
   <port
       name="sram_bridge_out_sram_tcm_outputenable_n_out"
       direction="output"
       role="sram_tcm_outputenable_n_out"
       width="1" />
   <port
       name="sram_bridge_out_sram_tcm_chipselect_n_out"
       direction="output"
       role="sram_tcm_chipselect_n_out"
       width="1" />
   <port
       name="sram_bridge_out_sram_tcm_byteenable_n_out"
       direction="output"
       role="sram_tcm_byteenable_n_out"
       width="2" />
   <port
       name="sram_bridge_out_sram_tcm_write_n_out"
       direction="output"
       role="sram_tcm_write_n_out"
       width="1" />
  </interface>
  <interface name="video" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="video_RGB_OUT" direction="output" role="RGB_OUT" width="24" />
   <port name="video_HD" direction="output" role="HD" width="1" />
   <port name="video_VD" direction="output" role="VD" width="1" />
   <port name="video_DEN" direction="output" role="DEN" width="1" />
  </interface>
  <interface name="video_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="25000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="video_clk_clk" direction="output" role="clk" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="ECE423_QSYS:1.0:AUTO_CLK_125_CLOCK_DOMAIN=-1,AUTO_CLK_125_CLOCK_RATE=-1,AUTO_CLK_125_RESET_DOMAIN=-1,AUTO_CLK_50_CLOCK_DOMAIN=-1,AUTO_CLK_50_CLOCK_RATE=-1,AUTO_CLK_50_RESET_DOMAIN=-1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_GENERATION_ID=1486434132,AUTO_LPDDR2_PLL_REF_CLK_CLOCK_DOMAIN=-1,AUTO_LPDDR2_PLL_REF_CLK_CLOCK_RATE=-1,AUTO_LPDDR2_PLL_REF_CLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(Pixel_Conv:1.0:AUTO_DEVICE_FAMILY=Cyclone V,SOURCE_SYMBOLS_PER_BEAT=1)(clock_source:15.1:clockFrequency=125000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=537921568,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=30,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=16384,dcache_size_derived=16384,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=127,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=537395200,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=537921568,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=30,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=16384,dcache_size_derived=16384,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=127,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=537395200,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:))(altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_2&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=16,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=16,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_write_master:15.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(idct_accel:1.0:)(altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_mem_if_lpddr2_emif:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,F1,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,F1,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=27,AVL_ADDR_WIDTH_PORT_2=27,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=128,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=8,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=2,AV_PORT_2_CONNECT_TO_CV_PORT=1,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=2,CPORT_TYPE_PORT_2=1,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=27,CV_AVL_ADDR_WIDTH_PORT_2=27,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=1,CV_CPORT_TYPE_PORT_2=2,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=WRITE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_TYPE=READ,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_1,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=1,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=1,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=2,CV_PORT_2_CONNECT_TO_AV_PORT=1,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=WRITE,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_1,ENUM_CPORT2_TYPE=READ,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_17,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_24,ENUM_MEM_IF_TRC=TRC_30,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_1,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_3,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_2,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=4,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=1288,INTG_MEM_IF_TRFC=20,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=1,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=1,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=3,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=3,2,1,1,1,1,PRIORITY_PORT_0=3,PRIORITY_PORT_1=2,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=1,TG_TEMP_PORT_2=2,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=330000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=165000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_afi_splitter:15.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,F1,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,F1,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=27,AVL_ADDR_WIDTH_PORT_2=27,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=128,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=8,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=2,AV_PORT_2_CONNECT_TO_CV_PORT=1,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=2,CPORT_TYPE_PORT_2=1,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=27,CV_AVL_ADDR_WIDTH_PORT_2=27,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=1,CV_CPORT_TYPE_PORT_2=2,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=WRITE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_TYPE=READ,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_1,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=1,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=1,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=2,CV_PORT_2_CONNECT_TO_AV_PORT=1,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=WRITE,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_1,ENUM_CPORT2_TYPE=READ,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_17,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_24,ENUM_MEM_IF_TRC=TRC_30,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_1,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_3,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_2,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=4,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=1288,INTG_MEM_IF_TRFC=20,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=1,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=1,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=3,2,1,1,1,1,PRIORITY_PORT_0=3,PRIORITY_PORT_1=2,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=1,TG_TEMP_PORT_2=2,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=both,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)(sd_cont:1.0:)(altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false))(altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_sharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;)(altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,,,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_avalon_sysid_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1486434132)(altera_avalon_timer:15.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=124999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=125000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_timer:15.1:alwaysRun=false,counterSize=64,fixedPeriod=false,loadValue=124,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=4,snapshot=true,systemFrequency=125000000,ticksPerSec=1000000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0E-6,watchdogPulse=2)(altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=16,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=16,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:15.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=25000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=32,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=16777216,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=32,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=16777216,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:15.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=25,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_avalon_fifo:15.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=true,deviceFamilyString=Cyclone V,errorWidth=0,fifoDepth=256,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=false,singleResetMode=false,symbolsPerBeat=4,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=false)(altera_pll:15.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=6,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=6,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CGXFC5C6F27C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=12,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=25.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,6,6,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=25.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz)(altera_avalon_video_sync_generator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BEATS_PER_PIXEL=1,DATA_STREAM_BIT_WIDTH=24,H_BLANK_PIXELS=128,H_FRONT_PORCH_PIXELS=24,H_SYNC_PULSE_PIXELS=32,H_SYNC_PULSE_POLARITY=0,NUM_COLUMNS=640,NUM_ROWS=480,TOTAL_HSCAN_PIXELS=768,TOTAL_VSCAN_LINES=525,V_BLANK_LINES=45,V_FRONT_PORCH_LINES=10,V_SYNC_PULSE_LINES=3,V_SYNC_PULSE_POLARITY=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101568,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101560,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x201014e0,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x201014c0,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101440,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20100800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101550,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101540,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101500,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x201014a0,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101530,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101400,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101480,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101460,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101520,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101510,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20101000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20080000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20100800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x20080000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(interrupt:15.1:irqNumber=3)(interrupt:15.1:irqNumber=5)(interrupt:15.1:irqNumber=6)(interrupt:15.1:irqNumber=0)(interrupt:15.1:irqNumber=1)(interrupt:15.1:irqNumber=2)(interrupt:15.1:irqNumber=4)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(tristate_conduit:15.1:)(tristate_conduit:15.1:)"
   instancePathKey="ECE423_QSYS"
   kind="ECE423_QSYS"
   version="1.0"
   name="ECE423_QSYS">
  <parameter name="AUTO_LPDDR2_PLL_REF_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1486434132" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_LPDDR2_PLL_REF_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_LPDDR2_PLL_REF_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="AUTO_CLK_125_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_50_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_CLK_50_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_125_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_50_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_from_idct_hwacel.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_accel.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_1D.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_to_idct_hwacel.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv_hw.tcl" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/idct_accel_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/sd_cont_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 0 starting:ECE423_QSYS "ECE423_QSYS"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>105</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>19</b> modules, <b>56</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>41</b> modules, <b>126</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sd_cont_0.master and sd_cont_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces lpddr2_avl_0_translator.avalon_anti_slave_0 and lpddr2.avl_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_csr_translator.avalon_anti_slave_0 and video_dma.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces to_idct_hwacel_csr_translator.avalon_anti_slave_0 and to_idct_hwacel.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_idct_hwacel_csr_translator.avalon_anti_slave_0 and from_idct_hwacel.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma_descriptor_slave_translator.avalon_anti_slave_0 and video_dma.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces to_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0 and to_idct_hwacel.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0 and from_idct_hwacel.descriptor_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces key_s1_translator.avalon_anti_slave_0 and key.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_1_s1_translator.avalon_anti_slave_0 and timer_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ledg_s1_translator.avalon_anti_slave_0 and ledg.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ledr_s1_translator.avalon_anti_slave_0 and ledr.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_scl_s1_translator.avalon_anti_slave_0 and i2c_scl.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces i2c_sda_s1_translator.avalon_anti_slave_0 and i2c_sda.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sd_cont_0_slave_translator.avalon_anti_slave_0 and sd_cont_0.slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sram_uas_translator.avalon_anti_slave_0 and sram.uas</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>102</b> modules, <b>422</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>124</b> modules, <b>492</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>126</b> modules, <b>502</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>144</b> modules, <b>558</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>187</b> modules, <b>650</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>195</b> modules, <b>674</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_002.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>199</b> modules, <b>696</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>285</b> modules, <b>986</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Warning">Pipeline stage not inserted between cmd_demux_002.src0 and cmd_mux_004.sink2 because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.</message>
   <message level="Warning">Pipeline stage not inserted between cmd_mux_001.src and mem_if_lpddr2_emif_avl_0_agent.cp because they are unconnected in the interconnect. Please remove stale pipeline stage requirements.</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_SpotPipelineTransform"><![CDATA[After transform: <b>286</b> modules, <b>989</b> connections]]></message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>292</b> modules, <b>1282</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces video_dma.mm_read and video_dma_mm_read_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces to_idct_hwacel.mm_read and to_idct_hwacel_mm_read_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces lpddr2_avl_1_translator.avalon_anti_slave_0 and lpddr2.avl_1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>16</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>21</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_pipeline_transform"><![CDATA[After transform: <b>27</b> modules, <b>78</b> connections]]></message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>30</b> modules, <b>106</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>29</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master from_idct_hwacel.mm_write and slave lpddr2.avl_2 because the master has address signal 29 bit wide, but the slave is 27 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_idct_hwacel.mm_write and from_idct_hwacel_mm_write_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces from_idct_hwacel_mm_write_translator.avalon_universal_master_0 and lpddr2_avl_2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces lpddr2_avl_2_translator.avalon_anti_slave_0 and lpddr2.avl_2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>9</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>120</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>30</b> modules, <b>120</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>31</b> modules, <b>124</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.031s/0.063s</message>
   <message level="Debug" culprit="avalon_st_adapter.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.104s/0.172s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting timing_adapter: timing_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.timing_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.047s/0.047s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>33</b> modules, <b>130</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>38</b> modules, <b>139</b> connections]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>Pixel_Conv</b> "<b>submodules/Pixel_Conv</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/ECE423_QSYS_cpu</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_msgdma</b> "<b>submodules/ECE423_QSYS_from_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/ECE423_QSYS_i2c_scl</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/ECE423_QSYS_i2c_sda</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>idct_accel</b> "<b>submodules/idct_accel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/ECE423_QSYS_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/ECE423_QSYS_key</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/ECE423_QSYS_ledg</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/ECE423_QSYS_ledg</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_mem_if_lpddr2_emif</b> "<b>submodules/ECE423_QSYS_lpddr2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>sd_cont</b> "<b>submodules/sd_cont</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_generic_tristate_controller</b> "<b>submodules/ECE423_QSYS_sram</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_tristate_conduit_bridge</b> "<b>submodules/ECE423_QSYS_sram_bridge</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_tristate_conduit_pin_sharer</b> "<b>submodules/ECE423_QSYS_sram_sharer</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/ECE423_QSYS_sysid</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/ECE423_QSYS_timer_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/ECE423_QSYS_timer_1</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_msgdma</b> "<b>submodules/ECE423_QSYS_to_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_msgdma</b> "<b>submodules/ECE423_QSYS_video_dma</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/ECE423_QSYS_video_fifo</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_pll</b> "<b>submodules/ECE423_QSYS_video_pll</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_video_sync_generator</b> "<b>submodules/altera_avalon_video_sync_generator</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ECE423_QSYS_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/ECE423_QSYS_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS"><![CDATA["<b>ECE423_QSYS</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 33 starting:Pixel_Conv "submodules/Pixel_Conv"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --source=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 10.187s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\ece423_hakjtw\ece423_prefab_w2017\ece423_prefab\ip\Pixel_Conv.v --source=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0005_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Pixel_Conv "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SOURCE_SYMBOLS_PER_BEAT=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.640s</message>
   <message level="Info" culprit="Pixel_Conv"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>Pixel_Conv</b> "<b>Pixel_Conv</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_nios2_gen2 "submodules/ECE423_QSYS_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/ECE423_QSYS_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 330 starting:altera_nios2_gen2_unit "submodules/ECE423_QSYS_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE423_QSYS_cpu_cpu --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen/ --quartus_bindir=C:/software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen//ECE423_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:07 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:14 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:20 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:22 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_msgdma "submodules/ECE423_QSYS_from_idct_hwacel"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="from_idct_hwacel"><![CDATA["<b>from_idct_hwacel</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="from_idct_hwacel"><![CDATA["<b>from_idct_hwacel</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="from_idct_hwacel"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>from_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 328 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 33 starting:altera_avalon_pio "submodules/ECE423_QSYS_i2c_scl"</message>
   <message level="Info" culprit="i2c_scl">Starting RTL generation for module 'ECE423_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_scl --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0006_i2c_scl_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0006_i2c_scl_gen//ECE423_QSYS_i2c_scl_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_scl">Done RTL generation for module 'ECE423_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_scl</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_avalon_pio "submodules/ECE423_QSYS_i2c_sda"</message>
   <message level="Info" culprit="i2c_sda">Starting RTL generation for module 'ECE423_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_sda --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0007_i2c_sda_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0007_i2c_sda_gen//ECE423_QSYS_i2c_sda_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_sda">Done RTL generation for module 'ECE423_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_sda</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:idct_accel "submodules/idct_accel"</message>
   <message level="Info" culprit="idct_accel_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>idct_accel</b> "<b>idct_accel_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_jtag_uart "submodules/ECE423_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'ECE423_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE423_QSYS_jtag_uart --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0009_jtag_uart_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0009_jtag_uart_gen//ECE423_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'ECE423_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_pio "submodules/ECE423_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'ECE423_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_key --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0010_key_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0010_key_gen//ECE423_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'ECE423_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_avalon_pio "submodules/ECE423_QSYS_ledg"</message>
   <message level="Info" culprit="ledg">Starting RTL generation for module 'ECE423_QSYS_ledg'</message>
   <message level="Info" culprit="ledg">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_ledg --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0011_ledg_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0011_ledg_gen//ECE423_QSYS_ledg_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ledg">Done RTL generation for module 'ECE423_QSYS_ledg'</message>
   <message level="Info" culprit="ledg"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ledg</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 26 starting:altera_mem_if_lpddr2_emif "submodules/ECE423_QSYS_lpddr2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/ECE423_QSYS_lpddr2_pll0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>submodules/ECE423_QSYS_lpddr2_p0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/ECE423_QSYS_lpddr2_s0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="lpddr2"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>lpddr2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 327 starting:altera_mem_if_lpddr2_pll "submodules/ECE423_QSYS_lpddr2_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 326 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/ECE423_QSYS_lpddr2_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ECE423_QSYS_lpddr2_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ECE423_QSYS_lpddr2_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 325 starting:altera_mem_if_lpddr2_qseq "submodules/ECE423_QSYS_lpddr2_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 324 starting:altera_mem_if_lpddr2_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 323 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 322 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset_controller_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>reset_controller_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:sd_cont "submodules/sd_cont"</message>
   <message level="Info" culprit="sd_cont_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>sd_cont</b> "<b>sd_cont_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_generic_tristate_controller "submodules/ECE423_QSYS_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 321 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 319 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_tristate_conduit_bridge "submodules/ECE423_QSYS_sram_bridge"</message>
   <message level="Info" culprit="sram_bridge"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>sram_bridge</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_tristate_conduit_pin_sharer "submodules/ECE423_QSYS_sram_sharer"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram_sharer"><![CDATA["<b>sram_sharer</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/ECE423_QSYS_sram_sharer_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="sram_sharer"><![CDATA["<b>sram_sharer</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/ECE423_QSYS_sram_sharer_arbiter</b>"]]></message>
   <message level="Info" culprit="sram_sharer"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>sram_sharer</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 318 starting:altera_tristate_conduit_pin_sharer_core "submodules/ECE423_QSYS_sram_sharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 317 starting:altera_merlin_std_arbitrator "submodules/ECE423_QSYS_sram_sharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_avalon_sysid_qsys "submodules/ECE423_QSYS_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_timer "submodules/ECE423_QSYS_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'ECE423_QSYS_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_0 --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0016_timer_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0016_timer_0_gen//ECE423_QSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'ECE423_QSYS_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_timer "submodules/ECE423_QSYS_timer_1"</message>
   <message level="Info" culprit="timer_1">Starting RTL generation for module 'ECE423_QSYS_timer_1'</message>
   <message level="Info" culprit="timer_1">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_1 --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0017_timer_1_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0017_timer_1_gen//ECE423_QSYS_timer_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1">Done RTL generation for module 'ECE423_QSYS_timer_1'</message>
   <message level="Info" culprit="timer_1"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_msgdma "submodules/ECE423_QSYS_to_idct_hwacel"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="to_idct_hwacel"><![CDATA["<b>to_idct_hwacel</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="to_idct_hwacel"><![CDATA["<b>to_idct_hwacel</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="to_idct_hwacel"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>to_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 315 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>to_idct_hwacel</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_msgdma "submodules/ECE423_QSYS_video_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_dma"><![CDATA["<b>video_dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="video_dma"><![CDATA["<b>video_dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="video_dma"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>video_dma</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 315 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>to_idct_hwacel</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_fifo "submodules/ECE423_QSYS_video_fifo"</message>
   <message level="Info" culprit="video_fifo">Starting RTL generation for module 'ECE423_QSYS_video_fifo'</message>
   <message level="Info" culprit="video_fifo">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=ECE423_QSYS_video_fifo --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0018_video_fifo_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0018_video_fifo_gen//ECE423_QSYS_video_fifo_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="video_fifo">Done RTL generation for module 'ECE423_QSYS_video_fifo'</message>
   <message level="Info" culprit="video_fifo"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_fifo</b> "<b>video_fifo</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_pll "submodules/ECE423_QSYS_video_pll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_pll</b> "<b>video_pll</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_avalon_video_sync_generator "submodules/altera_avalon_video_sync_generator"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --source=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.421s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\software\altera\15.1\ip\altera\sopc_builder_ip\altera_avalon_video_sync_generator\altera_avalon_video_sync_generator.v --source=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0020_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=altera_avalon_video_sync_generator "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=DATA_STREAM_BIT_WIDTH=D\"24\";BEATS_PER_PIXEL=D\"1\";NUM_COLUMNS=D\"640\";NUM_ROWS=D\"480\";H_BLANK_PIXELS=D\"128\";H_FRONT_PORCH_PIXELS=D\"24\";H_SYNC_PULSE_PIXELS=D\"32\";H_SYNC_PULSE_POLARITY=D\"0\";V_BLANK_LINES=D\"45\";V_FRONT_PORCH_LINES=D\"10\";V_SYNC_PULSE_LINES=D\"3\";V_SYNC_PULSE_POLARITY=D\"0\";TOTAL_HSCAN_PIXELS=D\"768\";TOTAL_VSCAN_LINES=D\"525\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.594s</message>
   <message level="Info" culprit="video_sync_generator_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_video_sync_generator</b> "<b>video_sync_generator_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 27 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.073s/0.141s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.041s/0.063s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>292</b> modules, <b>932</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_021</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 290 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 287 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 286 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 230 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 229 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 228 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 227 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 226 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 221 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 220 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 209 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 208 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 206 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>jtag_uart_avalon_jtag_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 188 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 187 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 186 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 185 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 184 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 166 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 147 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 146 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 145 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 144 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="video_dma_descriptor_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>video_dma_descriptor_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 132 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 45 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 39 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_007"><![CDATA["<b>avalon_st_adapter_007</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 1 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_007</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_018"><![CDATA["<b>avalon_st_adapter_018</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_018</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 0 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_018</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>74</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 290 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 287 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 286 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 22 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 20 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 19 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 17 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 16 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 15 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 132 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 45 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 335 starting:altera_irq_mapper "submodules/ECE423_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 4 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 3 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="Pixel_Conv:1.0:AUTO_DEVICE_FAMILY=Cyclone V,SOURCE_SYMBOLS_PER_BEAT=1"
   instancePathKey="ECE423_QSYS:.:Pixel_Conv"
   kind="Pixel_Conv"
   version="1.0"
   name="Pixel_Conv">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv_hw.tcl" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="Pixel_Conv" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 33 starting:Pixel_Conv "submodules/Pixel_Conv"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --source=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0003_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 10.187s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\ece423_hakjtw\ece423_prefab_w2017\ece423_prefab\ip\Pixel_Conv.v --source=C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/Pixel_Conv.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0005_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=Pixel_Conv "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=SOURCE_SYMBOLS_PER_BEAT=D\"1\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.640s</message>
   <message level="Info" culprit="Pixel_Conv"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>Pixel_Conv</b> "<b>Pixel_Conv</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,bht_ramBlockType=Automatic,breakAbsoluteAddr=537921568,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=30,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=16384,dcache_size_derived=16384,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=127,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=537395200,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=537921568,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=30,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=16384,dcache_size_derived=16384,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=127,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=537395200,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:cpu"
   kind="altera_nios2_gen2"
   version="15.1"
   name="ECE423_QSYS_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="16384" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="127" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="537395232" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="sram.uas" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="30" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="30" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="sram.uas" />
  <parameter name="dcache_bursts_derived" value="true" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="16384" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="537921568" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="537395200" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="cpu" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_nios2_gen2 "submodules/ECE423_QSYS_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/ECE423_QSYS_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 330 starting:altera_nios2_gen2_unit "submodules/ECE423_QSYS_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE423_QSYS_cpu_cpu --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen/ --quartus_bindir=C:/software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen//ECE423_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:07 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:14 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:20 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:22 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = -1,AUTO_MM_WRITE_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_2&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = 29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=16,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=2,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=16,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_write_master:15.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="ECE423_QSYS:.:from_idct_hwacel"
   kind="altera_msgdma"
   version="15.1"
   name="ECE423_QSYS_from_idct_hwacel">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="536870912" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="16" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_MM_READ_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter
     name="AUTO_MM_WRITE_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_2&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_from_idct_hwacel.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="from_idct_hwacel" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_msgdma "submodules/ECE423_QSYS_from_idct_hwacel"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="from_idct_hwacel"><![CDATA["<b>from_idct_hwacel</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="from_idct_hwacel"><![CDATA["<b>from_idct_hwacel</b>" reuses <b>dma_write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Info" culprit="from_idct_hwacel"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>from_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 328 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="ECE423_QSYS:.:i2c_scl"
   kind="altera_avalon_pio"
   version="15.1"
   name="ECE423_QSYS_i2c_scl">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="i2c_scl" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 33 starting:altera_avalon_pio "submodules/ECE423_QSYS_i2c_scl"</message>
   <message level="Info" culprit="i2c_scl">Starting RTL generation for module 'ECE423_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_scl --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0006_i2c_scl_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0006_i2c_scl_gen//ECE423_QSYS_i2c_scl_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_scl">Done RTL generation for module 'ECE423_QSYS_i2c_scl'</message>
   <message level="Info" culprit="i2c_scl"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_scl</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=false,derived_has_tri=true,derived_irq_type=NONE,direction=Bidir,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="ECE423_QSYS:.:i2c_sda"
   kind="altera_avalon_pio"
   version="15.1"
   name="ECE423_QSYS_i2c_sda">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="true" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Bidir" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="i2c_sda" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 32 starting:altera_avalon_pio "submodules/ECE423_QSYS_i2c_sda"</message>
   <message level="Info" culprit="i2c_sda">Starting RTL generation for module 'ECE423_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_i2c_sda --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0007_i2c_sda_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0007_i2c_sda_gen//ECE423_QSYS_i2c_sda_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="i2c_sda">Done RTL generation for module 'ECE423_QSYS_i2c_sda'</message>
   <message level="Info" culprit="i2c_sda"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>i2c_sda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="idct_accel:1.0:"
   instancePathKey="ECE423_QSYS:.:idct_accel_0"
   kind="idct_accel"
   version="1.0"
   name="idct_accel">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_accel.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/idct_1D.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/idct_accel_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="idct_accel_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:idct_accel "submodules/idct_accel"</message>
   <message level="Info" culprit="idct_accel_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>idct_accel</b> "<b>idct_accel_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=125000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="ECE423_QSYS:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="15.1"
   name="ECE423_QSYS_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="125000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_jtag_uart "submodules/ECE423_QSYS_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'ECE423_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ECE423_QSYS_jtag_uart --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0009_jtag_uart_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0009_jtag_uart_gen//ECE423_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'ECE423_QSYS_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=true,clockRate=125000000,derived_capture=true,derived_do_test_bench_wiring=false,derived_edge_type=FALLING,derived_has_in=true,derived_has_irq=true,derived_has_out=false,derived_has_tri=false,derived_irq_type=EDGE,direction=Input,edgeType=FALLING,generateIRQ=true,irqType=EDGE,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="ECE423_QSYS:.:key"
   kind="altera_avalon_pio"
   version="15.1"
   name="ECE423_QSYS_key">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="key" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_pio "submodules/ECE423_QSYS_key"</message>
   <message level="Info" culprit="key">Starting RTL generation for module 'ECE423_QSYS_key'</message>
   <message level="Info" culprit="key">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_key --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0010_key_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0010_key_gen//ECE423_QSYS_key_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="key">Done RTL generation for module 'ECE423_QSYS_key'</message>
   <message level="Info" culprit="key"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>key</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:15.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=true,captureEdge=false,clockRate=125000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="ECE423_QSYS:.:ledg"
   kind="altera_avalon_pio"
   version="15.1"
   name="ECE423_QSYS_ledg">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="125000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="ledg,ledr" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_avalon_pio "submodules/ECE423_QSYS_ledg"</message>
   <message level="Info" culprit="ledg">Starting RTL generation for module 'ECE423_QSYS_ledg'</message>
   <message level="Info" culprit="ledg">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=ECE423_QSYS_ledg --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0011_ledg_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0011_ledg_gen//ECE423_QSYS_ledg_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ledg">Done RTL generation for module 'ECE423_QSYS_ledg'</message>
   <message level="Info" culprit="ledg"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_pio</b> "<b>ledg</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_emif:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,F1,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,F1,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=27,AVL_ADDR_WIDTH_PORT_2=27,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=128,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=8,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=2,AV_PORT_2_CONNECT_TO_CV_PORT=1,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=2,CPORT_TYPE_PORT_2=1,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=27,CV_AVL_ADDR_WIDTH_PORT_2=27,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=1,CV_CPORT_TYPE_PORT_2=2,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=WRITE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_TYPE=READ,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_1,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=1,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=1,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=2,CV_PORT_2_CONNECT_TO_AV_PORT=1,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=WRITE,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_1,ENUM_CPORT2_TYPE=READ,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_17,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_24,ENUM_MEM_IF_TRC=TRC_30,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_1,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_3,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_2,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=4,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=1288,INTG_MEM_IF_TRFC=20,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=1,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=16,MAX_PENDING_WR_CMD=8,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=1,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=3,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=3,2,1,1,1,1,PRIORITY_PORT_0=3,PRIORITY_PORT_1=2,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=1,TG_TEMP_PORT_2=2,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=330000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=165000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_lpddr2_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_afi_splitter:15.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=2,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_INT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false)(altera_mem_if_lpddr2_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_lpddr2_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,F1,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,F1,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=27,AVL_ADDR_WIDTH_PORT_2=27,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=128,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=8,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=2,AV_PORT_2_CONNECT_TO_CV_PORT=1,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=2,CPORT_TYPE_PORT_2=1,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=27,CV_AVL_ADDR_WIDTH_PORT_2=27,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=1,CV_CPORT_TYPE_PORT_2=2,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=WRITE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_TYPE=READ,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_1,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=1,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=1,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=2,CV_PORT_2_CONNECT_TO_AV_PORT=1,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=WRITE,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_1,ENUM_CPORT2_TYPE=READ,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_17,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_24,ENUM_MEM_IF_TRC=TRC_30,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_1,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_3,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_2,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=4,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=1288,INTG_MEM_IF_TRFC=20,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=1,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=1,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=3,2,1,1,1,1,PRIORITY_PORT_0=3,PRIORITY_PORT_1=2,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=1,TG_TEMP_PORT_2=2,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="ECE423_QSYS:.:lpddr2"
   kind="altera_mem_if_lpddr2_emif"
   version="15.1"
   name="ECE423_QSYS_lpddr2">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="4" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="20" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,F1,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="4" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="64" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6600000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_14" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="WRITE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="30" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="27" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="27" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="1" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6600000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="1" />
  <parameter name="TG_TEMP_PORT_2" value="2" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="6600000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_4" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6600000" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="60.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_17" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6600000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="8" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="Port 0,Port 1,Port 2" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,F1,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6600000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="4" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="1" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="1288" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6600000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="WRITE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6600000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="24" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_2" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6600000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6600000" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6600000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="3,2,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="2" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="1" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="LPDDR2_SDRAM" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_74" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="1" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="1288" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="66001" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="ENABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="73" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="27" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="27" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6600000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="READ" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6600000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="MEM_TRFC" value="20" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="LPDDR2" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_2" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_1" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_24" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="26" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_2" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="8" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6600000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_1" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_1" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_30" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="3.9" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="READ" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="3" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="2" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="1" />
  <parameter name="CPORT_TYPE_PORT_1" value="2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="3" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="17" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_lpddr2_emif/alt_mem_if_lpddr2_emif_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="lpddr2" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 26 starting:altera_mem_if_lpddr2_emif "submodules/ECE423_QSYS_lpddr2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>21</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>21</b> modules, <b>39</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_pll</b> "<b>submodules/ECE423_QSYS_lpddr2_pll0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>submodules/ECE423_QSYS_lpddr2_p0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_qseq</b> "<b>submodules/ECE423_QSYS_lpddr2_s0</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="lpddr2"><![CDATA["<b>lpddr2</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Info" culprit="lpddr2"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mem_if_lpddr2_emif</b> "<b>lpddr2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 327 starting:altera_mem_if_lpddr2_pll "submodules/ECE423_QSYS_lpddr2_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 326 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/ECE423_QSYS_lpddr2_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ECE423_QSYS_lpddr2_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ECE423_QSYS_lpddr2_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 325 starting:altera_mem_if_lpddr2_qseq "submodules/ECE423_QSYS_lpddr2_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 324 starting:altera_mem_if_lpddr2_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 323 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 322 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=both,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="ECE423_QSYS:.:reset_controller_0"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS"
     as="reset_controller_0,rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset_controller_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_reset_controller</b> "<b>reset_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="sd_cont:1.0:"
   instancePathKey="ECE423_QSYS:.:sd_cont_0"
   kind="sd_cont"
   version="1.0"
   name="sd_cont">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ip/sd_cont_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="sd_cont_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:sd_cont "submodules/sd_cont"</message>
   <message level="Info" culprit="sd_cont_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>sd_cont</b> "<b>sd_cont_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_generic_tristate_controller:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,INTERFACE_ASSIGNMENT_KEYS=embeddedsw.configuration.isMemoryDevice,INTERFACE_ASSIGNMENT_VALUES=1,IS_MEMORY_DEVICE=1,MODULE_ASSIGNMENT_KEYS=embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR,MODULE_ASSIGNMENT_VALUES=altera_avalon_lan91c111:altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR,TCM_ADDRESS_W=19,TCM_BYTEENABLE_W=2,TCM_DATA_HOLD=10,TCM_DATA_W=16,TCM_MAX_PENDING_READ_TRANSACTIONS=3,TCM_READLATENCY=2,TCM_READ_WAIT=10,TCM_SETUP_WAIT=10,TCM_SYMBOLS_PER_WORD=2,TCM_TIMING_UNITS=0,TCM_TURNAROUND_TIME=2,TCM_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)"
   instancePathKey="ECE423_QSYS:.:sram"
   kind="altera_generic_tristate_controller"
   version="15.1"
   name="ECE423_QSYS_sram">
  <parameter name="TCM_BYTEENABLE_W" value="2" />
  <parameter name="USE_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_WAITREQUEST" value="0" />
  <parameter name="IS_MEMORY_DEVICE" value="1" />
  <parameter name="ACTIVE_LOW_BYTEENABLE" value="1" />
  <parameter name="ACTIVE_LOW_WRITEBYTEENABLE" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_RESET_OUTPUT" value="0" />
  <parameter name="CHIPSELECT_THROUGH_READLATENCY" value="0" />
  <parameter name="USE_BEGINTRANSFER" value="0" />
  <parameter name="TCM_SYMBOLS_PER_WORD" value="2" />
  <parameter name="TCM_READLATENCY" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_WRITEBYTEENABLE" value="0" />
  <parameter name="USE_CHIPSELECT" value="1" />
  <parameter name="USE_OUTPUTENABLE" value="1" />
  <parameter name="USE_WRITE" value="1" />
  <parameter name="TCM_MAX_PENDING_READ_TRANSACTIONS" value="3" />
  <parameter name="ACTIVE_LOW_OUTPUTENABLE" value="1" />
  <parameter
     name="MODULE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.hwClassnameDriverSupportList,embeddedsw.CMacro.SRAM_MEMORY_SIZE,embeddedsw.CMacro.SRAM_MEMORY_UNITS,embeddedsw.CMacro.SSRAM_DATA_WIDTH,embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH,embeddedsw.memoryInfo.HAS_BYTE_LANE,embeddedsw.memoryInfo.GENERATE_DAT_SYM,embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR" />
  <parameter name="CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="TCM_WRITE_WAIT" value="10" />
  <parameter name="TCM_READ_WAIT" value="10" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="ACTIVE_LOW_CHIPSELECT" value="1" />
  <parameter name="ACTIVE_LOW_WRITE" value="1" />
  <parameter name="TCM_DATA_HOLD" value="10" />
  <parameter name="ACTIVE_LOW_LOCK" value="0" />
  <parameter name="ACTIVE_LOW_BEGINTRANSFER" value="0" />
  <parameter name="TCM_DATA_W" value="16" />
  <parameter name="USE_READDATA" value="1" />
  <parameter name="USE_BYTEENABLE" value="1" />
  <parameter name="TCM_ADDRESS_W" value="19" />
  <parameter name="USE_RESET_OUTPUT" value="0" />
  <parameter name="USE_WRITEDATA" value="1" />
  <parameter
     name="INTERFACE_ASSIGNMENT_KEYS"
     value="embeddedsw.configuration.isMemoryDevice" />
  <parameter name="USE_WAITREQUEST" value="0" />
  <parameter name="USE_ADDRESS" value="1" />
  <parameter name="INTERFACE_ASSIGNMENT_VALUES" value="1" />
  <parameter name="TCM_SETUP_WAIT" value="10" />
  <parameter name="TCM_TIMING_UNITS" value="0" />
  <parameter name="USE_READ" value="0" />
  <parameter name="ACTIVE_LOW_IRQ" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter
     name="MODULE_ASSIGNMENT_VALUES"
     value="altera_avalon_lan91c111:altera_avalon_cfi_flash,524288,1,16,16,1,1,SIM_DIR" />
  <parameter name="ACTIVE_LOW_READ" value="0" />
  <parameter name="TCM_TURNAROUND_TIME" value="2" />
  <parameter name="ACTIVE_LOW_RESETREQUEST" value="0" />
  <parameter name="USE_RESETREQUEST" value="0" />
  <parameter name="USE_IRQ" value="0" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_generic_tristate_controller/altera_generic_tristate_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="sram" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_generic_tristate_controller "submodules/ECE423_QSYS_sram"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_translator</b> "<b>submodules/altera_tristate_controller_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sram"><![CDATA["<b>sram</b>" reuses <b>altera_tristate_controller_aggregator</b> "<b>submodules/altera_tristate_controller_aggregator</b>"]]></message>
   <message level="Info" culprit="sram"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_generic_tristate_controller</b> "<b>sram</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 321 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 319 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_bridge:15.1:AUTO_DEVICE_FAMILY=Cyclone V,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_sharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;"
   instancePathKey="ECE423_QSYS:.:sram_bridge"
   kind="altera_tristate_conduit_bridge"
   version="15.1"
   name="ECE423_QSYS_sram_bridge">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs&quot;&gt;&lt;master name=&quot;sram_sharer.tcm&quot;&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_address_out&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_byteenable_n_out&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_outputenable_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_write_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;sram_tcm_data_out&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;sram_tcm_data_out&quot; output_enable_name=&quot;sram_tcm_data_outen&quot; input_name=&quot;sram_tcm_data_in&quot; /&gt;&lt;pin role=&quot;sram_tcm_chipselect_n_out&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;sram_tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_bridge/altera_tristate_conduit_bridge_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="sram_bridge" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_tristate_conduit_bridge "submodules/ECE423_QSYS_sram_bridge"</message>
   <message level="Info" culprit="sram_bridge"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_tristate_conduit_bridge</b> "<b>sram_bridge</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer:15.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_CLOCK_RATE=125000000,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SHARED_SIGNAL_LIST=,,,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out)(altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="ECE423_QSYS:.:sram_sharer"
   kind="altera_tristate_conduit_pin_sharer"
   version="15.1"
   name="ECE423_QSYS_sram_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="SHARED_SIGNAL_LIST" value=",," />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,2,1,1,16,1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer/altera_tristate_conduit_pin_sharer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="sram_sharer" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_tristate_conduit_pin_sharer "submodules/ECE423_QSYS_sram_sharer"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="sram_sharer"><![CDATA["<b>sram_sharer</b>" reuses <b>altera_tristate_conduit_pin_sharer_core</b> "<b>submodules/ECE423_QSYS_sram_sharer_pin_sharer</b>"]]></message>
   <message level="Debug" culprit="sram_sharer"><![CDATA["<b>sram_sharer</b>" reuses <b>altera_merlin_std_arbitrator</b> "<b>submodules/ECE423_QSYS_sram_sharer_arbiter</b>"]]></message>
   <message level="Info" culprit="sram_sharer"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_tristate_conduit_pin_sharer</b> "<b>sram_sharer</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 318 starting:altera_tristate_conduit_pin_sharer_core "submodules/ECE423_QSYS_sram_sharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 317 starting:altera_merlin_std_arbitrator "submodules/ECE423_QSYS_sram_sharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone V,id=0,timestamp=1486434132"
   instancePathKey="ECE423_QSYS:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="15.1"
   name="ECE423_QSYS_sysid">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="id" value="0" />
  <parameter name="timestamp" value="1486434132" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="sysid" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 31 starting:altera_avalon_sysid_qsys "submodules/ECE423_QSYS_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=124999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=125000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="ECE423_QSYS:.:timer_0"
   kind="altera_avalon_timer"
   version="15.1"
   name="ECE423_QSYS_timer_0">
  <parameter name="loadValue" value="124999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="125000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="timer_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_timer "submodules/ECE423_QSYS_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'ECE423_QSYS_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_0 --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0016_timer_0_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0016_timer_0_gen//ECE423_QSYS_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'ECE423_QSYS_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:15.1:alwaysRun=false,counterSize=64,fixedPeriod=false,loadValue=124,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=4,snapshot=true,systemFrequency=125000000,ticksPerSec=1000000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0E-6,watchdogPulse=2"
   instancePathKey="ECE423_QSYS:.:timer_1"
   kind="altera_avalon_timer"
   version="15.1"
   name="ECE423_QSYS_timer_1">
  <parameter name="loadValue" value="124" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="us" />
  <parameter name="mult" value="1.0E-6" />
  <parameter name="ticksPerSec" value="1000000.0" />
  <parameter name="systemFrequency" value="125000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="1.0E-6" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="64" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="4" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="timer_1" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_timer "submodules/ECE423_QSYS_timer_1"</message>
   <message level="Info" culprit="timer_1">Starting RTL generation for module 'ECE423_QSYS_timer_1'</message>
   <message level="Info" culprit="timer_1">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=ECE423_QSYS_timer_1 --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0017_timer_1_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0017_timer_1_gen//ECE423_QSYS_timer_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_1">Done RTL generation for module 'ECE423_QSYS_timer_1'</message>
   <message level="Info" culprit="timer_1"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=16,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=0,PACKET_ENABLE_DERIVED=0,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=16,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:15.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="ECE423_QSYS:.:to_idct_hwacel"
   kind="altera_msgdma"
   version="15.1"
   name="ECE423_QSYS_to_idct_hwacel">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="536870912" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="16" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_to_idct_hwacel.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="to_idct_hwacel" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_msgdma "submodules/ECE423_QSYS_to_idct_hwacel"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="to_idct_hwacel"><![CDATA["<b>to_idct_hwacel</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="to_idct_hwacel"><![CDATA["<b>to_idct_hwacel</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="to_idct_hwacel"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>to_idct_hwacel</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 315 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>to_idct_hwacel</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_msgdma:15.1:AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP=,AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH=AddressWidth = -1,AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=7_H6,AUTO_MM_READ_ADDRESS_MAP=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;,AUTO_MM_READ_ADDRESS_WIDTH=AddressWidth = 29,AUTO_MM_WRITE_ADDRESS_MAP=,AUTO_MM_WRITE_ADDRESS_WIDTH=AddressWidth = -1,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CHANNEL_ENABLE=0,CHANNEL_ENABLE_DERIVED=0,CHANNEL_WIDTH=8,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_FIFO_DEPTH=32,ENHANCED_FEATURES=0,ERROR_ENABLE=0,ERROR_ENABLE_DERIVED=0,ERROR_WIDTH=8,FIX_ADDRESS_WIDTH=32,MAX_BURST_COUNT=128,MAX_BYTE=16777216,MAX_STRIDE=1,MODE=1,PACKET_ENABLE=1,PACKET_ENABLE_DERIVED=1,PREFETCHER_DATA_WIDTH=32,PREFETCHER_ENABLE=0,PREFETCHER_MAX_READ_BURST_COUNT=2,PREFETCHER_READ_BURST_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,STRIDE_ENABLE_DERIVED=0,TRANSFER_TYPE=Full Word Accesses Only,USE_FIX_ADDRESS_WIDTH=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=32,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=16777216,MAX_STRIDE=1,MODE=1,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only)(dma_read_master:15.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=25,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=1,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0)(clock:15.1:)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="ECE423_QSYS:.:video_dma"
   kind="altera_msgdma"
   version="15.1"
   name="ECE423_QSYS_video_dma">
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PACKET_ENABLE" value="1" />
  <parameter name="ERROR_ENABLE" value="0" />
  <parameter name="CHANNEL_ENABLE_DERIVED" value="0" />
  <parameter name="MODE" value="1" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_MAP" value="" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <parameter name="AUTO_MM_READ_ADDRESS_WIDTH" value="AddressWidth = 29" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="PREFETCHER_READ_BURST_ENABLE" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_WIDTH" value="AddressWidth = -1" />
  <parameter name="ERROR_WIDTH" value="8" />
  <parameter name="MAX_BYTE" value="16777216" />
  <parameter name="PREFETCHER_ENABLE" value="0" />
  <parameter name="ERROR_ENABLE_DERIVED" value="0" />
  <parameter name="PREFETCHER_MAX_READ_BURST_COUNT" value="2" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="DATA_FIFO_DEPTH" value="1024" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <parameter
     name="AUTO_DESCRIPTOR_READ_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="USE_FIX_ADDRESS_WIDTH" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="32" />
  <parameter name="CHANNEL_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7_H6" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="PACKET_ENABLE_DERIVED" value="1" />
  <parameter name="PREFETCHER_DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter
     name="AUTO_MM_READ_ADDRESS_MAP"
     value="&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_1&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_MAP" value="" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter
     name="AUTO_DESCRIPTOR_WRITE_MASTER_ADDRESS_WIDTH"
     value="AddressWidth = -1" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <parameter name="STRIDE_ENABLE_DERIVED" value="0" />
  <parameter name="AUTO_MM_WRITE_ADDRESS_MAP" value="" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/top/altera_msgdma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="video_dma" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_msgdma "submodules/ECE423_QSYS_video_dma"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="video_dma"><![CDATA["<b>video_dma</b>" reuses <b>modular_sgdma_dispatcher</b> "<b>submodules/dispatcher</b>"]]></message>
   <message level="Debug" culprit="video_dma"><![CDATA["<b>video_dma</b>" reuses <b>dma_read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Info" culprit="video_dma"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_msgdma</b> "<b>video_dma</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 315 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>to_idct_hwacel</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:15.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=false,derived_use_avalonMM_wr_slave=false,derived_use_avalonST_sink=true,derived_use_avalonST_source=true,deviceFamilyString=Cyclone V,errorWidth=0,fifoDepth=256,fifoInputInterfaceOptions=AVALONST_SINK,fifoOutputInterfaceOptions=AVALONST_SOURCE,showHiddenFeatures=false,singleClockMode=false,singleResetMode=false,symbolsPerBeat=4,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=false"
   instancePathKey="ECE423_QSYS:.:video_fifo"
   kind="altera_avalon_fifo"
   version="15.1"
   name="ECE423_QSYS_video_fifo">
  <parameter name="derived_use_avalonMM_rd_slave" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="fifoDepth" value="256" />
  <parameter name="deviceFamilyString" value="Cyclone V" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONST_SINK" />
  <parameter name="derived_use_avalonMM_wr_slave" value="false" />
  <parameter name="derived_use_avalonST_source" value="true" />
  <parameter name="useIRQ" value="true" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="errorWidth" value="0" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONST_SOURCE" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="false" />
  <parameter name="derived_use_avalonST_sink" value="true" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="false" />
  <parameter name="singleClockMode" value="false" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="video_fifo" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 30 starting:altera_avalon_fifo "submodules/ECE423_QSYS_video_fifo"</message>
   <message level="Info" culprit="video_fifo">Starting RTL generation for module 'ECE423_QSYS_video_fifo'</message>
   <message level="Info" culprit="video_fifo">  Generation command is [exec C:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/software/altera/15.1/quartus/bin64/perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=ECE423_QSYS_video_fifo --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0018_video_fifo_gen/ --quartus_dir=C:/software/altera/15.1/quartus --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0018_video_fifo_gen//ECE423_QSYS_video_fifo_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="video_fifo">Done RTL generation for module 'ECE423_QSYS_video_fifo'</message>
   <message level="Info" culprit="video_fifo"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_fifo</b> "<b>video_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:15.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=6,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=6,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CGXFC5C6F27C7,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=12,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=6,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=1,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=25.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=3,3,256,256,false,true,false,false,6,6,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=50.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=3,m_cnt_lo_div=3,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=25.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=2000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=30,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=300.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=50.0 MHz"
   instancePathKey="ECE423_QSYS:.:video_pll"
   kind="altera_pll"
   version="15.1"
   name="ECE423_QSYS_video_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="1" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="12" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="3" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="300.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="25.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="2000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="6" />
  <parameter name="reference_clock_frequency" value="50.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="6" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="3" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="3,3,256,256,false,true,false,false,6,6,1,0,ph_mux_clk,false,false,2,30,2000,300.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="6" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="30" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="25.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="50.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="video_pll" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_pll "submodules/ECE423_QSYS_video_pll"</message>
   <message level="Info" culprit="video_pll"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_pll</b> "<b>video_pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_video_sync_generator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BEATS_PER_PIXEL=1,DATA_STREAM_BIT_WIDTH=24,H_BLANK_PIXELS=128,H_FRONT_PORCH_PIXELS=24,H_SYNC_PULSE_PIXELS=32,H_SYNC_PULSE_POLARITY=0,NUM_COLUMNS=640,NUM_ROWS=480,TOTAL_HSCAN_PIXELS=768,TOTAL_VSCAN_LINES=525,V_BLANK_LINES=45,V_FRONT_PORCH_LINES=10,V_SYNC_PULSE_LINES=3,V_SYNC_PULSE_POLARITY=0"
   instancePathKey="ECE423_QSYS:.:video_sync_generator_0"
   kind="altera_avalon_video_sync_generator"
   version="15.1"
   name="altera_avalon_video_sync_generator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="video_sync_generator_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 28 starting:altera_avalon_video_sync_generator "submodules/altera_avalon_video_sync_generator"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --source=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.421s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/software/altera/15.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:\software\altera\15.1\ip\altera\sopc_builder_ip\altera_avalon_video_sync_generator\altera_avalon_video_sync_generator.v --source=C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_video_sync_generator/altera_avalon_video_sync_generator.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0020_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=altera_avalon_video_sync_generator "--set=HDL_INTERFACE_INSTANCE_PARAMETERS=DATA_STREAM_BIT_WIDTH=D\"24\";BEATS_PER_PIXEL=D\"1\";NUM_COLUMNS=D\"640\";NUM_ROWS=D\"480\";H_BLANK_PIXELS=D\"128\";H_FRONT_PORCH_PIXELS=D\"24\";H_SYNC_PULSE_PIXELS=D\"32\";H_SYNC_PULSE_POLARITY=D\"0\";V_BLANK_LINES=D\"45\";V_FRONT_PORCH_LINES=D\"10\";V_SYNC_PULSE_LINES=D\"3\";V_SYNC_PULSE_POLARITY=D\"0\";TOTAL_HSCAN_PIXELS=D\"768\";TOTAL_VSCAN_LINES=D\"525\";" --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 9.594s</message>
   <message level="Info" culprit="video_sync_generator_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_video_sync_generator</b> "<b>video_sync_generator_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {sd_cont_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READ} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sd_cont_0_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {lpddr2_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {video_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {to_idct_hwacel_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READ} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READ} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {to_idct_hwacel_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {timer_1_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ledg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ledg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ledg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ledg_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ledg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ledg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ledg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ledg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ledg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ledg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ledg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ledg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ledg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ledg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ledg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ledg_s1_translator} {USE_READ} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ledg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ledg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ledg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ledg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ledg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ledg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ledg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ledg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ledg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ledg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ledg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ledg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ledg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ledg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ledg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ledg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ledr_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ledr_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ledr_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ledr_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ledr_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ledr_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ledr_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ledr_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ledr_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ledr_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ledr_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ledr_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ledr_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ledr_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ledr_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ledr_s1_translator} {USE_READ} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ledr_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ledr_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ledr_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ledr_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ledr_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ledr_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ledr_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ledr_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ledr_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ledr_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledr_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledr_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ledr_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ledr_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ledr_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ledr_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ledr_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ledr_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_scl_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_sda_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sd_cont_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101568&quot;
   end=&quot;0x00000000020101570&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101560&quot;
   end=&quot;0x00000000020101568&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;video_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014e0&quot;
   end=&quot;0x00000000020101500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;to_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014c0&quot;
   end=&quot;0x000000000201014e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;from_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101440&quot;
   end=&quot;0x00000000020101460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;video_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101550&quot;
   end=&quot;0x00000000020101560&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101540&quot;
   end=&quot;0x00000000020101550&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101500&quot;
   end=&quot;0x00000000020101510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014a0&quot;
   end=&quot;0x000000000201014c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101530&quot;
   end=&quot;0x00000000020101540&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101400&quot;
   end=&quot;0x00000000020101440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;ledg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101480&quot;
   end=&quot;0x000000000201014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ledr_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101460&quot;
   end=&quot;0x00000000020101480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101520&quot;
   end=&quot;0x00000000020101530&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101510&quot;
   end=&quot;0x00000000020101520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sd_cont_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101000&quot;
   end=&quot;0x00000000020101400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {sd_cont_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sd_cont_0_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sd_cont_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sd_cont_0_master_agent} {ID} {2};set_instance_parameter_value {sd_cont_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sd_cont_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sd_cont_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sd_cont_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {lpddr2_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lpddr2_avl_0_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {lpddr2_avl_0_agent} {ST_DATA_W} {119};set_instance_parameter_value {lpddr2_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lpddr2_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lpddr2_avl_0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {lpddr2_avl_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {lpddr2_avl_0_agent} {ID} {9};set_instance_parameter_value {lpddr2_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {ECC_ENABLE} {0};add_instance {lpddr2_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {lpddr2_avl_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {FIFO_DEPTH} {512};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {12};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {video_dma_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {video_dma_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {video_dma_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {video_dma_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {video_dma_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {video_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {video_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {video_dma_csr_agent} {ID} {17};set_instance_parameter_value {video_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_csr_agent} {ECC_ENABLE} {0};add_instance {video_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ID} {15};set_instance_parameter_value {to_idct_hwacel_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ECC_ENABLE} {0};add_instance {to_idct_hwacel_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ID} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ECC_ENABLE} {0};add_instance {from_idct_hwacel_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ID} {18};set_instance_parameter_value {video_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ID} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {13};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {6};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_agent} {ECC_ENABLE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {key_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_1_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_1_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_1_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_1_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_1_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_1_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_1_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_1_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_1_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_1_s1_agent} {ID} {14};set_instance_parameter_value {timer_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ledg_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {ledg_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {ledg_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {ledg_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {ledg_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledg_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ledg_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledg_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {ledg_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {ledg_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ledg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ledg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledg_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {ledg_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ledg_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {ledg_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {ledg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ledg_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledg_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {ledg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ledg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ledg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ledg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ledg_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ledg_s1_agent} {ID} {7};set_instance_parameter_value {ledg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ledg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledg_s1_agent} {ECC_ENABLE} {0};add_instance {ledg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledr_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ledr_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {ledr_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {ledr_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {ledr_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {ledr_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledr_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ledr_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledr_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {ledr_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {ledr_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledr_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ledr_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledr_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ledr_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledr_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {ledr_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ledr_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {ledr_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {ledr_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ledr_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledr_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {ledr_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ledr_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledr_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledr_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ledr_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ledr_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ledr_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ledr_s1_agent} {ID} {8};set_instance_parameter_value {ledr_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ledr_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledr_s1_agent} {ECC_ENABLE} {0};add_instance {ledr_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledr_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_scl_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_scl_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_scl_s1_agent} {ID} {3};set_instance_parameter_value {i2c_scl_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_scl_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_sda_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_sda_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_sda_s1_agent} {ID} {4};set_instance_parameter_value {i2c_sda_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_sda_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sd_cont_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sd_cont_0_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sd_cont_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sd_cont_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sd_cont_0_slave_agent} {ID} {10};set_instance_parameter_value {sd_cont_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {ECC_ENABLE} {0};add_instance {sd_cont_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sd_cont_0_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {91};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {89};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {78};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {87};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {101};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {11};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {ECC_ENABLE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {9 11 0 10 14 1 8 7 13 15 17 2 4 3 6 16 18 12 5 };set_instance_parameter_value {router} {CHANNEL_ID} {0000000000000000010 1000000000000000000 0000000000001000000 0100000000000000000 0000001000000000000 0000000000000100000 0000100000000000000 0000010000000000000 0000000010000000000 0000000000000010000 0000000000000001000 0000000001000000000 0010000000000000000 0001000000000000000 0000000100000000000 0000000000100000000 0000000000010000000 0000000000000000100 0000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both write both both both write write read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20080000 0x20100800 0x20101000 0x20101400 0x20101440 0x20101460 0x20101480 0x201014a0 0x201014c0 0x201014e0 0x20101500 0x20101510 0x20101520 0x20101530 0x20101540 0x20101550 0x20101560 0x20101568 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x20100000 0x20101000 0x20101400 0x20101440 0x20101460 0x20101480 0x201014a0 0x201014c0 0x201014e0 0x20101500 0x20101510 0x20101520 0x20101530 0x20101540 0x20101550 0x20101560 0x20101568 0x20101570 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {9};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {11 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x20080000 0x20100800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20100000 0x20101000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {9 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {9};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {119};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {119};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {119};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {119};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {119};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {119};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {119};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {175};set_instance_parameter_value {router_010} {PKT_ADDR_L} {144};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_010} {ST_DATA_W} {227};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {175};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_011} {ST_DATA_W} {227};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {175};set_instance_parameter_value {router_012} {PKT_ADDR_L} {144};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_012} {ST_DATA_W} {227};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {119};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {119};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {119};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {119};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {119};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {119};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {119};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {119};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_021} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {49};set_instance_parameter_value {router_021} {PKT_ADDR_L} {18};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {91};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {89};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {87};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_021} {ST_DATA_W} {101};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {60};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {17};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {jtag_uart_avalon_jtag_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sysid_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {video_dma_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {video_dma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {video_dma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {to_idct_hwacel_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {from_idct_hwacel_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cpu_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {to_idct_hwacel_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {from_idct_hwacel_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {timer_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {timer_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {timer_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {timer_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {timer_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {key_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {key_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {key_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {key_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {key_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {key_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {key_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {key_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {key_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {key_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {key_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {key_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {key_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {key_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {key_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {key_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {key_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {key_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {timer_1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {timer_1_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {timer_1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {timer_1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {timer_1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {timer_1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ledg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {ledg_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ledg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ledg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ledg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ledg_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ledr_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {ledr_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledr_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ledr_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ledr_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ledr_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ledr_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_scl_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_sda_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sd_cont_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {101};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {19};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {19};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {video_dma_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {101};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {101};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {119};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {agent_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_020} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_020} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_020} {PIPELINE_READY} {1};add_instance {agent_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_021} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_021} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {PIPELINE_READY} {1};add_instance {agent_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_022} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_022} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {PIPELINE_READY} {1};add_instance {agent_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_023} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_023} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {PIPELINE_READY} {1};add_instance {agent_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_024} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_024} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_024} {PIPELINE_READY} {1};add_instance {agent_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_025} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_025} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {PIPELINE_READY} {1};add_instance {agent_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_026} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_026} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {PIPELINE_READY} {1};add_instance {agent_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_027} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_027} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {PIPELINE_READY} {1};add_instance {agent_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_028} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_028} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_028} {PIPELINE_READY} {1};add_instance {agent_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_029} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_029} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {PIPELINE_READY} {1};add_instance {agent_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_030} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_030} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {PIPELINE_READY} {1};add_instance {agent_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_031} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_031} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {PIPELINE_READY} {1};add_instance {agent_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_032} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_032} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_032} {PIPELINE_READY} {1};add_instance {agent_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_033} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_033} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {PIPELINE_READY} {1};add_instance {agent_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_034} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_034} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_034} {PIPELINE_READY} {1};add_instance {agent_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_035} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_035} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {PIPELINE_READY} {1};add_instance {agent_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_036} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {agent_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_036} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_036} {PIPELINE_READY} {1};add_instance {agent_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_037} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {agent_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_037} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};add_instance {mux_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_032} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_032} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_032} {PIPELINE_READY} {1};add_instance {mux_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_033} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_033} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_033} {PIPELINE_READY} {1};add_instance {mux_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_034} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_034} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_034} {PIPELINE_READY} {1};add_instance {mux_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_035} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_035} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_035} {PIPELINE_READY} {1};add_instance {mux_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_036} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_036} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_036} {PIPELINE_READY} {1};add_instance {mux_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_037} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_037} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_038} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_038} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_038} {PIPELINE_READY} {1};add_instance {mux_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_039} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_039} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_039} {PIPELINE_READY} {1};add_instance {mux_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_040} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_040} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_040} {PIPELINE_READY} {1};add_instance {mux_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_041} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_041} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_041} {PIPELINE_READY} {1};add_instance {mux_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_042} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_042} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_042} {PIPELINE_READY} {1};add_instance {mux_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_043} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_043} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_043} {PIPELINE_READY} {1};add_instance {pipeline_stage} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pipeline_stage} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pipeline_stage} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage} {PIPELINE_READY} {1};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sd_cont_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_0_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysid_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_50_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {sd_cont_0_master_translator.avalon_universal_master_0} {sd_cont_0_master_agent.av} {avalon};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sd_cont_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sd_cont_0_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {lpddr2_avl_0_agent.m0} {lpddr2_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {lpddr2_avl_0_agent.rf_source} {lpddr2_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_0_agent_rsp_fifo.out} {lpddr2_avl_0_agent.rf_sink} {avalon_streaming};add_connection {lpddr2_avl_0_agent.rdata_fifo_src} {lpddr2_avl_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_0_agent_rdata_fifo.out} {lpddr2_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rdata_fifo.out} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_csr_agent.m0} {video_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_csr_agent.rf_source} {video_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_csr_agent_rsp_fifo.out} {video_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {video_dma_csr_agent.rdata_fifo_src} {video_dma_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_csr_agent_rdata_fifo.out} {video_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent.m0} {to_idct_hwacel_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {to_idct_hwacel_csr_agent.rf_source} {to_idct_hwacel_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent_rsp_fifo.out} {to_idct_hwacel_csr_agent.rf_sink} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent.rdata_fifo_src} {to_idct_hwacel_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent_rdata_fifo.out} {to_idct_hwacel_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent.m0} {from_idct_hwacel_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_csr_agent.rf_source} {from_idct_hwacel_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent_rsp_fifo.out} {from_idct_hwacel_csr_agent.rf_sink} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent.rdata_fifo_src} {from_idct_hwacel_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent_rdata_fifo.out} {from_idct_hwacel_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rdata_fifo.out} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent.m0} {video_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_descriptor_slave_agent.rf_source} {video_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent_rsp_fifo.out} {video_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent.rdata_fifo_src} {video_dma_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent_rdata_fifo.out} {video_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent.m0} {to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {to_idct_hwacel_descriptor_slave_agent.rf_source} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.out} {to_idct_hwacel_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent.rdata_fifo_src} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.out} {to_idct_hwacel_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent.m0} {from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_descriptor_slave_agent.rf_source} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.out} {from_idct_hwacel_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent.rdata_fifo_src} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.out} {from_idct_hwacel_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rdata_fifo.out} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rdata_fifo.out} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_1_s1_agent.m0} {timer_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1_s1_agent.rf_source} {timer_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1_s1_agent_rsp_fifo.out} {timer_1_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1_s1_agent.rdata_fifo_src} {timer_1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_1_s1_agent_rdata_fifo.out} {timer_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ledg_s1_agent.m0} {ledg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ledg_s1_agent.rf_source} {ledg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ledg_s1_agent_rsp_fifo.out} {ledg_s1_agent.rf_sink} {avalon_streaming};add_connection {ledg_s1_agent.rdata_fifo_src} {ledg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ledg_s1_agent_rdata_fifo.out} {ledg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ledr_s1_agent.m0} {ledr_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ledr_s1_agent.rf_source} {ledr_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ledr_s1_agent_rsp_fifo.out} {ledr_s1_agent.rf_sink} {avalon_streaming};add_connection {ledr_s1_agent.rdata_fifo_src} {ledr_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ledr_s1_agent_rdata_fifo.out} {ledr_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.m0} {i2c_scl_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_scl_s1_agent.rf_source} {i2c_scl_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rsp_fifo.out} {i2c_scl_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.rdata_fifo_src} {i2c_scl_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rdata_fifo.out} {i2c_scl_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.m0} {i2c_sda_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_sda_s1_agent.rf_source} {i2c_sda_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rsp_fifo.out} {i2c_sda_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.rdata_fifo_src} {i2c_sda_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rdata_fifo.out} {i2c_sda_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sd_cont_0_slave_agent.m0} {sd_cont_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sd_cont_0_slave_agent.rf_source} {sd_cont_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sd_cont_0_slave_agent_rsp_fifo.out} {sd_cont_0_slave_agent.rf_sink} {avalon_streaming};add_connection {sd_cont_0_slave_agent.rdata_fifo_src} {sd_cont_0_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sd_cont_0_slave_agent_rdata_fifo.out} {sd_cont_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {sysid_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sysid_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {video_dma_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/video_dma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {to_idct_hwacel_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/to_idct_hwacel_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {from_idct_hwacel_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/from_idct_hwacel_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {cpu_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/cpu_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {timer_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/timer_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_011.src} {key_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/key_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_012.src} {timer_1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/timer_1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_013.src} {ledg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/ledg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_014.src} {ledr_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/ledr_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_015.src} {i2c_scl_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/i2c_scl_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_016.src} {i2c_sda_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/i2c_sda_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_017.src} {sd_cont_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/sd_cont_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {router_010.src} {video_dma_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/video_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma_descriptor_slave_rsp_width_adapter.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_011.src} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/to_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {to_idct_hwacel_descriptor_slave_rsp_width_adapter.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_012.src} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/from_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {from_idct_hwacel_descriptor_slave_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_021.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {cmd_mux_007.src} {video_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/video_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma_descriptor_slave_cmd_width_adapter.src} {video_dma_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_cmd_width_adapter.src/video_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_008.src} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/to_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {to_idct_hwacel_descriptor_slave_cmd_width_adapter.src} {to_idct_hwacel_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_cmd_width_adapter.src/to_idct_hwacel_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_009.src} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/from_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {from_idct_hwacel_descriptor_slave_cmd_width_adapter.src} {from_idct_hwacel_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_cmd_width_adapter.src/from_idct_hwacel_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_018.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/crosser.in} {qsys_mm.command};add_connection {cmd_demux_002.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/crosser_001.in} {qsys_mm.command};add_connection {rsp_demux_001.src1} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/crosser_002.in} {qsys_mm.response};add_connection {rsp_demux_017.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/crosser_003.in} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {lpddr2_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/lpddr2_avl_0_agent.cp} {qsys_mm.command};add_connection {lpddr2_avl_0_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {lpddr2_avl_0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {video_dma_csr_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_csr_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {video_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/video_dma_csr_agent.cp} {qsys_mm.command};add_connection {video_dma_csr_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_csr_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {to_idct_hwacel_csr_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_csr_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {to_idct_hwacel_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/to_idct_hwacel_csr_agent.cp} {qsys_mm.command};add_connection {to_idct_hwacel_csr_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_csr_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {from_idct_hwacel_csr_burst_adapter.source0} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {from_idct_hwacel_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/from_idct_hwacel_csr_agent.cp} {qsys_mm.command};add_connection {from_idct_hwacel_csr_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {video_dma_descriptor_slave_burst_adapter.source0} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {video_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/video_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {video_dma_descriptor_slave_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_010.sink} {qsys_mm.response};add_connection {to_idct_hwacel_descriptor_slave_burst_adapter.source0} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {to_idct_hwacel_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/to_idct_hwacel_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {to_idct_hwacel_descriptor_slave_agent.rp} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_agent.rp/agent_pipeline_017.sink0} {qsys_mm.response};add_connection {agent_pipeline_017.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/router_011.sink} {qsys_mm.response};add_connection {from_idct_hwacel_descriptor_slave_burst_adapter.source0} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.command};add_connection {agent_pipeline_018.source0} {from_idct_hwacel_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/from_idct_hwacel_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {from_idct_hwacel_descriptor_slave_agent.rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_agent.rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_012.sink} {qsys_mm.response};add_connection {timer_0_s1_burst_adapter.source0} {agent_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {timer_0_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.command};add_connection {agent_pipeline_020.source0} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_020.source0/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.rp} {agent_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.response};add_connection {agent_pipeline_021.source0} {router_013.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_021.source0/router_013.sink} {qsys_mm.response};add_connection {key_s1_burst_adapter.source0} {agent_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {key_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.command};add_connection {agent_pipeline_022.source0} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_022.source0/key_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.rp} {agent_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.response};add_connection {agent_pipeline_023.source0} {router_014.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_023.source0/router_014.sink} {qsys_mm.response};add_connection {timer_1_s1_burst_adapter.source0} {agent_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {timer_1_s1_burst_adapter.source0/agent_pipeline_024.sink0} {qsys_mm.command};add_connection {agent_pipeline_024.source0} {timer_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_024.source0/timer_1_s1_agent.cp} {qsys_mm.command};add_connection {timer_1_s1_agent.rp} {agent_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {timer_1_s1_agent.rp/agent_pipeline_025.sink0} {qsys_mm.response};add_connection {agent_pipeline_025.source0} {router_015.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_025.source0/router_015.sink} {qsys_mm.response};add_connection {ledg_s1_burst_adapter.source0} {agent_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {ledg_s1_burst_adapter.source0/agent_pipeline_026.sink0} {qsys_mm.command};add_connection {agent_pipeline_026.source0} {ledg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_026.source0/ledg_s1_agent.cp} {qsys_mm.command};add_connection {ledg_s1_agent.rp} {agent_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {ledg_s1_agent.rp/agent_pipeline_027.sink0} {qsys_mm.response};add_connection {agent_pipeline_027.source0} {router_016.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_027.source0/router_016.sink} {qsys_mm.response};add_connection {ledr_s1_burst_adapter.source0} {agent_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {ledr_s1_burst_adapter.source0/agent_pipeline_028.sink0} {qsys_mm.command};add_connection {agent_pipeline_028.source0} {ledr_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_028.source0/ledr_s1_agent.cp} {qsys_mm.command};add_connection {ledr_s1_agent.rp} {agent_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {ledr_s1_agent.rp/agent_pipeline_029.sink0} {qsys_mm.response};add_connection {agent_pipeline_029.source0} {router_017.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_029.source0/router_017.sink} {qsys_mm.response};add_connection {i2c_scl_s1_burst_adapter.source0} {agent_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_burst_adapter.source0/agent_pipeline_030.sink0} {qsys_mm.command};add_connection {agent_pipeline_030.source0} {i2c_scl_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_030.source0/i2c_scl_s1_agent.cp} {qsys_mm.command};add_connection {i2c_scl_s1_agent.rp} {agent_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_agent.rp/agent_pipeline_031.sink0} {qsys_mm.response};add_connection {agent_pipeline_031.source0} {router_018.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_031.source0/router_018.sink} {qsys_mm.response};add_connection {i2c_sda_s1_burst_adapter.source0} {agent_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_burst_adapter.source0/agent_pipeline_032.sink0} {qsys_mm.command};add_connection {agent_pipeline_032.source0} {i2c_sda_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_032.source0/i2c_sda_s1_agent.cp} {qsys_mm.command};add_connection {i2c_sda_s1_agent.rp} {agent_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_agent.rp/agent_pipeline_033.sink0} {qsys_mm.response};add_connection {agent_pipeline_033.source0} {router_019.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_033.source0/router_019.sink} {qsys_mm.response};add_connection {sd_cont_0_slave_burst_adapter.source0} {agent_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_slave_burst_adapter.source0/agent_pipeline_034.sink0} {qsys_mm.command};add_connection {agent_pipeline_034.source0} {sd_cont_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_034.source0/sd_cont_0_slave_agent.cp} {qsys_mm.command};add_connection {sd_cont_0_slave_agent.rp} {agent_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_slave_agent.rp/agent_pipeline_035.sink0} {qsys_mm.response};add_connection {agent_pipeline_035.source0} {router_020.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_035.source0/router_020.sink} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {agent_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/agent_pipeline_036.sink0} {qsys_mm.command};add_connection {agent_pipeline_036.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_036.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.rp} {agent_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/agent_pipeline_037.sink0} {qsys_mm.response};add_connection {agent_pipeline_037.source0} {router_021.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_037.source0/router_021.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {crosser_001.out} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/mux_pipeline_016.sink0} {qsys_mm.command};add_connection {mux_pipeline_016.source0} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/mux_pipeline_017.sink0} {qsys_mm.command};add_connection {mux_pipeline_017.source0} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/mux_pipeline_018.sink0} {qsys_mm.command};add_connection {mux_pipeline_018.source0} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/cmd_mux_016.sink0} {qsys_mm.command};add_connection {crosser.out} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/mux_pipeline_019.sink0} {qsys_mm.command};add_connection {mux_pipeline_019.source0} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/mux_pipeline_020.sink0} {qsys_mm.command};add_connection {mux_pipeline_020.source0} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_021.sink0} {qsys_mm.command};add_connection {mux_pipeline_021.source0} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/cmd_mux_018.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_026.sink0} {qsys_mm.response};add_connection {mux_pipeline_026.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_026.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.response};add_connection {mux_pipeline_027.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_027.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.response};add_connection {mux_pipeline_028.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_028.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_029.sink0} {qsys_mm.response};add_connection {mux_pipeline_029.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_029.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.response};add_connection {mux_pipeline_030.source0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {mux_pipeline_030.source0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.response};add_connection {mux_pipeline_031.source0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {mux_pipeline_031.source0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {mux_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.response};add_connection {mux_pipeline_032.source0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {mux_pipeline_032.source0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {mux_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.response};add_connection {mux_pipeline_033.source0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {mux_pipeline_033.source0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {mux_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/mux_pipeline_034.sink0} {qsys_mm.response};add_connection {mux_pipeline_034.source0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {mux_pipeline_034.source0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {mux_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/mux_pipeline_035.sink0} {qsys_mm.response};add_connection {mux_pipeline_035.source0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {mux_pipeline_035.source0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {mux_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/mux_pipeline_036.sink0} {qsys_mm.response};add_connection {mux_pipeline_036.source0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {mux_pipeline_036.source0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {mux_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/mux_pipeline_037.sink0} {qsys_mm.response};add_connection {mux_pipeline_037.source0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {mux_pipeline_037.source0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {mux_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/mux_pipeline_038.sink0} {qsys_mm.response};add_connection {mux_pipeline_038.source0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {mux_pipeline_038.source0/rsp_mux.sink16} {qsys_mm.response};add_connection {crosser_003.out} {mux_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/mux_pipeline_039.sink0} {qsys_mm.response};add_connection {mux_pipeline_039.source0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {mux_pipeline_039.source0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {mux_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/mux_pipeline_040.sink0} {qsys_mm.response};add_connection {mux_pipeline_040.source0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {mux_pipeline_040.source0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mux_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/mux_pipeline_041.sink0} {qsys_mm.response};add_connection {mux_pipeline_041.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_041.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_018.src1} {mux_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/mux_pipeline_042.sink0} {qsys_mm.response};add_connection {mux_pipeline_042.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_042.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {crosser_002.out} {mux_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/mux_pipeline_043.sink0} {qsys_mm.response};add_connection {mux_pipeline_043.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_043.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {sd_cont_0_master_agent.cp} {pipeline_stage.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_master_agent.cp/pipeline_stage.sink0} {qsys_mm.command};add_connection {pipeline_stage.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage.source0/router_002.sink} {qsys_mm.command};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_032.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_033.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_034.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_035.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_036.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_037.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_038.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_039.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_040.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_041.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_042.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_master_translator.reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_translator.reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_master_agent.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_burst_adapter.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {agent_pipeline_034.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {agent_pipeline_035.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {mux_pipeline_043.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {pipeline_stage.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_020.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_021.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_022.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_023.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_024.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_025.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_026.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_027.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_028.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_029.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_030.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_031.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_032.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_033.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_036.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_037.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_020.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_021.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_022.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_023.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_024.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_025.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_026.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_027.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_028.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_029.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_030.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_031.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_032.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_033.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_036.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_037.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_032.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_033.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_034.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_035.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_036.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_037.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_038.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_039.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_040.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_041.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_042.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_0_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_reset_reset_bridge.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_master_translator.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_translator.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_master_agent.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_burst_adapter.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {agent_pipeline_034.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {agent_pipeline_035.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {mux_pipeline_043.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {pipeline_stage.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {clk_50_out_clk} {clock} {slave};set_interface_property {clk_50_out_clk} {EXPORT_OF} {clk_50_out_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {lpddr2_mp_cmd_reset_n_0_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_0_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_0_reset_bridge.in_reset};add_interface {sd_cont_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sd_cont_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sd_cont_0_reset_reset_bridge.in_reset};add_interface {sysid_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {sd_cont_0_master} {avalon} {slave};set_interface_property {sd_cont_0_master} {EXPORT_OF} {sd_cont_0_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {from_idct_hwacel_csr} {avalon} {master};set_interface_property {from_idct_hwacel_csr} {EXPORT_OF} {from_idct_hwacel_csr_translator.avalon_anti_slave_0};add_interface {from_idct_hwacel_descriptor_slave} {avalon} {master};set_interface_property {from_idct_hwacel_descriptor_slave} {EXPORT_OF} {from_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0};add_interface {i2c_scl_s1} {avalon} {master};set_interface_property {i2c_scl_s1} {EXPORT_OF} {i2c_scl_s1_translator.avalon_anti_slave_0};add_interface {i2c_sda_s1} {avalon} {master};set_interface_property {i2c_sda_s1} {EXPORT_OF} {i2c_sda_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {ledg_s1} {avalon} {master};set_interface_property {ledg_s1} {EXPORT_OF} {ledg_s1_translator.avalon_anti_slave_0};add_interface {ledr_s1} {avalon} {master};set_interface_property {ledr_s1} {EXPORT_OF} {ledr_s1_translator.avalon_anti_slave_0};add_interface {lpddr2_avl_0} {avalon} {master};set_interface_property {lpddr2_avl_0} {EXPORT_OF} {lpddr2_avl_0_translator.avalon_anti_slave_0};add_interface {sd_cont_0_slave} {avalon} {master};set_interface_property {sd_cont_0_slave} {EXPORT_OF} {sd_cont_0_slave_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {timer_1_s1} {avalon} {master};set_interface_property {timer_1_s1} {EXPORT_OF} {timer_1_s1_translator.avalon_anti_slave_0};add_interface {to_idct_hwacel_csr} {avalon} {master};set_interface_property {to_idct_hwacel_csr} {EXPORT_OF} {to_idct_hwacel_csr_translator.avalon_anti_slave_0};add_interface {to_idct_hwacel_descriptor_slave} {avalon} {master};set_interface_property {to_idct_hwacel_descriptor_slave} {EXPORT_OF} {to_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0};add_interface {video_dma_csr} {avalon} {master};set_interface_property {video_dma_csr} {EXPORT_OF} {video_dma_csr_translator.avalon_anti_slave_0};add_interface {video_dma_descriptor_slave} {avalon} {master};set_interface_property {video_dma_descriptor_slave} {EXPORT_OF} {video_dma_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.from_idct_hwacel.csr} {1};set_module_assignment {interconnect_id.from_idct_hwacel.descriptor_slave} {2};set_module_assignment {interconnect_id.i2c_scl.s1} {3};set_module_assignment {interconnect_id.i2c_sda.s1} {4};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {5};set_module_assignment {interconnect_id.key.s1} {6};set_module_assignment {interconnect_id.ledg.s1} {7};set_module_assignment {interconnect_id.ledr.s1} {8};set_module_assignment {interconnect_id.lpddr2.avl_0} {9};set_module_assignment {interconnect_id.sd_cont_0.master} {2};set_module_assignment {interconnect_id.sd_cont_0.slave} {10};set_module_assignment {interconnect_id.sram.uas} {11};set_module_assignment {interconnect_id.sysid.control_slave} {12};set_module_assignment {interconnect_id.timer_0.s1} {13};set_module_assignment {interconnect_id.timer_1.s1} {14};set_module_assignment {interconnect_id.to_idct_hwacel.csr} {15};set_module_assignment {interconnect_id.to_idct_hwacel.descriptor_slave} {16};set_module_assignment {interconnect_id.video_dma.csr} {17};set_module_assignment {interconnect_id.video_dma.descriptor_slave} {18};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=16,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=128,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=16,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=16,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=128,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=4,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=1,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101568&quot;
   end=&quot;0x00000000020101570&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101560&quot;
   end=&quot;0x00000000020101568&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;video_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014e0&quot;
   end=&quot;0x00000000020101500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;to_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014c0&quot;
   end=&quot;0x000000000201014e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;from_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101440&quot;
   end=&quot;0x00000000020101460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;video_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101550&quot;
   end=&quot;0x00000000020101560&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101540&quot;
   end=&quot;0x00000000020101550&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101500&quot;
   end=&quot;0x00000000020101510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014a0&quot;
   end=&quot;0x000000000201014c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101530&quot;
   end=&quot;0x00000000020101540&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101400&quot;
   end=&quot;0x00000000020101440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;ledg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101480&quot;
   end=&quot;0x000000000201014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ledr_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101460&quot;
   end=&quot;0x00000000020101480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101520&quot;
   end=&quot;0x00000000020101530&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101510&quot;
   end=&quot;0x00000000020101520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sd_cont_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101000&quot;
   end=&quot;0x00000000020101400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=7,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=512,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_ORI_BURST_SIZE_H=226,PKT_ORI_BURST_SIZE_L=224,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_RESPONSE_STATUS_H=223,PKT_RESPONSE_STATUS_L=222,PKT_SRC_ID_H=208,PKT_SRC_ID_L=204,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=227,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=228,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=130,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_ORI_BURST_SIZE_H=226,PKT_ORI_BURST_SIZE_L=224,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_RESPONSE_STATUS_H=223,PKT_RESPONSE_STATUS_L=222,PKT_SRC_ID_H=208,PKT_SRC_ID_L=204,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=227,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=228,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=130,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_DATA_H=127,PKT_DATA_L=0,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_ORI_BURST_SIZE_H=226,PKT_ORI_BURST_SIZE_L=224,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_RESPONSE_STATUS_H=223,PKT_RESPONSE_STATUS_L=222,PKT_SRC_ID_H=208,PKT_SRC_ID_L=204,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_LOCK=180,PKT_TRANS_POSTED=177,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=227,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=228,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=130,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=7,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=56,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=100,PKT_ORI_BURST_SIZE_L=98,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_RESPONSE_STATUS_H=97,PKT_RESPONSE_STATUS_L=96,PKT_SRC_ID_H=82,PKT_SRC_ID_L=78,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=101,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=102,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=4,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=0000000000000000010,1000000000000000000,0000000000001000000,0100000000000000000,0000001000000000000,0000000000000100000,0000100000000000000,0000010000000000000,0000000010000000000,0000000000000010000,0000000000000001000,0000000001000000000,0010000000000000000,0001000000000000000,0000000100000000000,0000000000100000000,0000000000010000000,0000000000000000100,0000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,11,0,10,14,1,8,7,13,15,17,2,4,3,6,16,18,12,5,END_ADDRESS=0x20000000,0x20100000,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568,0x20101570,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=9:0000000000000000010:0x0:0x20000000:both:1:0:0:1,11:1000000000000000000:0x20080000:0x20100000:both:1:0:0:1,0:0000000000001000000:0x20100800:0x20101000:both:1:0:0:1,10:0100000000000000000:0x20101000:0x20101400:both:1:0:0:1,14:0000001000000000000:0x20101400:0x20101440:both:1:0:0:1,1:0000000000000100000:0x20101440:0x20101460:both:1:0:0:1,8:0000100000000000000:0x20101460:0x20101480:both:1:0:0:1,7:0000010000000000000:0x20101480:0x201014a0:both:1:0:0:1,13:0000000010000000000:0x201014a0:0x201014c0:both:1:0:0:1,15:0000000000000010000:0x201014c0:0x201014e0:both:1:0:0:1,17:0000000000000001000:0x201014e0:0x20101500:both:1:0:0:1,2:0000000001000000000:0x20101500:0x20101510:write:1:0:0:1,4:0010000000000000000:0x20101510:0x20101520:both:1:0:0:1,3:0001000000000000000:0x20101520:0x20101530:both:1:0:0:1,6:0000000100000000000:0x20101530:0x20101540:both:1:0:0:1,16:0000000000100000000:0x20101540:0x20101550:write:1:0:0:1,18:0000000000010000000:0x20101550:0x20101560:write:1:0:0:1,12:0000000000000000100:0x20101560:0x20101568:read:1:0:0:1,5:0000000000000000001:0x20101568:0x20101570:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20100800,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,write,both,both,both,write,write,read,both)(altera_merlin_router:15.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,0,END_ADDRESS=0x20100000,0x20101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=11:10:0x20080000:0x20100000:both:1:0:0:1,0:01:0x20100800:0x20101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20080000,0x20100800,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,END_ADDRESS=0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=9:1:0x0:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=227,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=227,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=227,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=101,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=60,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=17,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=194,OUT_BYTE_CNT_H=186,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BURST_TYPE_H=199,PKT_BURST_TYPE_L=198,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,ST_CHANNEL_W=19,ST_DATA_W=227)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=194,OUT_BYTE_CNT_H=186,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BURST_TYPE_H=199,PKT_BURST_TYPE_L=198,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,ST_CHANNEL_W=19,ST_DATA_W=227)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=194,OUT_BYTE_CNT_H=186,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_BEGIN_BURST=202,PKT_BURSTWRAP_H=194,PKT_BURSTWRAP_L=192,PKT_BURST_SIZE_H=197,PKT_BURST_SIZE_L=195,PKT_BURST_TYPE_H=199,PKT_BURST_TYPE_L=198,PKT_BYTEEN_H=143,PKT_BYTEEN_L=128,PKT_BYTE_CNT_H=191,PKT_BYTE_CNT_L=182,PKT_TRANS_COMPRESSED_READ=176,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,ST_CHANNEL_W=19,ST_DATA_W=227)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=68,OUT_BYTE_CNT_H=57,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=66,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BURST_TYPE_H=73,PKT_BURST_TYPE_L=72,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=65,PKT_BYTE_CNT_L=56,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,ST_CHANNEL_W=19,ST_DATA_W=101)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=19,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=19,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=194,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=197,IN_PKT_BURST_SIZE_L=195,IN_PKT_BURST_TYPE_H=199,IN_PKT_BURST_TYPE_L=198,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=226,IN_PKT_ORI_BURST_SIZE_L=224,IN_PKT_RESPONSE_STATUS_H=223,IN_PKT_RESPONSE_STATUS_L=222,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=227,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=194,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=197,IN_PKT_BURST_SIZE_L=195,IN_PKT_BURST_TYPE_H=199,IN_PKT_BURST_TYPE_L=198,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=226,IN_PKT_ORI_BURST_SIZE_L=224,IN_PKT_RESPONSE_STATUS_H=223,IN_PKT_RESPONSE_STATUS_L=222,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=227,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=194,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=197,IN_PKT_BURST_SIZE_L=195,IN_PKT_BURST_TYPE_H=199,IN_PKT_BURST_TYPE_L=198,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=226,IN_PKT_ORI_BURST_SIZE_L=224,IN_PKT_RESPONSE_STATUS_H=223,IN_PKT_RESPONSE_STATUS_L=222,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=227,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=66,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=65,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=100,IN_PKT_ORI_BURST_SIZE_L=98,IN_PKT_RESPONSE_STATUS_H=97,IN_PKT_RESPONSE_STATUS_L=96,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=101,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=86,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=89,IN_PKT_BURST_SIZE_L=87,IN_PKT_BURST_TYPE_H=91,IN_PKT_BURST_TYPE_L=90,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=118,IN_PKT_ORI_BURST_SIZE_L=116,IN_PKT_RESPONSE_STATUS_H=115,IN_PKT_RESPONSE_STATUS_L=114,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=119,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=197,OUT_PKT_BURST_SIZE_L=195,OUT_PKT_BURST_TYPE_H=199,OUT_PKT_BURST_TYPE_L=198,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=191,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=226,OUT_PKT_ORI_BURST_SIZE_L=224,OUT_PKT_RESPONSE_STATUS_H=223,OUT_PKT_RESPONSE_STATUS_L=222,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=227,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=86,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=89,IN_PKT_BURST_SIZE_L=87,IN_PKT_BURST_TYPE_H=91,IN_PKT_BURST_TYPE_L=90,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=118,IN_PKT_ORI_BURST_SIZE_L=116,IN_PKT_RESPONSE_STATUS_H=115,IN_PKT_RESPONSE_STATUS_L=114,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=119,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=197,OUT_PKT_BURST_SIZE_L=195,OUT_PKT_BURST_TYPE_H=199,OUT_PKT_BURST_TYPE_L=198,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=191,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=226,OUT_PKT_ORI_BURST_SIZE_L=224,OUT_PKT_RESPONSE_STATUS_H=223,OUT_PKT_RESPONSE_STATUS_L=222,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=227,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=86,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=89,IN_PKT_BURST_SIZE_L=87,IN_PKT_BURST_TYPE_H=91,IN_PKT_BURST_TYPE_L=90,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=118,IN_PKT_ORI_BURST_SIZE_L=116,IN_PKT_RESPONSE_STATUS_H=115,IN_PKT_RESPONSE_STATUS_L=114,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=119,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),OUT_PKT_ADDR_H=175,OUT_PKT_ADDR_L=144,OUT_PKT_BURST_SIZE_H=197,OUT_PKT_BURST_SIZE_L=195,OUT_PKT_BURST_TYPE_H=199,OUT_PKT_BURST_TYPE_L=198,OUT_PKT_BYTEEN_H=143,OUT_PKT_BYTEEN_L=128,OUT_PKT_BYTE_CNT_H=191,OUT_PKT_BYTE_CNT_L=182,OUT_PKT_DATA_H=127,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=226,OUT_PKT_ORI_BURST_SIZE_L=224,OUT_PKT_RESPONSE_STATUS_H=223,OUT_PKT_RESPONSE_STATUS_L=222,OUT_PKT_TRANS_COMPRESSED_READ=176,OUT_PKT_TRANS_EXCLUSIVE=181,OUT_ST_DATA_W=227,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=86,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=89,IN_PKT_BURST_SIZE_L=87,IN_PKT_BURST_TYPE_H=91,IN_PKT_BURST_TYPE_L=90,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=118,IN_PKT_ORI_BURST_SIZE_L=116,IN_PKT_RESPONSE_STATUS_H=115,IN_PKT_RESPONSE_STATUS_L=114,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=119,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=71,OUT_PKT_BURST_SIZE_L=69,OUT_PKT_BURST_TYPE_H=73,OUT_PKT_BURST_TYPE_L=72,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=65,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=100,OUT_PKT_ORI_BURST_SIZE_L=98,OUT_PKT_RESPONSE_STATUS_H=97,OUT_PKT_RESPONSE_STATUS_L=96,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=101,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=19)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=227,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=101,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=101,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {30};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {sd_cont_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READ} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sd_cont_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sd_cont_0_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {lpddr2_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {video_dma_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {to_idct_hwacel_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READ} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_READLATENCY} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READ} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {to_idct_hwacel_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_descriptor_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_DATA_W} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_DATA_W} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BYTEENABLE_W} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_BYTEENABLE_W} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READ} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_ADDRESS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_SYMBOLS_PER_WORD} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {key_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {key_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {key_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {key_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {key_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {key_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {key_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {key_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {key_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {key_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {key_s1_translator} {USE_READ} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {key_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {key_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {key_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {key_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {key_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {key_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {key_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {key_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {key_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {key_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {key_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {key_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {key_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {key_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {key_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {key_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {key_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {key_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {key_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {key_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {key_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESS_W} {4};set_instance_parameter_value {timer_1_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_1_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {timer_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ledg_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ledg_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ledg_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ledg_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ledg_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ledg_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ledg_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ledg_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ledg_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ledg_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ledg_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ledg_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ledg_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ledg_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ledg_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ledg_s1_translator} {USE_READ} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ledg_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ledg_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ledg_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ledg_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ledg_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ledg_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ledg_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ledg_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ledg_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ledg_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ledg_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledg_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledg_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ledg_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ledg_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ledg_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ledg_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ledg_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ledg_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ledg_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ledg_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ledr_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ledr_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {ledr_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ledr_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ledr_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ledr_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ledr_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ledr_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ledr_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ledr_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ledr_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ledr_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ledr_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ledr_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ledr_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ledr_s1_translator} {USE_READ} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ledr_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ledr_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ledr_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ledr_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ledr_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ledr_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ledr_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ledr_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ledr_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ledr_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ledr_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledr_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledr_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ledr_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ledr_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ledr_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ledr_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ledr_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ledr_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ledr_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ledr_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_scl_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_scl_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_scl_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_scl_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {i2c_sda_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READ} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {i2c_sda_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {i2c_sda_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {i2c_sda_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sd_cont_0_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READ} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sd_cont_0_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sram_uas_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_W} {19};set_instance_parameter_value {sram_uas_translator} {AV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {sram_uas_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sram_uas_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {sram_uas_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sram_uas_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sram_uas_translator} {USE_READ} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITE} {1};set_instance_parameter_value {sram_uas_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sram_uas_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sram_uas_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sram_uas_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {sram_uas_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sram_uas_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sram_uas_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_LOCK} {1};set_instance_parameter_value {sram_uas_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sram_uas_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sram_uas_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {sram_uas_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_BURSTCOUNT_SYMBOLS} {1};set_instance_parameter_value {sram_uas_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sram_uas_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sram_uas_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {3};set_instance_parameter_value {sram_uas_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sram_uas_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sram_uas_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sram_uas_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sram_uas_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sram_uas_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sram_uas_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {6};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101568&quot;
   end=&quot;0x00000000020101570&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101560&quot;
   end=&quot;0x00000000020101568&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;video_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014e0&quot;
   end=&quot;0x00000000020101500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;to_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014c0&quot;
   end=&quot;0x000000000201014e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;from_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101440&quot;
   end=&quot;0x00000000020101460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;video_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101550&quot;
   end=&quot;0x00000000020101560&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101540&quot;
   end=&quot;0x00000000020101550&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101500&quot;
   end=&quot;0x00000000020101510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014a0&quot;
   end=&quot;0x000000000201014c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101530&quot;
   end=&quot;0x00000000020101540&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101400&quot;
   end=&quot;0x00000000020101440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;ledg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101480&quot;
   end=&quot;0x000000000201014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ledr_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101460&quot;
   end=&quot;0x00000000020101480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101520&quot;
   end=&quot;0x00000000020101530&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101510&quot;
   end=&quot;0x00000000020101520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sd_cont_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101000&quot;
   end=&quot;0x00000000020101400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {sd_cont_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sd_cont_0_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sd_cont_0_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_master_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sd_cont_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sd_cont_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {sd_cont_0_master_agent} {ID} {2};set_instance_parameter_value {sd_cont_0_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {sd_cont_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sd_cont_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sd_cont_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {5};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {lpddr2_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {lpddr2_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lpddr2_avl_0_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {lpddr2_avl_0_agent} {ST_DATA_W} {119};set_instance_parameter_value {lpddr2_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lpddr2_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lpddr2_avl_0_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {lpddr2_avl_0_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {lpddr2_avl_0_agent} {ID} {9};set_instance_parameter_value {lpddr2_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_0_agent} {ECC_ENABLE} {0};add_instance {lpddr2_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {lpddr2_avl_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {FIFO_DEPTH} {512};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {12};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {video_dma_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {video_dma_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {video_dma_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {video_dma_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {video_dma_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {video_dma_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {video_dma_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {video_dma_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_dma_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_dma_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {video_dma_csr_agent} {ID} {17};set_instance_parameter_value {video_dma_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_csr_agent} {ECC_ENABLE} {0};add_instance {video_dma_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {to_idct_hwacel_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {to_idct_hwacel_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ID} {15};set_instance_parameter_value {to_idct_hwacel_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent} {ECC_ENABLE} {0};add_instance {to_idct_hwacel_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {from_idct_hwacel_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {from_idct_hwacel_csr_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ID} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent} {ECC_ENABLE} {0};add_instance {from_idct_hwacel_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {video_dma_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {video_dma_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ID} {18};set_instance_parameter_value {video_dma_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {video_dma_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {video_dma_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_dma_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ID} {16};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_descriptor_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_LOCK} {180};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_H} {217};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_PROTECTION_L} {215};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_POSTED} {177};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_H} {208};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SRC_ID_L} {204};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_H} {213};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_DEST_ID_L} {209};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ID} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent} {ECC_ENABLE} {0};add_instance {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {228};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {130};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_0_s1_agent} {ID} {13};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {key_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {key_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {key_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {key_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {key_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {key_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {key_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {key_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {key_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {key_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {key_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {key_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {key_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {key_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {key_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {key_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {key_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {key_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {key_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {key_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {key_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {key_s1_agent} {ID} {6};set_instance_parameter_value {key_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {key_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {key_s1_agent} {ECC_ENABLE} {0};add_instance {key_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {key_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {key_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {key_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {key_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {key_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {key_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {key_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {key_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_1_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_1_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {timer_1_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_1_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_1_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_1_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_1_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_1_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_1_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_1_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_1_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_1_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_1_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {timer_1_s1_agent} {ID} {14};set_instance_parameter_value {timer_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_1_s1_agent} {ECC_ENABLE} {0};add_instance {timer_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_1_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_1_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledg_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ledg_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {ledg_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {ledg_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {ledg_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {ledg_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledg_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ledg_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledg_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {ledg_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {ledg_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledg_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ledg_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledg_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledg_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ledg_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledg_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledg_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {ledg_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ledg_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {ledg_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {ledg_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ledg_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledg_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {ledg_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledg_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ledg_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledg_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledg_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ledg_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ledg_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ledg_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ledg_s1_agent} {ID} {7};set_instance_parameter_value {ledg_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ledg_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledg_s1_agent} {ECC_ENABLE} {0};add_instance {ledg_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledg_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledg_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledg_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledr_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ledr_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {ledr_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {ledr_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {ledr_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {ledr_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledr_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ledr_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledr_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {ledr_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {ledr_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledr_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ledr_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledr_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledr_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ledr_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledr_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledr_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {ledr_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {ledr_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {ledr_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {ledr_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ledr_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledr_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {ledr_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ledr_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ledr_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ledr_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledr_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ledr_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ledr_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ledr_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ledr_s1_agent} {ID} {8};set_instance_parameter_value {ledr_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ledr_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ledr_s1_agent} {ECC_ENABLE} {0};add_instance {ledr_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledr_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ledr_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ledr_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {i2c_scl_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_scl_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_scl_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_scl_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_scl_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_scl_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_scl_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_scl_s1_agent} {ID} {3};set_instance_parameter_value {i2c_scl_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_scl_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_scl_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_scl_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_scl_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {i2c_sda_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {i2c_sda_s1_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_sda_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {i2c_sda_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {i2c_sda_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {i2c_sda_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {i2c_sda_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {i2c_sda_s1_agent} {ID} {4};set_instance_parameter_value {i2c_sda_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {i2c_sda_s1_agent} {ECC_ENABLE} {0};add_instance {i2c_sda_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {i2c_sda_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {i2c_sda_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sd_cont_0_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sd_cont_0_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sd_cont_0_slave_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sd_cont_0_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sd_cont_0_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sd_cont_0_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sd_cont_0_slave_agent} {ID} {10};set_instance_parameter_value {sd_cont_0_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sd_cont_0_slave_agent} {ECC_ENABLE} {0};add_instance {sd_cont_0_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sd_cont_0_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sd_cont_0_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sd_cont_0_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_agent} {PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_agent} {PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_agent} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {sram_uas_agent} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_H} {91};set_instance_parameter_value {sram_uas_agent} {PKT_PROTECTION_L} {89};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_agent} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {sram_uas_agent} {PKT_SRC_ID_L} {78};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_H} {87};set_instance_parameter_value {sram_uas_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {sram_uas_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sram_uas_agent} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_agent} {ST_DATA_W} {101};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sram_uas_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sram_uas_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sram_uas_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {sram_uas_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sram_uas_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sram_uas_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sram_uas_agent} {ID} {11};set_instance_parameter_value {sram_uas_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sram_uas_agent} {ECC_ENABLE} {0};add_instance {sram_uas_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sram_uas_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {FIFO_DEPTH} {4};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sram_uas_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {9 11 0 10 14 1 8 7 13 15 17 2 4 3 6 16 18 12 5 };set_instance_parameter_value {router} {CHANNEL_ID} {0000000000000000010 1000000000000000000 0000000000001000000 0100000000000000000 0000001000000000000 0000000000000100000 0000100000000000000 0000010000000000000 0000000010000000000 0000000000000010000 0000000000000001000 0000000001000000000 0010000000000000000 0001000000000000000 0000000100000000000 0000000000100000000 0000000000010000000 0000000000000000100 0000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both write both both both write write read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x20080000 0x20100800 0x20101000 0x20101400 0x20101440 0x20101460 0x20101480 0x201014a0 0x201014c0 0x201014e0 0x20101500 0x20101510 0x20101520 0x20101530 0x20101540 0x20101550 0x20101560 0x20101568 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 0x20100000 0x20101000 0x20101400 0x20101440 0x20101460 0x20101480 0x201014a0 0x201014c0 0x201014e0 0x20101500 0x20101510 0x20101520 0x20101530 0x20101540 0x20101550 0x20101560 0x20101568 0x20101570 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {19};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {9};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {11 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x20080000 0x20100800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20100000 0x20101000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {11};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {9 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {9};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {119};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {119};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {119};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 };set_instance_parameter_value {router_006} {CHANNEL_ID} {1 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {119};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {119};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {67};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_008} {ST_DATA_W} {119};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_009} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {67};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_009} {ST_DATA_W} {119};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {0 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {175};set_instance_parameter_value {router_010} {PKT_ADDR_L} {144};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_010} {ST_DATA_W} {227};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {0 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {175};set_instance_parameter_value {router_011} {PKT_ADDR_L} {144};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_011} {ST_DATA_W} {227};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {0 };set_instance_parameter_value {router_012} {CHANNEL_ID} {1 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {175};set_instance_parameter_value {router_012} {PKT_ADDR_L} {144};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {217};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {215};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {213};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {209};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {179};set_instance_parameter_value {router_012} {ST_DATA_W} {227};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {0 };set_instance_parameter_value {router_013} {CHANNEL_ID} {1 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {67};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_013} {ST_DATA_W} {119};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {0 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {67};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_014} {ST_DATA_W} {119};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {0 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {67};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_015} {ST_DATA_W} {119};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {1 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {67};set_instance_parameter_value {router_016} {PKT_ADDR_L} {36};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_016} {ST_DATA_W} {119};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {0 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {67};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_017} {ST_DATA_W} {119};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {0 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {67};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_018} {ST_DATA_W} {119};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {0 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {67};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_019} {ST_DATA_W} {119};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {0 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {67};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_020} {ST_DATA_W} {119};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_021} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {49};set_instance_parameter_value {router_021} {PKT_ADDR_L} {18};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {91};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {89};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {87};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {53};set_instance_parameter_value {router_021} {ST_DATA_W} {101};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {19};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {8};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {60};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {17};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {jtag_uart_avalon_jtag_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sysid_control_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sysid_control_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sysid_control_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {sysid_control_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {sysid_control_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {video_dma_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {video_dma_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {video_dma_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {video_dma_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {to_idct_hwacel_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {to_idct_hwacel_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {from_idct_hwacel_csr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {from_idct_hwacel_csr_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cpu_debug_mem_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {cpu_debug_mem_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {video_dma_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {video_dma_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {to_idct_hwacel_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {from_idct_hwacel_descriptor_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BEGIN_BURST} {202};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PKT_TRANS_READ} {179};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BYTE_CNT_H} {186};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {OUT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {timer_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {timer_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {timer_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {timer_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {timer_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {key_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {key_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {key_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {key_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {key_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {key_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {key_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {key_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {key_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {key_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {key_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {key_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {key_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {key_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {key_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {key_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {key_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {key_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {key_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {key_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {key_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {timer_1_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {timer_1_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {timer_1_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {timer_1_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_1_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_1_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {timer_1_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {timer_1_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {timer_1_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {timer_1_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {timer_1_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ledg_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledg_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {ledg_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ledg_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ledg_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledg_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ledg_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ledg_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ledg_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ledg_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ledg_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {ledr_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ledr_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {ledr_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {ledr_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {ledr_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ledr_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {ledr_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ledr_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ledr_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {ledr_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {ledr_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_scl_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {i2c_scl_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {i2c_sda_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {i2c_sda_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sd_cont_0_slave_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {OUT_BURSTWRAP_H} {86};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BURSTWRAP_CONST_MASK} {7};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {BURSTWRAP_CONST_VALUE} {7};set_instance_parameter_value {sd_cont_0_slave_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {sram_uas_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_burst_adapter} {PKT_TRANS_READ} {53};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {sram_uas_burst_adapter} {ST_DATA_W} {101};set_instance_parameter_value {sram_uas_burst_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BYTE_CNT_H} {57};set_instance_parameter_value {sram_uas_burst_adapter} {OUT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {sram_uas_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {sram_uas_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {sram_uas_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {sram_uas_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {sram_uas_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {19};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {19};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {19};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {video_dma_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {178};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {194};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {192};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {68};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {66};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_ST_DATA_W} {101};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {video_dma_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {video_dma_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {to_idct_hwacel_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_H} {175};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ADDR_L} {144};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_H} {127};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {143};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {128};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {191};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {182};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {176};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {197};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {195};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {223};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {222};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {181};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {199};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {198};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {224};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {226};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_ST_DATA_W} {227};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {from_idct_hwacel_descriptor_slave_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {sram_uas_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {65};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_ST_DATA_W} {101};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ST_CHANNEL_W} {19};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {sram_uas_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {sram_uas_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sram_uas_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {sram_uas_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {119};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {limiter_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline} {PIPELINE_READY} {1};add_instance {limiter_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_001} {PIPELINE_READY} {1};add_instance {limiter_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_002} {PIPELINE_READY} {1};add_instance {limiter_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {limiter_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {limiter_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {limiter_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {limiter_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {limiter_pipeline_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {limiter_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {limiter_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {limiter_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {agent_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_002} {PIPELINE_READY} {1};add_instance {agent_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_003} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_003} {PIPELINE_READY} {1};add_instance {agent_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_004} {PIPELINE_READY} {1};add_instance {agent_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_005} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_005} {PIPELINE_READY} {1};add_instance {agent_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_006} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_006} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_006} {PIPELINE_READY} {1};add_instance {agent_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_007} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_007} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_007} {PIPELINE_READY} {1};add_instance {agent_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_008} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_008} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_008} {PIPELINE_READY} {1};add_instance {agent_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_009} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_009} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_009} {PIPELINE_READY} {1};add_instance {agent_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_010} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_010} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_010} {PIPELINE_READY} {1};add_instance {agent_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_011} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_011} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_011} {PIPELINE_READY} {1};add_instance {agent_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_012} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_012} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_012} {PIPELINE_READY} {1};add_instance {agent_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_013} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_013} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_013} {PIPELINE_READY} {1};add_instance {agent_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_014} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_014} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_014} {PIPELINE_READY} {1};add_instance {agent_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_015} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_015} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_015} {PIPELINE_READY} {1};add_instance {agent_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_016} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_016} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_016} {PIPELINE_READY} {1};add_instance {agent_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_017} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_017} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_017} {PIPELINE_READY} {1};add_instance {agent_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_018} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_018} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_018} {PIPELINE_READY} {1};add_instance {agent_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_019} {BITS_PER_SYMBOL} {227};set_instance_parameter_value {agent_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_019} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_019} {PIPELINE_READY} {1};add_instance {agent_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_020} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_020} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_020} {PIPELINE_READY} {1};add_instance {agent_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_021} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_021} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_021} {PIPELINE_READY} {1};add_instance {agent_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_022} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_022} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_022} {PIPELINE_READY} {1};add_instance {agent_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_023} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_023} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_023} {PIPELINE_READY} {1};add_instance {agent_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_024} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_024} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_024} {PIPELINE_READY} {1};add_instance {agent_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_025} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_025} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_025} {PIPELINE_READY} {1};add_instance {agent_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_026} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_026} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_026} {PIPELINE_READY} {1};add_instance {agent_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_027} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_027} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_027} {PIPELINE_READY} {1};add_instance {agent_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_028} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_028} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_028} {PIPELINE_READY} {1};add_instance {agent_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_029} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_029} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_029} {PIPELINE_READY} {1};add_instance {agent_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_030} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_030} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_030} {PIPELINE_READY} {1};add_instance {agent_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_031} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_031} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_031} {PIPELINE_READY} {1};add_instance {agent_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_032} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_032} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_032} {PIPELINE_READY} {1};add_instance {agent_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_033} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_033} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_033} {PIPELINE_READY} {1};add_instance {agent_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_034} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_034} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_034} {PIPELINE_READY} {1};add_instance {agent_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_035} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {agent_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_035} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_035} {PIPELINE_READY} {1};add_instance {agent_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_036} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {agent_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_036} {CHANNEL_WIDTH} {19};set_instance_parameter_value {agent_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_036} {PIPELINE_READY} {1};add_instance {agent_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_037} {BITS_PER_SYMBOL} {101};set_instance_parameter_value {agent_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_037} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {mux_pipeline_004} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_004} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_004} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_004} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_004} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_004} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_004} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_004} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_004} {PIPELINE_READY} {1};add_instance {mux_pipeline_005} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_005} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_005} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_005} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_005} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_005} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_005} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_005} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_005} {PIPELINE_READY} {1};add_instance {mux_pipeline_006} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_006} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_006} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_006} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_006} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_006} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_006} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_006} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_006} {PIPELINE_READY} {1};add_instance {mux_pipeline_007} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_007} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_007} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_007} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_007} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_007} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_007} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_007} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_007} {PIPELINE_READY} {1};add_instance {mux_pipeline_008} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_008} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_008} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_008} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_008} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_008} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_008} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_008} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_008} {PIPELINE_READY} {1};add_instance {mux_pipeline_009} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_009} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_009} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_009} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_009} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_009} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_009} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_009} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_009} {PIPELINE_READY} {1};add_instance {mux_pipeline_010} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_010} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_010} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_010} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_010} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_010} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_010} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_010} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_010} {PIPELINE_READY} {1};add_instance {mux_pipeline_011} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_011} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_011} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_011} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_011} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_011} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_011} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_011} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_011} {PIPELINE_READY} {1};add_instance {mux_pipeline_012} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_012} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_012} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_012} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_012} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_012} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_012} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_012} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_012} {PIPELINE_READY} {1};add_instance {mux_pipeline_013} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_013} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_013} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_013} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_013} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_013} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_013} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_013} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_013} {PIPELINE_READY} {1};add_instance {mux_pipeline_014} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_014} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_014} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_014} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_014} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_014} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_014} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_014} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_014} {PIPELINE_READY} {1};add_instance {mux_pipeline_015} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_015} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_015} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_015} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_015} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_015} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_015} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_015} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_015} {PIPELINE_READY} {1};add_instance {mux_pipeline_016} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_016} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_016} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_016} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_016} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_016} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_016} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_016} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_016} {PIPELINE_READY} {1};add_instance {mux_pipeline_017} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_017} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_017} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_017} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_017} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_017} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_017} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_017} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_017} {PIPELINE_READY} {1};add_instance {mux_pipeline_018} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_018} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_018} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_018} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_018} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_018} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_018} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_018} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_018} {PIPELINE_READY} {1};add_instance {mux_pipeline_019} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_019} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_019} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_019} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_019} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_019} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_019} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_019} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_019} {PIPELINE_READY} {1};add_instance {mux_pipeline_020} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_020} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_020} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_020} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_020} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_020} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_020} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_020} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_020} {PIPELINE_READY} {1};add_instance {mux_pipeline_021} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_021} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_021} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_021} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_021} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_021} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_021} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_021} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_021} {PIPELINE_READY} {1};add_instance {mux_pipeline_022} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_022} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_022} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_022} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_022} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_022} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_022} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_022} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_022} {PIPELINE_READY} {1};add_instance {mux_pipeline_023} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_023} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_023} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_023} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_023} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_023} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_023} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_023} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_023} {PIPELINE_READY} {1};add_instance {mux_pipeline_024} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_024} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_024} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_024} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_024} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_024} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_024} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_024} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_024} {PIPELINE_READY} {1};add_instance {mux_pipeline_025} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_025} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_025} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_025} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_025} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_025} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_025} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_025} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_025} {PIPELINE_READY} {1};add_instance {mux_pipeline_026} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_026} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_026} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_026} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_026} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_026} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_026} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_026} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_026} {PIPELINE_READY} {1};add_instance {mux_pipeline_027} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_027} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_027} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_027} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_027} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_027} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_027} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_027} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_027} {PIPELINE_READY} {1};add_instance {mux_pipeline_028} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_028} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_028} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_028} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_028} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_028} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_028} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_028} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_028} {PIPELINE_READY} {1};add_instance {mux_pipeline_029} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_029} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_029} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_029} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_029} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_029} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_029} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_029} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_029} {PIPELINE_READY} {1};add_instance {mux_pipeline_030} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_030} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_030} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_030} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_030} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_030} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_030} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_030} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_030} {PIPELINE_READY} {1};add_instance {mux_pipeline_031} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_031} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_031} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_031} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_031} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_031} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_031} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_031} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_031} {PIPELINE_READY} {1};add_instance {mux_pipeline_032} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_032} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_032} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_032} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_032} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_032} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_032} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_032} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_032} {PIPELINE_READY} {1};add_instance {mux_pipeline_033} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_033} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_033} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_033} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_033} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_033} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_033} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_033} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_033} {PIPELINE_READY} {1};add_instance {mux_pipeline_034} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_034} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_034} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_034} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_034} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_034} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_034} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_034} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_034} {PIPELINE_READY} {1};add_instance {mux_pipeline_035} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_035} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_035} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_035} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_035} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_035} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_035} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_035} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_035} {PIPELINE_READY} {1};add_instance {mux_pipeline_036} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_036} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_036} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_036} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_036} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_036} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_036} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_036} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_036} {PIPELINE_READY} {1};add_instance {mux_pipeline_037} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_037} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_037} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_037} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_037} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_037} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_037} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_037} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_037} {PIPELINE_READY} {1};add_instance {mux_pipeline_038} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_038} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_038} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_038} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_038} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_038} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_038} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_038} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_038} {PIPELINE_READY} {1};add_instance {mux_pipeline_039} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_039} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_039} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_039} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_039} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_039} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_039} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_039} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_039} {PIPELINE_READY} {1};add_instance {mux_pipeline_040} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_040} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_040} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_040} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_040} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_040} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_040} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_040} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_040} {PIPELINE_READY} {1};add_instance {mux_pipeline_041} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_041} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_041} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_041} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_041} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_041} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_041} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_041} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_041} {PIPELINE_READY} {1};add_instance {mux_pipeline_042} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_042} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_042} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_042} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_042} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_042} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_042} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_042} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_042} {PIPELINE_READY} {1};add_instance {mux_pipeline_043} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_043} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_043} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {mux_pipeline_043} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_043} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_043} {CHANNEL_WIDTH} {19};set_instance_parameter_value {mux_pipeline_043} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_043} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_043} {PIPELINE_READY} {1};add_instance {pipeline_stage} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {pipeline_stage} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pipeline_stage} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {pipeline_stage} {USE_PACKETS} {1};set_instance_parameter_value {pipeline_stage} {USE_EMPTY} {0};set_instance_parameter_value {pipeline_stage} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pipeline_stage} {MAX_CHANNEL} {0};set_instance_parameter_value {pipeline_stage} {ERROR_WIDTH} {0};set_instance_parameter_value {pipeline_stage} {PIPELINE_READY} {1};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sd_cont_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sd_cont_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_0_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_0_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sysid_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sysid_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sysid_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sysid_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sysid_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_50_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clk_50_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {sd_cont_0_master_translator.avalon_universal_master_0} {sd_cont_0_master_agent.av} {avalon};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sd_cont_0_master_translator.avalon_universal_master_0/sd_cont_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {sd_cont_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/sd_cont_0_master_agent.rp} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {lpddr2_avl_0_agent.m0} {lpddr2_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lpddr2_avl_0_agent.m0/lpddr2_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {lpddr2_avl_0_agent.rf_source} {lpddr2_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_0_agent_rsp_fifo.out} {lpddr2_avl_0_agent.rf_sink} {avalon_streaming};add_connection {lpddr2_avl_0_agent.rdata_fifo_src} {lpddr2_avl_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_0_agent_rdata_fifo.out} {lpddr2_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rdata_fifo.out} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_csr_agent.m0} {video_dma_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_csr_agent.m0/video_dma_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_csr_agent.rf_source} {video_dma_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_csr_agent_rsp_fifo.out} {video_dma_csr_agent.rf_sink} {avalon_streaming};add_connection {video_dma_csr_agent.rdata_fifo_src} {video_dma_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_csr_agent_rdata_fifo.out} {video_dma_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent.m0} {to_idct_hwacel_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_csr_agent.m0/to_idct_hwacel_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {to_idct_hwacel_csr_agent.rf_source} {to_idct_hwacel_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent_rsp_fifo.out} {to_idct_hwacel_csr_agent.rf_sink} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent.rdata_fifo_src} {to_idct_hwacel_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_csr_agent_rdata_fifo.out} {to_idct_hwacel_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent.m0} {from_idct_hwacel_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_csr_agent.m0/from_idct_hwacel_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_csr_agent.rf_source} {from_idct_hwacel_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent_rsp_fifo.out} {from_idct_hwacel_csr_agent.rf_sink} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent.rdata_fifo_src} {from_idct_hwacel_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_csr_agent_rdata_fifo.out} {from_idct_hwacel_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rdata_fifo.out} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent.m0} {video_dma_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_descriptor_slave_agent.m0/video_dma_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {video_dma_descriptor_slave_agent.rf_source} {video_dma_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent_rsp_fifo.out} {video_dma_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent.rdata_fifo_src} {video_dma_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {video_dma_descriptor_slave_agent_rdata_fifo.out} {video_dma_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent.m0} {to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_descriptor_slave_agent.m0/to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {to_idct_hwacel_descriptor_slave_agent.rf_source} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.out} {to_idct_hwacel_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent.rdata_fifo_src} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.out} {to_idct_hwacel_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent.m0} {from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_descriptor_slave_agent.m0/from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_descriptor_slave_agent.rf_source} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.out} {from_idct_hwacel_descriptor_slave_agent.rf_sink} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent.rdata_fifo_src} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.out} {from_idct_hwacel_descriptor_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rdata_fifo.out} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {key_s1_agent.m0} {key_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {key_s1_agent.m0/key_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {key_s1_agent.rf_source} {key_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rsp_fifo.out} {key_s1_agent.rf_sink} {avalon_streaming};add_connection {key_s1_agent.rdata_fifo_src} {key_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {key_s1_agent_rdata_fifo.out} {key_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {timer_1_s1_agent.m0} {timer_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_1_s1_agent.m0/timer_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_1_s1_agent.rf_source} {timer_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_1_s1_agent_rsp_fifo.out} {timer_1_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_1_s1_agent.rdata_fifo_src} {timer_1_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {timer_1_s1_agent_rdata_fifo.out} {timer_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ledg_s1_agent.m0} {ledg_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ledg_s1_agent.m0/ledg_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ledg_s1_agent.rf_source} {ledg_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ledg_s1_agent_rsp_fifo.out} {ledg_s1_agent.rf_sink} {avalon_streaming};add_connection {ledg_s1_agent.rdata_fifo_src} {ledg_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ledg_s1_agent_rdata_fifo.out} {ledg_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ledr_s1_agent.m0} {ledr_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ledr_s1_agent.m0/ledr_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ledr_s1_agent.rf_source} {ledr_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ledr_s1_agent_rsp_fifo.out} {ledr_s1_agent.rf_sink} {avalon_streaming};add_connection {ledr_s1_agent.rdata_fifo_src} {ledr_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {ledr_s1_agent_rdata_fifo.out} {ledr_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.m0} {i2c_scl_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_scl_s1_agent.m0/i2c_scl_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_scl_s1_agent.rf_source} {i2c_scl_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rsp_fifo.out} {i2c_scl_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_scl_s1_agent.rdata_fifo_src} {i2c_scl_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {i2c_scl_s1_agent_rdata_fifo.out} {i2c_scl_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.m0} {i2c_sda_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {i2c_sda_s1_agent.m0/i2c_sda_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {i2c_sda_s1_agent.rf_source} {i2c_sda_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rsp_fifo.out} {i2c_sda_s1_agent.rf_sink} {avalon_streaming};add_connection {i2c_sda_s1_agent.rdata_fifo_src} {i2c_sda_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {i2c_sda_s1_agent_rdata_fifo.out} {i2c_sda_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sd_cont_0_slave_agent.m0} {sd_cont_0_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sd_cont_0_slave_agent.m0/sd_cont_0_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sd_cont_0_slave_agent.rf_source} {sd_cont_0_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sd_cont_0_slave_agent_rsp_fifo.out} {sd_cont_0_slave_agent.rf_sink} {avalon_streaming};add_connection {sd_cont_0_slave_agent.rdata_fifo_src} {sd_cont_0_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {sd_cont_0_slave_agent_rdata_fifo.out} {sd_cont_0_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sram_uas_agent.m0} {sram_uas_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sram_uas_agent.m0/sram_uas_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sram_uas_agent.rf_source} {sram_uas_agent_rsp_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rsp_fifo.out} {sram_uas_agent.rf_sink} {avalon_streaming};add_connection {sram_uas_agent.rdata_fifo_src} {sram_uas_agent_rdata_fifo.in} {avalon_streaming};add_connection {sram_uas_agent_rdata_fifo.out} {sram_uas_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {router_016.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {sysid_control_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/sysid_control_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {video_dma_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/video_dma_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_004.src} {to_idct_hwacel_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/to_idct_hwacel_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_005.src} {from_idct_hwacel_csr_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/from_idct_hwacel_csr_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_006.src} {cpu_debug_mem_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/cpu_debug_mem_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_010.src} {timer_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/timer_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_011.src} {key_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/key_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_012.src} {timer_1_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/timer_1_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_013.src} {ledg_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/ledg_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_014.src} {ledr_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/ledr_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_015.src} {i2c_scl_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/i2c_scl_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_016.src} {i2c_sda_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/i2c_sda_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_017.src} {sd_cont_0_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/sd_cont_0_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {router_010.src} {video_dma_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/video_dma_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {video_dma_descriptor_slave_rsp_width_adapter.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_rsp_width_adapter.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {router_011.src} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/to_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {to_idct_hwacel_descriptor_slave_rsp_width_adapter.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_rsp_width_adapter.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {router_012.src} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/from_idct_hwacel_descriptor_slave_rsp_width_adapter.sink} {qsys_mm.response};add_connection {from_idct_hwacel_descriptor_slave_rsp_width_adapter.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_rsp_width_adapter.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {router_021.src} {sram_uas_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/sram_uas_rsp_width_adapter.sink} {qsys_mm.response};add_connection {sram_uas_rsp_width_adapter.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {sram_uas_rsp_width_adapter.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {cmd_mux_007.src} {video_dma_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/video_dma_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {video_dma_descriptor_slave_cmd_width_adapter.src} {video_dma_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_cmd_width_adapter.src/video_dma_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_008.src} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/to_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {to_idct_hwacel_descriptor_slave_cmd_width_adapter.src} {to_idct_hwacel_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_cmd_width_adapter.src/to_idct_hwacel_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_009.src} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/from_idct_hwacel_descriptor_slave_cmd_width_adapter.sink} {qsys_mm.command};add_connection {from_idct_hwacel_descriptor_slave_cmd_width_adapter.src} {from_idct_hwacel_descriptor_slave_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_cmd_width_adapter.src/from_idct_hwacel_descriptor_slave_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_018.src} {sram_uas_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/sram_uas_cmd_width_adapter.sink} {qsys_mm.command};add_connection {sram_uas_cmd_width_adapter.src} {sram_uas_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_cmd_width_adapter.src/sram_uas_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/crosser.in} {qsys_mm.command};add_connection {cmd_demux_002.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/crosser_001.in} {qsys_mm.command};add_connection {rsp_demux_001.src1} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/crosser_002.in} {qsys_mm.response};add_connection {rsp_demux_017.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/crosser_003.in} {qsys_mm.response};add_connection {cpu_data_master_limiter.cmd_src} {limiter_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/limiter_pipeline.sink0} {qsys_mm.command};add_connection {limiter_pipeline.source0} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline.source0/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {limiter_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/limiter_pipeline_001.sink0} {qsys_mm.response};add_connection {limiter_pipeline_001.source0} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_001.source0/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.cmd_src} {limiter_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/limiter_pipeline_002.sink0} {qsys_mm.command};add_connection {limiter_pipeline_002.source0} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_002.source0/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {limiter_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/limiter_pipeline_003.sink0} {qsys_mm.response};add_connection {limiter_pipeline_003.source0} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {limiter_pipeline_003.source0/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {jtag_uart_avalon_jtag_slave_burst_adapter.source0} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_burst_adapter.source0/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_003.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_003.sink} {qsys_mm.response};add_connection {cmd_mux_001.src} {agent_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/agent_pipeline_002.sink0} {qsys_mm.command};add_connection {agent_pipeline_002.source0} {lpddr2_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_002.source0/lpddr2_avl_0_agent.cp} {qsys_mm.command};add_connection {lpddr2_avl_0_agent.rp} {agent_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {lpddr2_avl_0_agent.rp/agent_pipeline_003.sink0} {qsys_mm.response};add_connection {agent_pipeline_003.source0} {router_004.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_003.source0/router_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_burst_adapter.source0} {agent_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_burst_adapter.source0/agent_pipeline_004.sink0} {qsys_mm.command};add_connection {agent_pipeline_004.source0} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_004.source0/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.rp} {agent_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/agent_pipeline_005.sink0} {qsys_mm.response};add_connection {agent_pipeline_005.source0} {router_005.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_005.source0/router_005.sink} {qsys_mm.response};add_connection {video_dma_csr_burst_adapter.source0} {agent_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_csr_burst_adapter.source0/agent_pipeline_006.sink0} {qsys_mm.command};add_connection {agent_pipeline_006.source0} {video_dma_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_006.source0/video_dma_csr_agent.cp} {qsys_mm.command};add_connection {video_dma_csr_agent.rp} {agent_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_csr_agent.rp/agent_pipeline_007.sink0} {qsys_mm.response};add_connection {agent_pipeline_007.source0} {router_006.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_007.source0/router_006.sink} {qsys_mm.response};add_connection {to_idct_hwacel_csr_burst_adapter.source0} {agent_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_csr_burst_adapter.source0/agent_pipeline_008.sink0} {qsys_mm.command};add_connection {agent_pipeline_008.source0} {to_idct_hwacel_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_008.source0/to_idct_hwacel_csr_agent.cp} {qsys_mm.command};add_connection {to_idct_hwacel_csr_agent.rp} {agent_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_csr_agent.rp/agent_pipeline_009.sink0} {qsys_mm.response};add_connection {agent_pipeline_009.source0} {router_007.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_009.source0/router_007.sink} {qsys_mm.response};add_connection {from_idct_hwacel_csr_burst_adapter.source0} {agent_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_csr_burst_adapter.source0/agent_pipeline_010.sink0} {qsys_mm.command};add_connection {agent_pipeline_010.source0} {from_idct_hwacel_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_010.source0/from_idct_hwacel_csr_agent.cp} {qsys_mm.command};add_connection {from_idct_hwacel_csr_agent.rp} {agent_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_csr_agent.rp/agent_pipeline_011.sink0} {qsys_mm.response};add_connection {agent_pipeline_011.source0} {router_008.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_011.source0/router_008.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_burst_adapter.source0} {agent_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_burst_adapter.source0/agent_pipeline_012.sink0} {qsys_mm.command};add_connection {agent_pipeline_012.source0} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_012.source0/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.rp} {agent_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/agent_pipeline_013.sink0} {qsys_mm.response};add_connection {agent_pipeline_013.source0} {router_009.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_013.source0/router_009.sink} {qsys_mm.response};add_connection {video_dma_descriptor_slave_burst_adapter.source0} {agent_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_burst_adapter.source0/agent_pipeline_014.sink0} {qsys_mm.command};add_connection {agent_pipeline_014.source0} {video_dma_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_014.source0/video_dma_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {video_dma_descriptor_slave_agent.rp} {agent_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {video_dma_descriptor_slave_agent.rp/agent_pipeline_015.sink0} {qsys_mm.response};add_connection {agent_pipeline_015.source0} {router_010.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_015.source0/router_010.sink} {qsys_mm.response};add_connection {to_idct_hwacel_descriptor_slave_burst_adapter.source0} {agent_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_burst_adapter.source0/agent_pipeline_016.sink0} {qsys_mm.command};add_connection {agent_pipeline_016.source0} {to_idct_hwacel_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_016.source0/to_idct_hwacel_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {to_idct_hwacel_descriptor_slave_agent.rp} {agent_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_descriptor_slave_agent.rp/agent_pipeline_017.sink0} {qsys_mm.response};add_connection {agent_pipeline_017.source0} {router_011.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_017.source0/router_011.sink} {qsys_mm.response};add_connection {from_idct_hwacel_descriptor_slave_burst_adapter.source0} {agent_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_burst_adapter.source0/agent_pipeline_018.sink0} {qsys_mm.command};add_connection {agent_pipeline_018.source0} {from_idct_hwacel_descriptor_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_018.source0/from_idct_hwacel_descriptor_slave_agent.cp} {qsys_mm.command};add_connection {from_idct_hwacel_descriptor_slave_agent.rp} {agent_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {from_idct_hwacel_descriptor_slave_agent.rp/agent_pipeline_019.sink0} {qsys_mm.response};add_connection {agent_pipeline_019.source0} {router_012.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_019.source0/router_012.sink} {qsys_mm.response};add_connection {timer_0_s1_burst_adapter.source0} {agent_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {timer_0_s1_burst_adapter.source0/agent_pipeline_020.sink0} {qsys_mm.command};add_connection {agent_pipeline_020.source0} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_020.source0/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.rp} {agent_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/agent_pipeline_021.sink0} {qsys_mm.response};add_connection {agent_pipeline_021.source0} {router_013.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_021.source0/router_013.sink} {qsys_mm.response};add_connection {key_s1_burst_adapter.source0} {agent_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {key_s1_burst_adapter.source0/agent_pipeline_022.sink0} {qsys_mm.command};add_connection {agent_pipeline_022.source0} {key_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_022.source0/key_s1_agent.cp} {qsys_mm.command};add_connection {key_s1_agent.rp} {agent_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {key_s1_agent.rp/agent_pipeline_023.sink0} {qsys_mm.response};add_connection {agent_pipeline_023.source0} {router_014.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_023.source0/router_014.sink} {qsys_mm.response};add_connection {timer_1_s1_burst_adapter.source0} {agent_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {timer_1_s1_burst_adapter.source0/agent_pipeline_024.sink0} {qsys_mm.command};add_connection {agent_pipeline_024.source0} {timer_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_024.source0/timer_1_s1_agent.cp} {qsys_mm.command};add_connection {timer_1_s1_agent.rp} {agent_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {timer_1_s1_agent.rp/agent_pipeline_025.sink0} {qsys_mm.response};add_connection {agent_pipeline_025.source0} {router_015.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_025.source0/router_015.sink} {qsys_mm.response};add_connection {ledg_s1_burst_adapter.source0} {agent_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {ledg_s1_burst_adapter.source0/agent_pipeline_026.sink0} {qsys_mm.command};add_connection {agent_pipeline_026.source0} {ledg_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_026.source0/ledg_s1_agent.cp} {qsys_mm.command};add_connection {ledg_s1_agent.rp} {agent_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {ledg_s1_agent.rp/agent_pipeline_027.sink0} {qsys_mm.response};add_connection {agent_pipeline_027.source0} {router_016.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_027.source0/router_016.sink} {qsys_mm.response};add_connection {ledr_s1_burst_adapter.source0} {agent_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {ledr_s1_burst_adapter.source0/agent_pipeline_028.sink0} {qsys_mm.command};add_connection {agent_pipeline_028.source0} {ledr_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_028.source0/ledr_s1_agent.cp} {qsys_mm.command};add_connection {ledr_s1_agent.rp} {agent_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {ledr_s1_agent.rp/agent_pipeline_029.sink0} {qsys_mm.response};add_connection {agent_pipeline_029.source0} {router_017.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_029.source0/router_017.sink} {qsys_mm.response};add_connection {i2c_scl_s1_burst_adapter.source0} {agent_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_burst_adapter.source0/agent_pipeline_030.sink0} {qsys_mm.command};add_connection {agent_pipeline_030.source0} {i2c_scl_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_030.source0/i2c_scl_s1_agent.cp} {qsys_mm.command};add_connection {i2c_scl_s1_agent.rp} {agent_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {i2c_scl_s1_agent.rp/agent_pipeline_031.sink0} {qsys_mm.response};add_connection {agent_pipeline_031.source0} {router_018.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_031.source0/router_018.sink} {qsys_mm.response};add_connection {i2c_sda_s1_burst_adapter.source0} {agent_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_burst_adapter.source0/agent_pipeline_032.sink0} {qsys_mm.command};add_connection {agent_pipeline_032.source0} {i2c_sda_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_032.source0/i2c_sda_s1_agent.cp} {qsys_mm.command};add_connection {i2c_sda_s1_agent.rp} {agent_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {i2c_sda_s1_agent.rp/agent_pipeline_033.sink0} {qsys_mm.response};add_connection {agent_pipeline_033.source0} {router_019.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_033.source0/router_019.sink} {qsys_mm.response};add_connection {sd_cont_0_slave_burst_adapter.source0} {agent_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_slave_burst_adapter.source0/agent_pipeline_034.sink0} {qsys_mm.command};add_connection {agent_pipeline_034.source0} {sd_cont_0_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_034.source0/sd_cont_0_slave_agent.cp} {qsys_mm.command};add_connection {sd_cont_0_slave_agent.rp} {agent_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_slave_agent.rp/agent_pipeline_035.sink0} {qsys_mm.response};add_connection {agent_pipeline_035.source0} {router_020.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_035.source0/router_020.sink} {qsys_mm.response};add_connection {sram_uas_burst_adapter.source0} {agent_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_burst_adapter.source0/agent_pipeline_036.sink0} {qsys_mm.command};add_connection {agent_pipeline_036.source0} {sram_uas_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline_036.source0/sram_uas_agent.cp} {qsys_mm.command};add_connection {sram_uas_agent.rp} {agent_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {sram_uas_agent.rp/agent_pipeline_037.sink0} {qsys_mm.response};add_connection {agent_pipeline_037.source0} {router_021.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_037.source0/router_021.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {crosser_001.out} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/mux_pipeline_002.sink0} {qsys_mm.command};add_connection {mux_pipeline_002.source0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux.src2} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/mux_pipeline_003.sink0} {qsys_mm.command};add_connection {mux_pipeline_003.source0} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {mux_pipeline_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/mux_pipeline_004.sink0} {qsys_mm.command};add_connection {mux_pipeline_004.source0} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_004.source0/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {mux_pipeline_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/mux_pipeline_005.sink0} {qsys_mm.command};add_connection {mux_pipeline_005.source0} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_005.source0/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {mux_pipeline_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/mux_pipeline_006.sink0} {qsys_mm.command};add_connection {mux_pipeline_006.source0} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_006.source0/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {mux_pipeline_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/mux_pipeline_007.sink0} {qsys_mm.command};add_connection {mux_pipeline_007.source0} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_007.source0/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_008.sink0} {qsys_mm.command};add_connection {mux_pipeline_008.source0} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_008.source0/cmd_mux_006.sink1} {qsys_mm.command};add_connection {cmd_demux.src7} {mux_pipeline_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/mux_pipeline_009.sink0} {qsys_mm.command};add_connection {mux_pipeline_009.source0} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_009.source0/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {mux_pipeline_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/mux_pipeline_010.sink0} {qsys_mm.command};add_connection {mux_pipeline_010.source0} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_010.source0/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {mux_pipeline_011.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/mux_pipeline_011.sink0} {qsys_mm.command};add_connection {mux_pipeline_011.source0} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_011.source0/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {mux_pipeline_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/mux_pipeline_012.sink0} {qsys_mm.command};add_connection {mux_pipeline_012.source0} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_012.source0/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {mux_pipeline_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/mux_pipeline_013.sink0} {qsys_mm.command};add_connection {mux_pipeline_013.source0} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_013.source0/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {mux_pipeline_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/mux_pipeline_014.sink0} {qsys_mm.command};add_connection {mux_pipeline_014.source0} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_014.source0/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {mux_pipeline_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/mux_pipeline_015.sink0} {qsys_mm.command};add_connection {mux_pipeline_015.source0} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_015.source0/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {mux_pipeline_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/mux_pipeline_016.sink0} {qsys_mm.command};add_connection {mux_pipeline_016.source0} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_016.source0/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {mux_pipeline_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/mux_pipeline_017.sink0} {qsys_mm.command};add_connection {mux_pipeline_017.source0} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_017.source0/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {mux_pipeline_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/mux_pipeline_018.sink0} {qsys_mm.command};add_connection {mux_pipeline_018.source0} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_018.source0/cmd_mux_016.sink0} {qsys_mm.command};add_connection {crosser.out} {mux_pipeline_019.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/mux_pipeline_019.sink0} {qsys_mm.command};add_connection {mux_pipeline_019.source0} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_019.source0/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {mux_pipeline_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/mux_pipeline_020.sink0} {qsys_mm.command};add_connection {mux_pipeline_020.source0} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_020.source0/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {mux_pipeline_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/mux_pipeline_021.sink0} {qsys_mm.command};add_connection {mux_pipeline_021.source0} {cmd_mux_018.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_021.source0/cmd_mux_018.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_022.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_022.sink0} {qsys_mm.response};add_connection {mux_pipeline_022.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_022.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {mux_pipeline_023.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/mux_pipeline_023.sink0} {qsys_mm.response};add_connection {mux_pipeline_023.source0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_023.source0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {mux_pipeline_024.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/mux_pipeline_024.sink0} {qsys_mm.response};add_connection {mux_pipeline_024.source0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {mux_pipeline_024.source0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {mux_pipeline_025.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/mux_pipeline_025.sink0} {qsys_mm.response};add_connection {mux_pipeline_025.source0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {mux_pipeline_025.source0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {mux_pipeline_026.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/mux_pipeline_026.sink0} {qsys_mm.response};add_connection {mux_pipeline_026.source0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {mux_pipeline_026.source0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {mux_pipeline_027.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/mux_pipeline_027.sink0} {qsys_mm.response};add_connection {mux_pipeline_027.source0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {mux_pipeline_027.source0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {mux_pipeline_028.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/mux_pipeline_028.sink0} {qsys_mm.response};add_connection {mux_pipeline_028.source0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {mux_pipeline_028.source0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {mux_pipeline_029.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/mux_pipeline_029.sink0} {qsys_mm.response};add_connection {mux_pipeline_029.source0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {mux_pipeline_029.source0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {mux_pipeline_030.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/mux_pipeline_030.sink0} {qsys_mm.response};add_connection {mux_pipeline_030.source0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {mux_pipeline_030.source0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_009.src0} {mux_pipeline_031.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/mux_pipeline_031.sink0} {qsys_mm.response};add_connection {mux_pipeline_031.source0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {mux_pipeline_031.source0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_010.src0} {mux_pipeline_032.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/mux_pipeline_032.sink0} {qsys_mm.response};add_connection {mux_pipeline_032.source0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {mux_pipeline_032.source0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_011.src0} {mux_pipeline_033.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/mux_pipeline_033.sink0} {qsys_mm.response};add_connection {mux_pipeline_033.source0} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {mux_pipeline_033.source0/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_012.src0} {mux_pipeline_034.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/mux_pipeline_034.sink0} {qsys_mm.response};add_connection {mux_pipeline_034.source0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {mux_pipeline_034.source0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_013.src0} {mux_pipeline_035.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/mux_pipeline_035.sink0} {qsys_mm.response};add_connection {mux_pipeline_035.source0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {mux_pipeline_035.source0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {mux_pipeline_036.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/mux_pipeline_036.sink0} {qsys_mm.response};add_connection {mux_pipeline_036.source0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {mux_pipeline_036.source0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {mux_pipeline_037.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/mux_pipeline_037.sink0} {qsys_mm.response};add_connection {mux_pipeline_037.source0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {mux_pipeline_037.source0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {mux_pipeline_038.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/mux_pipeline_038.sink0} {qsys_mm.response};add_connection {mux_pipeline_038.source0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {mux_pipeline_038.source0/rsp_mux.sink16} {qsys_mm.response};add_connection {crosser_003.out} {mux_pipeline_039.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/mux_pipeline_039.sink0} {qsys_mm.response};add_connection {mux_pipeline_039.source0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {mux_pipeline_039.source0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {mux_pipeline_040.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/mux_pipeline_040.sink0} {qsys_mm.response};add_connection {mux_pipeline_040.source0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {mux_pipeline_040.source0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_006.src1} {mux_pipeline_041.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/mux_pipeline_041.sink0} {qsys_mm.response};add_connection {mux_pipeline_041.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_041.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_018.src1} {mux_pipeline_042.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src1/mux_pipeline_042.sink0} {qsys_mm.response};add_connection {mux_pipeline_042.source0} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_042.source0/rsp_mux_001.sink1} {qsys_mm.response};add_connection {crosser_002.out} {mux_pipeline_043.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/mux_pipeline_043.sink0} {qsys_mm.response};add_connection {mux_pipeline_043.source0} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_043.source0/rsp_mux_002.sink0} {qsys_mm.response};add_connection {sd_cont_0_master_agent.cp} {pipeline_stage.sink0} {avalon_streaming};preview_set_connection_tag {sd_cont_0_master_agent.cp/pipeline_stage.sink0} {qsys_mm.command};add_connection {pipeline_stage.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {pipeline_stage.source0/router_002.sink} {qsys_mm.command};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_001.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_002.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {limiter_pipeline_003.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_012.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {agent_pipeline_013.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_007.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_008.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_022.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_023.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_024.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_025.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_026.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_027.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_028.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_029.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_030.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_031.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_032.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_033.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_034.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_035.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_036.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_037.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_038.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_039.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_040.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_041.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {mux_pipeline_042.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_master_translator.reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_translator.reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_master_agent.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {sd_cont_0_slave_burst_adapter.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {agent_pipeline_034.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {agent_pipeline_035.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {mux_pipeline_019.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {mux_pipeline_043.cr0_reset} {reset};add_connection {sd_cont_0_reset_reset_bridge.out_reset} {pipeline_stage.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_translator.reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {lpddr2_avl_0_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent_rsp_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_agent_rdata_fifo.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sysid_control_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_csr_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_0_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {key_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {timer_1_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledg_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {ledr_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_scl_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {i2c_sda_s1_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_burst_adapter.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_rsp_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {video_dma_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {sram_uas_cmd_width_adapter.clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_002.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_003.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_004.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_005.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_006.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_007.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_008.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_009.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_010.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_011.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_014.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_015.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_016.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_017.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_018.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_019.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_020.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_021.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_022.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_023.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_024.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_025.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_026.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_027.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_028.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_029.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_030.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_031.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_032.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_033.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_036.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {agent_pipeline_037.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_004.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_005.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_006.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_009.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_010.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_011.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_012.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_013.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_014.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_015.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_016.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_017.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_018.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_020.cr0_reset} {reset};add_connection {sysid_reset_reset_bridge.out_reset} {mux_pipeline_021.cr0_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_0_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_agent_rdata_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_control_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_csr_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_debug_mem_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_0_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {key_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {timer_1_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledg_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {ledr_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_scl_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {i2c_sda_s1_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_burst_adapter.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_rsp_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_descriptor_slave_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sram_uas_cmd_width_adapter.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {limiter_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_004.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_005.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_006.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_007.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_008.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_009.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_010.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_011.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_012.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_013.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_014.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_015.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_016.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_017.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_018.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_019.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_020.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_021.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_022.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_023.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_024.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_025.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_026.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_027.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_028.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_029.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_030.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_031.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_032.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_033.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_036.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_037.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_004.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_005.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_006.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_007.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_008.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_009.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_010.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_011.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_012.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_013.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_014.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_015.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_016.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_017.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_018.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_020.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_021.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_022.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_023.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_024.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_025.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_026.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_027.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_028.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_029.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_030.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_031.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_032.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_033.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_034.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_035.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_036.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_037.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_038.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_039.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_040.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_041.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_042.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_0_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {sysid_reset_reset_bridge.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_master_translator.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_translator.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_master_agent.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_slave_burst_adapter.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {agent_pipeline_034.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {agent_pipeline_035.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {mux_pipeline_019.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {mux_pipeline_043.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {pipeline_stage.cr0} {clock};add_connection {clk_50_out_clk_clock_bridge.out_clk} {sd_cont_0_reset_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {clk_50_out_clk} {clock} {slave};set_interface_property {clk_50_out_clk} {EXPORT_OF} {clk_50_out_clk_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {lpddr2_mp_cmd_reset_n_0_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_0_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_0_reset_bridge.in_reset};add_interface {sd_cont_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sd_cont_0_reset_reset_bridge_in_reset} {EXPORT_OF} {sd_cont_0_reset_reset_bridge.in_reset};add_interface {sysid_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sysid_reset_reset_bridge_in_reset} {EXPORT_OF} {sysid_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {sd_cont_0_master} {avalon} {slave};set_interface_property {sd_cont_0_master} {EXPORT_OF} {sd_cont_0_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {from_idct_hwacel_csr} {avalon} {master};set_interface_property {from_idct_hwacel_csr} {EXPORT_OF} {from_idct_hwacel_csr_translator.avalon_anti_slave_0};add_interface {from_idct_hwacel_descriptor_slave} {avalon} {master};set_interface_property {from_idct_hwacel_descriptor_slave} {EXPORT_OF} {from_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0};add_interface {i2c_scl_s1} {avalon} {master};set_interface_property {i2c_scl_s1} {EXPORT_OF} {i2c_scl_s1_translator.avalon_anti_slave_0};add_interface {i2c_sda_s1} {avalon} {master};set_interface_property {i2c_sda_s1} {EXPORT_OF} {i2c_sda_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {key_s1} {avalon} {master};set_interface_property {key_s1} {EXPORT_OF} {key_s1_translator.avalon_anti_slave_0};add_interface {ledg_s1} {avalon} {master};set_interface_property {ledg_s1} {EXPORT_OF} {ledg_s1_translator.avalon_anti_slave_0};add_interface {ledr_s1} {avalon} {master};set_interface_property {ledr_s1} {EXPORT_OF} {ledr_s1_translator.avalon_anti_slave_0};add_interface {lpddr2_avl_0} {avalon} {master};set_interface_property {lpddr2_avl_0} {EXPORT_OF} {lpddr2_avl_0_translator.avalon_anti_slave_0};add_interface {sd_cont_0_slave} {avalon} {master};set_interface_property {sd_cont_0_slave} {EXPORT_OF} {sd_cont_0_slave_translator.avalon_anti_slave_0};add_interface {sram_uas} {avalon} {master};set_interface_property {sram_uas} {EXPORT_OF} {sram_uas_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {timer_1_s1} {avalon} {master};set_interface_property {timer_1_s1} {EXPORT_OF} {timer_1_s1_translator.avalon_anti_slave_0};add_interface {to_idct_hwacel_csr} {avalon} {master};set_interface_property {to_idct_hwacel_csr} {EXPORT_OF} {to_idct_hwacel_csr_translator.avalon_anti_slave_0};add_interface {to_idct_hwacel_descriptor_slave} {avalon} {master};set_interface_property {to_idct_hwacel_descriptor_slave} {EXPORT_OF} {to_idct_hwacel_descriptor_slave_translator.avalon_anti_slave_0};add_interface {video_dma_csr} {avalon} {master};set_interface_property {video_dma_csr} {EXPORT_OF} {video_dma_csr_translator.avalon_anti_slave_0};add_interface {video_dma_descriptor_slave} {avalon} {master};set_interface_property {video_dma_descriptor_slave} {EXPORT_OF} {video_dma_descriptor_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.from_idct_hwacel.csr} {1};set_module_assignment {interconnect_id.from_idct_hwacel.descriptor_slave} {2};set_module_assignment {interconnect_id.i2c_scl.s1} {3};set_module_assignment {interconnect_id.i2c_sda.s1} {4};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {5};set_module_assignment {interconnect_id.key.s1} {6};set_module_assignment {interconnect_id.ledg.s1} {7};set_module_assignment {interconnect_id.ledr.s1} {8};set_module_assignment {interconnect_id.lpddr2.avl_0} {9};set_module_assignment {interconnect_id.sd_cont_0.master} {2};set_module_assignment {interconnect_id.sd_cont_0.slave} {10};set_module_assignment {interconnect_id.sram.uas} {11};set_module_assignment {interconnect_id.sysid.control_slave} {12};set_module_assignment {interconnect_id.timer_0.s1} {13};set_module_assignment {interconnect_id.timer_1.s1} {14};set_module_assignment {interconnect_id.to_idct_hwacel.csr} {15};set_module_assignment {interconnect_id.to_idct_hwacel.descriptor_slave} {16};set_module_assignment {interconnect_id.video_dma.csr} {17};set_module_assignment {interconnect_id.video_dma.descriptor_slave} {18};" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 27 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>273</b> modules, <b>875</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.032s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.073s/0.141s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.041s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.036s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.041s/0.063s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.031s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.031s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.026s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.026s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.020s/0.032s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.021s/0.031s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>292</b> modules, <b>932</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_009</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_010</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_003</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_router_021</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 290 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 287 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 286 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 230 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 229 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 228 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 227 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 226 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 221 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 220 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 209 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 208 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 206 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>jtag_uart_avalon_jtag_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 188 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 187 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 186 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 185 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 184 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 166 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 147 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 146 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 145 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 144 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="video_dma_descriptor_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>video_dma_descriptor_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 132 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 45 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 39 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_007"><![CDATA["<b>avalon_st_adapter_007</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 1 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_007</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_018"><![CDATA["<b>avalon_st_adapter_018</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_018</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 0 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_018</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {video_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {video_dma_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {video_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {to_idct_hwacel_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {SYNC_RESET} {0};add_instance {lpddr2_avl_1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_QOS_H} {90};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_QOS_L} {90};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {88};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {88};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {87};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {87};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_TYPE_H} {86};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_TYPE_L} {85};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {video_dma_mm_read_agent} {ST_DATA_W} {106};set_instance_parameter_value {video_dma_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {video_dma_mm_read_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {video_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {video_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {video_dma_mm_read_agent} {ID} {1};set_instance_parameter_value {video_dma_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {to_idct_hwacel_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_QOS_H} {90};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_QOS_L} {90};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_SIDEBAND_H} {88};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_SIDEBAND_L} {88};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {87};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {87};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_TYPE_H} {86};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_TYPE_L} {85};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ST_DATA_W} {106};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ID} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {lpddr2_avl_1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lpddr2_avl_1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {lpddr2_avl_1_agent} {ST_DATA_W} {106};set_instance_parameter_value {lpddr2_avl_1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lpddr2_avl_1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lpddr2_avl_1_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {lpddr2_avl_1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lpddr2_avl_1_agent} {ID} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {ECC_ENABLE} {0};add_instance {lpddr2_avl_1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {video_dma_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_dma_mm_read_translator.avalon_universal_master_0} {video_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {video_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/video_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {to_idct_hwacel_mm_read_translator.avalon_universal_master_0} {to_idct_hwacel_mm_read_agent.av} {avalon};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {to_idct_hwacel_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/to_idct_hwacel_mm_read_agent.rp} {qsys_mm.response};add_connection {lpddr2_avl_1_agent.m0} {lpddr2_avl_1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {lpddr2_avl_1_agent.rf_source} {lpddr2_avl_1_agent_rsp_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_1_agent_rsp_fifo.out} {lpddr2_avl_1_agent.rf_sink} {avalon_streaming};add_connection {lpddr2_avl_1_agent.rdata_fifo_src} {lpddr2_avl_1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {video_dma_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {to_idct_hwacel_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {lpddr2_avl_1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/lpddr2_avl_1_agent.cp} {qsys_mm.command};add_connection {lpddr2_avl_1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {lpddr2_avl_1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {video_dma_reset_n_reset_bridge.out_reset} {video_dma_mm_read_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {to_idct_hwacel_mm_read_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {video_dma_mm_read_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {to_idct_hwacel_mm_read_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_mm_read_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_mm_read_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_mm_read_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_mm_read_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_1_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {lpddr2_mp_cmd_reset_n_1_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_1_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_1_reset_bridge.in_reset};add_interface {video_dma_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_reset_n_reset_bridge_in_reset} {EXPORT_OF} {video_dma_reset_n_reset_bridge.in_reset};add_interface {to_idct_hwacel_mm_read} {avalon} {slave};set_interface_property {to_idct_hwacel_mm_read} {EXPORT_OF} {to_idct_hwacel_mm_read_translator.avalon_anti_master_0};add_interface {video_dma_mm_read} {avalon} {slave};set_interface_property {video_dma_mm_read} {EXPORT_OF} {video_dma_mm_read_translator.avalon_anti_master_0};add_interface {lpddr2_avl_1} {avalon} {master};set_interface_property {lpddr2_avl_1} {EXPORT_OF} {lpddr2_avl_1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.lpddr2.avl_1} {0};set_module_assignment {interconnect_id.to_idct_hwacel.mm_read} {0};set_module_assignment {interconnect_id.video_dma.mm_read} {1};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=87,PKT_ADDR_SIDEBAND_L=87,PKT_BEGIN_BURST=89,PKT_BURSTWRAP_H=81,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=84,PKT_BURST_SIZE_L=82,PKT_BURST_TYPE_H=86,PKT_BURST_TYPE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=71,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=88,PKT_DATA_SIDEBAND_L=88,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=90,PKT_QOS_L=90,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=91,PKT_SRC_ID_L=91,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=87,PKT_ADDR_SIDEBAND_L=87,PKT_BEGIN_BURST=89,PKT_BURSTWRAP_H=81,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=84,PKT_BURST_SIZE_L=82,PKT_BURST_TYPE_H=86,PKT_BURST_TYPE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=71,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=88,PKT_DATA_SIDEBAND_L=88,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=90,PKT_QOS_L=90,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=91,PKT_SRC_ID_L=91,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_EXCLUSIVE=70,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_BEGIN_BURST=89,PKT_BURSTWRAP_H=81,PKT_BURSTWRAP_L=81,PKT_BURST_SIZE_H=84,PKT_BURST_SIZE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=80,PKT_BYTE_CNT_L=71,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=91,PKT_SRC_ID_L=91,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=65,PKT_TRANS_LOCK=69,PKT_TRANS_POSTED=66,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=read,read)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=2,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=2,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=2,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=0,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=106,CHANNEL_WIDTH=2,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {video_dma_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {video_dma_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {video_dma_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_dma_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {video_dma_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_dma_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_dma_mm_read_translator} {SYNC_RESET} {0};add_instance {to_idct_hwacel_mm_read_translator} {altera_merlin_master_translator};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_DATA_W} {32};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_READLATENCY} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READDATA} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READ} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_ADDRESS} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_CLKEN} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_LOCK} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_translator} {SYNC_RESET} {0};add_instance {lpddr2_avl_1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {video_dma_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_QOS_H} {90};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_QOS_L} {90};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_SIDEBAND_H} {88};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_SIDEBAND_L} {88};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {87};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {87};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_TYPE_H} {86};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_TYPE_L} {85};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {video_dma_mm_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {video_dma_mm_read_agent} {ST_DATA_W} {106};set_instance_parameter_value {video_dma_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {video_dma_mm_read_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {video_dma_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_dma_mm_read_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {video_dma_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_dma_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_dma_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {video_dma_mm_read_agent} {ID} {1};set_instance_parameter_value {video_dma_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {video_dma_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {video_dma_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {video_dma_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_dma_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {to_idct_hwacel_mm_read_agent} {altera_merlin_master_agent};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_QOS_H} {90};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_QOS_L} {90};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_SIDEBAND_H} {88};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_SIDEBAND_L} {88};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_SIDEBAND_H} {87};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_SIDEBAND_L} {87};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_TYPE_H} {86};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_TYPE_L} {85};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_H} {31};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DATA_L} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ST_DATA_W} {106};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;lpddr2_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {ID} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {CACHE_VALUE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {to_idct_hwacel_mm_read_agent} {USE_WRITERESPONSE} {0};add_instance {lpddr2_avl_1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURST_SIZE_H} {84};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURST_SIZE_L} {82};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BEGIN_BURST} {89};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURSTWRAP_H} {81};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BURSTWRAP_L} {81};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTE_CNT_H} {80};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SRC_ID_H} {91};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SRC_ID_L} {91};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_DEST_ID_L} {92};set_instance_parameter_value {lpddr2_avl_1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {lpddr2_avl_1_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {lpddr2_avl_1_agent} {ST_DATA_W} {106};set_instance_parameter_value {lpddr2_avl_1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {lpddr2_avl_1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {lpddr2_avl_1_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {lpddr2_avl_1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {lpddr2_avl_1_agent} {ID} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_1_agent} {ECC_ENABLE} {0};add_instance {lpddr2_avl_1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {lpddr2_avl_1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {92};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};add_instance {agent_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {agent_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {agent_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline} {PIPELINE_READY} {1};add_instance {agent_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {agent_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {agent_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {agent_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {agent_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {agent_pipeline_001} {CHANNEL_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {agent_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {agent_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline} {PIPELINE_READY} {1};add_instance {mux_pipeline_001} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_001} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_001} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_001} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_001} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_001} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_001} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_001} {PIPELINE_READY} {1};add_instance {mux_pipeline_002} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_002} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_002} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_002} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_002} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_002} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_002} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_002} {PIPELINE_READY} {1};add_instance {mux_pipeline_003} {altera_avalon_st_pipeline_stage};set_instance_parameter_value {mux_pipeline_003} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {mux_pipeline_003} {BITS_PER_SYMBOL} {106};set_instance_parameter_value {mux_pipeline_003} {USE_PACKETS} {1};set_instance_parameter_value {mux_pipeline_003} {USE_EMPTY} {0};set_instance_parameter_value {mux_pipeline_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {mux_pipeline_003} {MAX_CHANNEL} {0};set_instance_parameter_value {mux_pipeline_003} {ERROR_WIDTH} {0};set_instance_parameter_value {mux_pipeline_003} {PIPELINE_READY} {1};add_instance {video_dma_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_dma_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {video_dma_mm_read_translator.avalon_universal_master_0} {video_dma_mm_read_agent.av} {avalon};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {video_dma_mm_read_translator.avalon_universal_master_0/video_dma_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {video_dma_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/video_dma_mm_read_agent.rp} {qsys_mm.response};add_connection {to_idct_hwacel_mm_read_translator.avalon_universal_master_0} {to_idct_hwacel_mm_read_agent.av} {avalon};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {to_idct_hwacel_mm_read_translator.avalon_universal_master_0/to_idct_hwacel_mm_read_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {to_idct_hwacel_mm_read_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/to_idct_hwacel_mm_read_agent.rp} {qsys_mm.response};add_connection {lpddr2_avl_1_agent.m0} {lpddr2_avl_1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {lpddr2_avl_1_agent.m0/lpddr2_avl_1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {lpddr2_avl_1_agent.rf_source} {lpddr2_avl_1_agent_rsp_fifo.in} {avalon_streaming};add_connection {lpddr2_avl_1_agent_rsp_fifo.out} {lpddr2_avl_1_agent.rf_sink} {avalon_streaming};add_connection {lpddr2_avl_1_agent.rdata_fifo_src} {lpddr2_avl_1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {video_dma_mm_read_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {video_dma_mm_read_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {to_idct_hwacel_mm_read_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {to_idct_hwacel_mm_read_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {agent_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/agent_pipeline.sink0} {qsys_mm.command};add_connection {agent_pipeline.source0} {lpddr2_avl_1_agent.cp} {avalon_streaming};preview_set_connection_tag {agent_pipeline.source0/lpddr2_avl_1_agent.cp} {qsys_mm.command};add_connection {lpddr2_avl_1_agent.rp} {agent_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {lpddr2_avl_1_agent.rp/agent_pipeline_001.sink0} {qsys_mm.response};add_connection {agent_pipeline_001.source0} {router_002.sink} {avalon_streaming};preview_set_connection_tag {agent_pipeline_001.source0/router_002.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {mux_pipeline.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/mux_pipeline.sink0} {qsys_mm.command};add_connection {mux_pipeline.source0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline.source0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {mux_pipeline_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/mux_pipeline_001.sink0} {qsys_mm.command};add_connection {mux_pipeline_001.source0} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {mux_pipeline_001.source0/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {mux_pipeline_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/mux_pipeline_002.sink0} {qsys_mm.response};add_connection {mux_pipeline_002.source0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_002.source0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {mux_pipeline_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/mux_pipeline_003.sink0} {qsys_mm.response};add_connection {mux_pipeline_003.source0} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {mux_pipeline_003.source0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {video_dma_reset_n_reset_bridge.out_reset} {video_dma_mm_read_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {to_idct_hwacel_mm_read_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_translator.reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {video_dma_mm_read_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {to_idct_hwacel_mm_read_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_agent.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {lpddr2_avl_1_agent_rsp_fifo.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {agent_pipeline.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {agent_pipeline_001.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_001.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_002.cr0_reset} {reset};add_connection {video_dma_reset_n_reset_bridge.out_reset} {mux_pipeline_003.cr0_reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_mm_read_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_mm_read_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_mm_read_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {to_idct_hwacel_mm_read_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_agent.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_1_agent_rsp_fifo.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {agent_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_001.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_002.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {mux_pipeline_003.cr0} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {video_dma_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_1_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {lpddr2_mp_cmd_reset_n_1_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_1_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_1_reset_bridge.in_reset};add_interface {video_dma_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_dma_reset_n_reset_bridge_in_reset} {EXPORT_OF} {video_dma_reset_n_reset_bridge.in_reset};add_interface {to_idct_hwacel_mm_read} {avalon} {slave};set_interface_property {to_idct_hwacel_mm_read} {EXPORT_OF} {to_idct_hwacel_mm_read_translator.avalon_anti_master_0};add_interface {video_dma_mm_read} {avalon} {slave};set_interface_property {video_dma_mm_read} {EXPORT_OF} {video_dma_mm_read_translator.avalon_anti_master_0};add_interface {lpddr2_avl_1} {avalon} {master};set_interface_property {lpddr2_avl_1} {EXPORT_OF} {lpddr2_avl_1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.lpddr2.avl_1} {0};set_module_assignment {interconnect_id.to_idct_hwacel.mm_read} {0};set_module_assignment {interconnect_id.video_dma.mm_read} {1};" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>25</b> modules, <b>71</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.015s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.032s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>26</b> modules, <b>74</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_pipeline_stage</b> "<b>submodules/altera_avalon_st_pipeline_stage</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 290 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 287 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 286 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 22 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 20 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 19 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 17 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 16 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 15 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 132 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 45 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {from_idct_hwacel_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {SYNC_RESET} {0};add_instance {lpddr2_avl_2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {from_idct_hwacel_mm_write_translator.avalon_universal_master_0} {lpddr2_avl_2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_reset_n_reset_bridge.out_reset} {from_idct_hwacel_mm_write_translator.reset} {reset};add_connection {from_idct_hwacel_reset_n_reset_bridge.out_reset} {lpddr2_avl_2_translator.reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_mm_write_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_2_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_2_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {from_idct_hwacel_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {from_idct_hwacel_reset_n_reset_bridge_in_reset} {EXPORT_OF} {from_idct_hwacel_reset_n_reset_bridge.in_reset};add_interface {lpddr2_mp_cmd_reset_n_2_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_2_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_2_reset_bridge.in_reset};add_interface {from_idct_hwacel_mm_write} {avalon} {slave};set_interface_property {from_idct_hwacel_mm_write} {EXPORT_OF} {from_idct_hwacel_mm_write_translator.avalon_anti_master_0};add_interface {lpddr2_avl_2} {avalon} {master};set_interface_property {lpddr2_avl_2} {EXPORT_OF} {lpddr2_avl_2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.from_idct_hwacel.mm_write} {0};set_module_assignment {interconnect_id.lpddr2.avl_2} {0};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=29,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=8,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=29,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {from_idct_hwacel_mm_write_translator} {altera_merlin_master_translator};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESS_W} {29};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_DATA_W} {32};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_READLATENCY} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READDATA} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READ} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITE} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_ADDRESS} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_CLKEN} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_LOCK} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {from_idct_hwacel_mm_write_translator} {SYNC_RESET} {0};add_instance {lpddr2_avl_2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTCOUNT_W} {8};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READDATA} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READ} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITE} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_LOCK} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {lpddr2_avl_2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {from_idct_hwacel_reset_n_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {from_idct_hwacel_reset_n_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {lpddr2_mp_cmd_reset_n_2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {lpddr2_mp_cmd_reset_n_2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_125_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_125_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {clk_125_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {from_idct_hwacel_mm_write_translator.avalon_universal_master_0} {lpddr2_avl_2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {from_idct_hwacel_mm_write_translator.avalon_universal_master_0/lpddr2_avl_2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {from_idct_hwacel_reset_n_reset_bridge.out_reset} {from_idct_hwacel_mm_write_translator.reset} {reset};add_connection {from_idct_hwacel_reset_n_reset_bridge.out_reset} {lpddr2_avl_2_translator.reset} {reset};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_mm_write_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_avl_2_translator.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {from_idct_hwacel_reset_n_reset_bridge.clk} {clock};add_connection {clk_125_clk_clock_bridge.out_clk} {lpddr2_mp_cmd_reset_n_2_reset_bridge.clk} {clock};add_interface {clk_125_clk} {clock} {slave};set_interface_property {clk_125_clk} {EXPORT_OF} {clk_125_clk_clock_bridge.in_clk};add_interface {from_idct_hwacel_reset_n_reset_bridge_in_reset} {reset} {slave};set_interface_property {from_idct_hwacel_reset_n_reset_bridge_in_reset} {EXPORT_OF} {from_idct_hwacel_reset_n_reset_bridge.in_reset};add_interface {lpddr2_mp_cmd_reset_n_2_reset_bridge_in_reset} {reset} {slave};set_interface_property {lpddr2_mp_cmd_reset_n_2_reset_bridge_in_reset} {EXPORT_OF} {lpddr2_mp_cmd_reset_n_2_reset_bridge.in_reset};add_interface {from_idct_hwacel_mm_write} {avalon} {slave};set_interface_property {from_idct_hwacel_mm_write} {EXPORT_OF} {from_idct_hwacel_mm_write_translator.avalon_anti_master_0};add_interface {lpddr2_avl_2} {avalon} {master};set_interface_property {lpddr2_avl_2} {EXPORT_OF} {lpddr2_avl_2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.from_idct_hwacel.mm_write} {0};set_module_assignment {interconnect_id.lpddr2.avl_2} {0};" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_mm_interconnect "submodules/ECE423_QSYS_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:3,1:5,2:6,3:0,4:1,5:2,6:4,NUM_RCVRS=7,SENDER_IRQ_WIDTH=32"
   instancePathKey="ECE423_QSYS:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.1"
   name="ECE423_QSYS_irq_mapper">
  <parameter name="NUM_RCVRS" value="7" />
  <parameter name="IRQ_MAP" value="0:3,1:5,2:6,3:0,4:1,5:2,6:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 335 starting:altera_irq_mapper "submodules/ECE423_QSYS_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ECE423_QSYS_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>timing_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 4 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=8,inChannelWidth=0,inDataWidth=32,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=32,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=1,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=1,outUseReady=true,outUseValid=true)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ECE423_QSYS_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="32" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="32" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ECE423_QSYS" as="avalon_st_adapter_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 334 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>timing_adapter</b> "<b>submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>ECE423_QSYS</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 3 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=537921568,breakOffset=32,breakSlave=nios2_qsys.jtag_debug_module,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=125000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=30,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=true,dcache_bursts_derived=true,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=16384,dcache_size_derived=16384,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=537395232,exceptionOffset=32,exceptionSlave=sram.uas,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=30,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=127,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=537395200,resetOffset=0,resetSlave=sram.uas,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=false,setting_disableocitrace=false,setting_dtcm_ecc_present=false,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=false,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="ECE423_QSYS:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="15.1"
   name="ECE423_QSYS_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="16384" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="16384" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="nios2_qsys.jtag_debug_module" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="537921568" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="537395200" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="127" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="exceptionAbsoluteAddr" value="537395232" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;lpddr2.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x20000000&apos; type=&apos;altera_mem_if_lpddr2_emif.avl_0&apos; /&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;sd_cont_0.slave&apos; start=&apos;0x20101000&apos; end=&apos;0x20101400&apos; type=&apos;sd_cont.slave&apos; /&gt;&lt;slave name=&apos;timer_1.s1&apos; start=&apos;0x20101400&apos; end=&apos;0x20101440&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.csr&apos; start=&apos;0x20101440&apos; end=&apos;0x20101460&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;ledr.s1&apos; start=&apos;0x20101460&apos; end=&apos;0x20101480&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;ledg.s1&apos; start=&apos;0x20101480&apos; end=&apos;0x201014A0&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x201014A0&apos; end=&apos;0x201014C0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.csr&apos; start=&apos;0x201014C0&apos; end=&apos;0x201014E0&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;video_dma.csr&apos; start=&apos;0x201014E0&apos; end=&apos;0x20101500&apos; type=&apos;altera_msgdma.csr&apos; /&gt;&lt;slave name=&apos;from_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101500&apos; end=&apos;0x20101510&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;i2c_sda.s1&apos; start=&apos;0x20101510&apos; end=&apos;0x20101520&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;i2c_scl.s1&apos; start=&apos;0x20101520&apos; end=&apos;0x20101530&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;key.s1&apos; start=&apos;0x20101530&apos; end=&apos;0x20101540&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;to_idct_hwacel.descriptor_slave&apos; start=&apos;0x20101540&apos; end=&apos;0x20101550&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;video_dma.descriptor_slave&apos; start=&apos;0x20101550&apos; end=&apos;0x20101560&apos; type=&apos;altera_msgdma.descriptor_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x20101560&apos; end=&apos;0x20101568&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x20101568&apos; end=&apos;0x20101570&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="sram.uas" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="30" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="30" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="125000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="sram.uas" />
  <parameter name="dcache_bursts_derived" value="true" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;sram.uas&apos; start=&apos;0x20080000&apos; end=&apos;0x20100000&apos; type=&apos;altera_generic_tristate_controller.uas&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x20100800&apos; end=&apos;0x20101000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="true" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 330 starting:altera_nios2_gen2_unit "submodules/ECE423_QSYS_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/software/Altera/15.1/quartus/bin64//eperlcmd.exe -I C:/software/Altera/15.1/quartus/bin64//perl/lib -I C:/software/altera/15.1/quartus/sopc_builder/bin/europa -I C:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/software/altera/15.1/quartus/sopc_builder/bin -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ECE423_QSYS_cpu_cpu --dir=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen/ --quartus_bindir=C:/software/Altera/15.1/quartus/bin64/ --verilog --config=C:/Users/hjarmstr/AppData/Local/Temp/alt7204_227977588511826065.dir/0022_cpu_gen//ECE423_QSYS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:46 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Couldn't query license setup in Quartus directory C:/software/Altera/15.1/quartus/bin64/</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:23:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:05 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:06 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:07 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:08 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:14 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:20 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2017.02.06 21:24:22 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ECE423_QSYS_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="modular_sgdma_dispatcher:15.1:BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,CSR_ADDRESS_WIDTH=3,DATA_FIFO_DEPTH=1024,DATA_WIDTH=32,DESCRIPTOR_BYTEENABLE_WIDTH=16,DESCRIPTOR_FIFO_DEPTH=16,DESCRIPTOR_INTERFACE=0,DESCRIPTOR_WIDTH=128,ENHANCED_FEATURES=0,GUI_RESPONSE_PORT=2,MAX_BURST_COUNT=128,MAX_BYTE=536870912,MAX_STRIDE=1,MODE=2,PREFETCHER_USE_CASE=0,PROGRAMMABLE_BURST_ENABLE=0,RESPONSE_PORT=2,STRIDE_ENABLE=0,TRANSFER_TYPE=Full Word Accesses Only"
   instancePathKey="ECE423_QSYS:.:from_idct_hwacel:.:dispatcher_internal"
   kind="modular_sgdma_dispatcher"
   version="15.1"
   name="dispatcher">
  <parameter name="GUI_RESPONSE_PORT" value="2" />
  <parameter name="MAX_STRIDE" value="1" />
  <parameter name="PREFETCHER_USE_CASE" value="0" />
  <parameter name="MODE" value="2" />
  <parameter name="DATA_FIFO_DEPTH" value="1024" />
  <parameter name="STRIDE_ENABLE" value="0" />
  <parameter name="DESCRIPTOR_WIDTH" value="128" />
  <parameter name="DESCRIPTOR_INTERFACE" value="0" />
  <parameter name="DESCRIPTOR_FIFO_DEPTH" value="16" />
  <parameter name="RESPONSE_PORT" value="2" />
  <parameter name="ENHANCED_FEATURES" value="0" />
  <parameter name="CSR_ADDRESS_WIDTH" value="3" />
  <parameter name="BURST_ENABLE" value="1" />
  <parameter name="DATA_WIDTH" value="32" />
  <parameter name="BURST_WRAPPING_SUPPORT" value="1" />
  <parameter name="DESCRIPTOR_BYTEENABLE_WIDTH" value="16" />
  <parameter name="MAX_BYTE" value="536870912" />
  <parameter name="TRANSFER_TYPE" value="Full Word Accesses Only" />
  <parameter name="PROGRAMMABLE_BURST_ENABLE" value="0" />
  <parameter name="MAX_BURST_COUNT" value="128" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/dispatcher/dispatcher_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_from_idct_hwacel" as="dispatcher_internal" />
  <instantiator instantiator="ECE423_QSYS_to_idct_hwacel" as="dispatcher_internal" />
  <instantiator instantiator="ECE423_QSYS_video_dma" as="dispatcher_internal" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 329 starting:modular_sgdma_dispatcher "submodules/dispatcher"</message>
   <message level="Info" culprit="dispatcher_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>modular_sgdma_dispatcher</b> "<b>dispatcher_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_write_master:15.1:ACTUAL_BYTES_TRANSFERRED_WIDTH=32,ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="ECE423_QSYS:.:from_idct_hwacel:.:write_mstr_internal"
   kind="dma_write_master"
   version="15.1"
   name="write_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/byte_enable_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ST_to_MM_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/write_master/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_from_idct_hwacel" as="write_mstr_internal" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 328 starting:dma_write_master "submodules/write_master"</message>
   <message level="Info" culprit="write_mstr_internal"><![CDATA["<b>from_idct_hwacel</b>" instantiated <b>dma_write_master</b> "<b>write_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:pll0"
   kind="altera_mem_if_lpddr2_pll"
   version="15.1"
   name="ECE423_QSYS_lpddr2_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="66001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6600000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="30" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6600000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6060 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="6600000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6600000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="60.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="14941 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6600000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="20" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6600000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15150 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6600000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="6600000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="1288" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6600000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="165.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="6600000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6600000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="14962" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="6600000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6600000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="24" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6600000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="3.9" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45450 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6600000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="17" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_lpddr2_pll/altera_mem_if_lpddr2_pll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="pll0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 327 starting:altera_mem_if_lpddr2_pll "submodules/ECE423_QSYS_lpddr2_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:p0"
   kind="altera_mem_if_lpddr2_hard_phy_core"
   version="15.1"
   name="ECE423_QSYS_lpddr2_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="66001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6600000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="30" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6600000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6600000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="60.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6600000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="20" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6600000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6600000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="1288" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6600000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6600000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6600000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="24" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6600000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="3.9" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6600000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="7" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="17" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_lpddr2_hard_phy_core/altera_mem_if_lpddr2_hard_phy_core_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="p0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 326 starting:altera_mem_if_lpddr2_hard_phy_core "submodules/ECE423_QSYS_lpddr2_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ECE423_QSYS_lpddr2_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ECE423_QSYS_lpddr2_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=1,ADDR_RATE_RATIO=2,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Full,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=2,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=378,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=false,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=false,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=false,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=1.2-V HSUL,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_NS=3.03,MEM_CLK_PS=3030.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_T_RL=8,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=330.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=330.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=330.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_ADDR_CMD_CLK_FREQ_STR=330.0 MHz,PLL_ADDR_CMD_CLK_MULT=6600000,PLL_ADDR_CMD_CLK_MULT_CACHE=6600000,PLL_ADDR_CMD_CLK_MULT_PARAM=6600000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2272,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2272,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2272,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2273,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2272 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=330.0,PLL_AFI_CLK_FREQ_CACHE=330.0,PLL_AFI_CLK_FREQ_PARAM=330.0,PLL_AFI_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_CLK_FREQ_STR=330.0 MHz,PLL_AFI_CLK_MULT=6600000,PLL_AFI_CLK_MULT_CACHE=6600000,PLL_AFI_CLK_MULT_PARAM=6600000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=165.0,PLL_AFI_HALF_CLK_FREQ_CACHE=165.0,PLL_AFI_HALF_CLK_FREQ_PARAM=165.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6060 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6060 ps,PLL_AFI_HALF_CLK_FREQ_STR=165.0 MHz,PLL_AFI_HALF_CLK_MULT=6600000,PLL_AFI_HALF_CLK_MULT_CACHE=6600000,PLL_AFI_HALF_CLK_MULT_PARAM=6600000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=330.0,PLL_AFI_PHY_CLK_FREQ_CACHE=330.0,PLL_AFI_PHY_CLK_FREQ_PARAM=330.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_AFI_PHY_CLK_FREQ_STR=330.0 MHz,PLL_AFI_PHY_CLK_MULT=6600000,PLL_AFI_PHY_CLK_MULT_CACHE=6600000,PLL_AFI_PHY_CLK_MULT_PARAM=6600000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.0,PLL_CONFIG_CLK_FREQ_CACHE=22.0,PLL_CONFIG_CLK_FREQ_PARAM=22.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45450 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45450 ps,PLL_CONFIG_CLK_FREQ_STR=22.0 MHz,PLL_CONFIG_CLK_MULT=6600000,PLL_CONFIG_CLK_MULT_CACHE=6600000,PLL_CONFIG_CLK_MULT_PARAM=6600000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=330.0,PLL_MEM_CLK_FREQ_CACHE=330.0,PLL_MEM_CLK_FREQ_PARAM=330.0,PLL_MEM_CLK_FREQ_SIM_STR=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_MEM_CLK_FREQ_STR=330.0 MHz,PLL_MEM_CLK_MULT=6600000,PLL_MEM_CLK_MULT_CACHE=6600000,PLL_MEM_CLK_MULT_PARAM=6600000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.0,PLL_NIOS_CLK_FREQ_CACHE=66.0,PLL_NIOS_CLK_FREQ_PARAM=66.0,PLL_NIOS_CLK_FREQ_SIM_STR=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15150 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15150 ps,PLL_NIOS_CLK_FREQ_STR=66.0 MHz,PLL_NIOS_CLK_MULT=6600000,PLL_NIOS_CLK_MULT_CACHE=6600000,PLL_NIOS_CLK_MULT_PARAM=6600000,PLL_NIOS_CLK_PHASE_DEG=355.0,PLL_NIOS_CLK_PHASE_DEG_SIM=355.0,PLL_NIOS_CLK_PHASE_PS=14962,PLL_NIOS_CLK_PHASE_PS_CACHE=14962,PLL_NIOS_CLK_PHASE_PS_PARAM=14962,PLL_NIOS_CLK_PHASE_PS_SIM=14941,PLL_NIOS_CLK_PHASE_PS_SIM_STR=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=14941 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=14941 ps,PLL_NIOS_CLK_PHASE_PS_STR=14962 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=330.0,PLL_WRITE_CLK_FREQ_CACHE=330.0,PLL_WRITE_CLK_FREQ_PARAM=330.0,PLL_WRITE_CLK_FREQ_SIM_STR=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3030 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3030 ps,PLL_WRITE_CLK_FREQ_STR=330.0 MHz,PLL_WRITE_CLK_MULT=6600000,PLL_WRITE_CLK_MULT_CACHE=6600000,PLL_WRITE_CLK_MULT_PARAM=6600000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2272,PLL_WRITE_CLK_PHASE_PS_CACHE=2272,PLL_WRITE_CLK_PHASE_PS_PARAM=2272,PLL_WRITE_CLK_PHASE_PS_SIM=2273,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2273 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2273 ps,PLL_WRITE_CLK_PHASE_PS_STR=2272 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=2,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=7,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=330.0,TB_MEM_IF_DQ_WIDTH=32,TB_MEM_IF_READ_DQS_WIDTH=4,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.33,TIMING_BOARD_MAX_DQS_DELAY=0.34,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.4,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.49,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.42,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.51,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=0,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=true,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:s0"
   kind="altera_mem_if_lpddr2_qseq"
   version="15.1"
   name="ECE423_QSYS_lpddr2_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="14962 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="330.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="66001" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="378" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6600000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="355.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="14962" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="0" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="30" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.03" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6600000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6060 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="6600000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6600000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="60.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.4" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45450 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.49" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="14941 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6600000" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="14962" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="20" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6600000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="14941" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15150 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6060 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6600000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2273 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="6600000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="1288" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="330.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2272" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="2" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2273 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="330.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.0" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.33" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6600000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="165.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6600000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.34" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="6600000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6600000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="14962" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="355.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45450 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="6600000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="165.0" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="330.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3030 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6600000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="24" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Full" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2272" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6060 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.42" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6600000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="165.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="3.9" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.51" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6600000" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45450 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="14941 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="MEM_CLK_PS" value="3030.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="330.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6600000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="330.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="330.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3030 ps" />
  <parameter name="IO_STANDARD" value="1.2-V HSUL" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3030 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2273 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="8" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="330.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="14941 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2272" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="false" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2272 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="6600000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15150 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="165.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2273" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="17" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_lpddr2_qseq/altera_mem_if_lpddr2_qseq_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="s0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 325 starting:altera_mem_if_lpddr2_qseq "submodules/ECE423_QSYS_lpddr2_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_lpddr2_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=,AC_ROM_MR0_DLL_RESET_MIRR=,AC_ROM_MR0_MIRR=,AC_ROM_MR1=01100011000000010000,AC_ROM_MR1_CALIB=01100011000000010000,AC_ROM_MR1_MIRR=,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=00000101000000100000,AC_ROM_MR2_MIRR=,AC_ROM_MR3=00000010000000110000,AC_ROM_MR3_MIRR=,ADDR_CMD_DDR=1,ADDR_ORDER=0,ADDR_RATE_RATIO=2,AFI_ADDR_WIDTH=20,AFI_BANKADDR_WIDTH=0,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=2,AFI_CS_WIDTH=1,AFI_DM_WIDTH=8,AFI_DQ_WIDTH=64,AFI_ODT_WIDTH=0,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=4,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=4,AFI_WRITE_DQS_WIDTH=4,ALLOCATED_RFIFO_PORT=F0,F1,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,F1,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=26,AVL_ADDR_WIDTH_PORT_0=27,AVL_ADDR_WIDTH_PORT_1=27,AVL_ADDR_WIDTH_PORT_2=27,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=8,AVL_DATA_WIDTH=64,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=128,AVL_NUM_SYMBOLS=8,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=8,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=2,AV_PORT_2_CONNECT_TO_CV_PORT=1,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=32,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=73,CFG_STARVE_LIMIT=10,CFG_TCCD=2,CFG_TCCD_NS=2.5,CFG_TYPE=4,CFG_WRITE_ODT_CHIP=0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=2,CPORT_TYPE_PORT_2=1,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=27,CV_AVL_ADDR_WIDTH_PORT_1=27,CV_AVL_ADDR_WIDTH_PORT_2=27,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=1,CV_CPORT_TYPE_PORT_2=2,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=WRITE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_TYPE=READ,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_1,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_3,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_2,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=1,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=1,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=2,CV_PORT_2_CONNECT_TO_AV_PORT=1,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_32,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_74,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=LPDDR2,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=WRITE,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_1,ENUM_CPORT2_TYPE=READ,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_64_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=ENABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_4,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_32,ENUM_MEM_IF_MEMTYPE=LPDDR2_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_14,ENUM_MEM_IF_SPEEDBIN=DDR3_1066_6_6_6,ENUM_MEM_IF_TCCD=TCCD_2,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_4,ENUM_MEM_IF_TFAW=TFAW_17,ENUM_MEM_IF_TMRD=TMRD_2,ENUM_MEM_IF_TRAS=TRAS_24,ENUM_MEM_IF_TRC=TRC_30,ENUM_MEM_IF_TRCD=TRCD_6,ENUM_MEM_IF_TRP=TRP_6,ENUM_MEM_IF_TRRD=TRRD_4,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_2,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_3,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_2,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_1,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_3,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_2,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=4,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=4,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=1288,INTG_MEM_IF_TRFC=20,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=1,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=16,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=8,MEM_ADD_LAT=0,MEM_ATCL=0,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=8,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=330.0,MEM_CLK_FREQ_MAX=400.0,MEM_CLK_MAX_NS=2.5,MEM_CLK_MAX_PS=2500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=32,MEM_DRV_STR=40,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=10,MEM_IF_ADDR_WIDTH_MIN=10,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=4,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=4,MEM_IF_DQ_WIDTH=32,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=4,MEM_IF_READ_DQS_WIDTH=4,MEM_IF_ROW_ADDR_WIDTH=14,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=4,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=14,MEM_TCL=7,MEM_TDQSCK=2,MEM_TFAW=17,MEM_TFAW_NS=50.0,MEM_TINIT_CK=66001,MEM_TINIT_US=200,MEM_TMRD_CK=2,MEM_TRAS=24,MEM_TRAS_NS=70.0,MEM_TRC=30,MEM_TRCD=6,MEM_TRCD_NS=18.0,MEM_TREFI=1288,MEM_TREFI_US=3.9,MEM_TRFC=20,MEM_TRFC_NS=60.0,MEM_TRP=6,MEM_TRP_NS=18.0,MEM_TRRD=4,MEM_TRRD_NS=10.0,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=2,MEM_TYPE=LPDDR2,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL_INT=4,MR1_BL=3,MR1_BT=0,MR1_WC=0,MR1_WR=3,MR2_RLWL=5,MR3_DS=2,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=1,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=3,2,1,1,1,1,PRIORITY_PORT_0=3,PRIORITY_PORT_1=2,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=7,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=1,TG_TEMP_PORT_2=2,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=270,TIMING_TDQSCK=5500,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSH=0.4,TIMING_TDQSQ=240,TIMING_TDQSS=1.0,TIMING_TDS=270,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=290,TIMING_TIS=290,TIMING_TQHS=280,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=true,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=false,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:c0"
   kind="altera_mem_if_lpddr2_hard_memory_controller"
   version="15.1"
   name="altera_mem_if_hard_memory_controller_top_cyclonev">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="10" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_4" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="4" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="20" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="64" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,F1,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="70.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="4" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="64" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_14" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="WRITE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="30" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="27" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="27" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="1" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="1" />
  <parameter name="TG_TEMP_PORT_2" value="2" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_4" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="10" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="" />
  <parameter name="MEM_TWTR" value="2" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="60.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_17" />
  <parameter name="AFI_ODT_WIDTH" value="0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="4" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="8" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="48" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="5500" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="8" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="Port 0,Port 1,Port 2" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,F1,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="" />
  <parameter name="MEM_TDQSCK" value="2" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="4" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="1" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_DRV_STR" value="40" />
  <parameter name="MEM_TREFI" value="1288" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="MEM_TRP_NS" value="18.0" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MEM_TRCD" value="6" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="16" />
  <parameter name="MEM_WTCL_INT" value="4" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_CPORT1_TYPE" value="WRITE" />
  <parameter name="MR1_BL" value="3" />
  <parameter name="MR1_BT" value="0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="AC_ROM_MR1_MIRR" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="0" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="400.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="" />
  <parameter name="MEM_TRAS" value="24" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="200" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_2" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="00000101000000100000" />
  <parameter name="AC_ROM_MR1" value="01100011000000010000" />
  <parameter name="AC_ROM_MR3" value="00000010000000110000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="4" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_DS" value="2" />
  <parameter name="MR2_RLWL" value="5" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="TIMING_TQHS" value="280" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="2" />
  <parameter name="CFG_INTERFACE_WIDTH" value="32" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="3,2,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_32" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="2" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="1" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="LPDDR2_SDRAM" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="32" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_74" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="1" />
  <parameter name="MEM_CLK_MAX_NS" value="2.5" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="1288" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="66001" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="8" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="2" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="ENABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="MR1_WC" value="0" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Full" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MR1_WR" value="3" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="2500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="4" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="MEM_TRRD" value="4" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="2" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="73" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="27" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="27" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="27" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="AFI_WRANK_WIDTH" value="4" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="14" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="READ" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MEM_TRFC" value="20" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="LPDDR2" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_2" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_1" />
  <parameter name="MEM_TYPE" value="LPDDR2" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_24" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_6" />
  <parameter name="TIMING_TIS" value="290" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="26" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="4" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_2" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="AVL_BE_WIDTH" value="8" />
  <parameter name="AVL_MAX_SIZE" value="128" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_1" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="8" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="32" />
  <parameter name="ADDR_CMD_DDR" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="50.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_1" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1066_6_6_6" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_6" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_30" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Read-only,Write-only,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="01100011000000010000" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="18.0" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="20" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="1" />
  <parameter name="TIMING_TDS" value="270" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="2" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="270" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="3.9" />
  <parameter name="USE_DQS_TRACKING" value="true" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_4" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_64_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="4" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="READ" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="10.0" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="1" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="1.0" />
  <parameter name="TIMING_TDQSQ" value="240" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_2" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="TIMING_TDQSH" value="0.4" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_3" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="false" />
  <parameter name="PRIORITY_PORT_0" value="3" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="2" />
  <parameter name="AC_ROM_MR3_MIRR" value="" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="4" />
  <parameter name="CPORT_TYPE_PORT_2" value="1" />
  <parameter name="CPORT_TYPE_PORT_1" value="2" />
  <parameter name="TIMING_TIH" value="290" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="3" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="17" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_lpddr2_hard_memory_controller/altera_mem_if_lpddr2_hard_memory_controller_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="c0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 324 starting:altera_mem_if_lpddr2_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_lpddr2_hard_memory_controller</b> "<b>c0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:oct0"
   kind="altera_mem_if_oct"
   version="15.1"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="oct0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 323 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3030 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=330.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=7,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="ECE423_QSYS:.:lpddr2:.:dll0"
   kind="altera_mem_if_dll"
   version="15.1"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3030 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="7" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="330.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="C:/software/Altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_lpddr2" as="dll0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 322 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>lpddr2</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_translator:15.1:AUTO_DEVICE_FAMILY=Cyclone V,CLOCK_RATE=125000000,IS_MEMORY_DEVICE=1,MAX_PENDING_READ_TRANSACTIONS=3,READLATENCY=2,READLATENCY_CYCLES=2,TIMING_UNITS=0,TURNAROUND_TIME=2,TURNAROUND_TIME_CYCLES=1,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_DATA_W=16,ZERO_READ_DELAY=0,ZERO_WRITE_DELAY=0"
   instancePathKey="ECE423_QSYS:.:sram:.:tdt"
   kind="altera_tristate_controller_translator"
   version="15.1"
   name="altera_tristate_controller_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_translator/altera_tristate_controller_translator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_sram" as="tdt" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 321 starting:altera_tristate_controller_translator "submodules/altera_tristate_controller_translator"</message>
   <message level="Info" culprit="tdt"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_translator</b> "<b>tdt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=19,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=1,AV_BURSTCOUNT_W=2,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=10,AV_DATA_HOLD_CYCLES=2,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=3,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=2,AV_READ_WAIT=10,AV_READ_WAIT_CYCLES=2,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=10,AV_SETUP_WAIT_CYCLES=2,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,AV_WRITE_WAIT_CYCLES=2,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=19,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ECE423_QSYS:.:sram:.:slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_sram" as="slave_translator" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,lpddr2_avl_0_translator,sysid_control_slave_translator,video_dma_csr_translator,to_idct_hwacel_csr_translator,from_idct_hwacel_csr_translator,cpu_debug_mem_slave_translator,video_dma_descriptor_slave_translator,to_idct_hwacel_descriptor_slave_translator,from_idct_hwacel_descriptor_slave_translator,timer_0_s1_translator,key_s1_translator,timer_1_s1_translator,ledg_s1_translator,ledr_s1_translator,i2c_scl_s1_translator,i2c_sda_s1_translator,sd_cont_0_slave_translator,sram_uas_translator" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="lpddr2_avl_1_translator" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_2"
     as="lpddr2_avl_2_translator" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 320 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="slave_translator"><![CDATA["<b>sram</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>slave_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_controller_aggregator:15.1:ACTIVE_LOW_BEGINTRANSFER=0,ACTIVE_LOW_BYTEENABLE=1,ACTIVE_LOW_CHIPSELECT=1,ACTIVE_LOW_IRQ=0,ACTIVE_LOW_LOCK=0,ACTIVE_LOW_OUTPUTENABLE=1,ACTIVE_LOW_READ=0,ACTIVE_LOW_RESETREQUEST=0,ACTIVE_LOW_RESET_OUTPUT=0,ACTIVE_LOW_WAITREQUEST=0,ACTIVE_LOW_WRITE=1,ACTIVE_LOW_WRITEBYTEENABLE=0,AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,AV_ADDRESS_W=19,AV_BYTEENABLE_W=2,AV_DATA_W=16,AV_HOLD_TIME=10,AV_READ_LATENCY=2,AV_READ_WAIT=10,AV_SETUP_WAIT=10,AV_TIMING_UNITS=0,AV_WRITE_WAIT=10,USE_ADDRESS=1,USE_BEGINTRANSFER=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_IRQ=0,USE_LOCK=0,USE_OUTPUTENABLE=1,USE_READ=0,USE_READDATA=1,USE_RESETREQUEST=0,USE_RESET_OUTPUT=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="ECE423_QSYS:.:sram:.:tda"
   kind="altera_tristate_controller_aggregator"
   version="15.1"
   name="altera_tristate_controller_aggregator">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_controller_aggregator/altera_tristate_controller_aggregator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_sram" as="tda" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 319 starting:altera_tristate_controller_aggregator "submodules/altera_tristate_controller_aggregator"</message>
   <message level="Info" culprit="tda"><![CDATA["<b>sram</b>" instantiated <b>altera_tristate_controller_aggregator</b> "<b>tda</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_tristate_conduit_pin_sharer_core:15.1:AUTO_DEVICE_FAMILY=Cyclone V,HIERARCHY_LEVEL=1,INTERFACE_INFO=&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;,MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,NUM_INTERFACES=1,REALTIME_MODULE_ORIGIN_LIST=sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,REALTIME_SHARED_SIGNAL_LIST=,,,,,REALTIME_SIGNAL_INPUT_NAMES=,,,,tcm_data_in,REALTIME_SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,REALTIME_SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,REALTIME_SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,REALTIME_SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out,SHARED_SIGNAL_LIST=,,SIGNAL_INPUT_NAMES=,,,,tcm_data_in,SIGNAL_ORIGIN_LIST=address,byteenable_n,outputenable_n,write_n,data,chipselect_n,SIGNAL_ORIGIN_TYPE=Output,Output,Output,Output,Bidirectional,Output,SIGNAL_ORIGIN_WIDTH=19,2,1,1,16,1,SIGNAL_OUTPUT_ENABLE_NAMES=,,,,tcm_data_outen,SIGNAL_OUTPUT_NAMES=tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out"
   instancePathKey="ECE423_QSYS:.:sram_sharer:.:pin_sharer"
   kind="altera_tristate_conduit_pin_sharer_core"
   version="15.1"
   name="ECE423_QSYS_sram_sharer_pin_sharer">
  <parameter name="SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter name="SIGNAL_OUTPUT_ENABLE_NAMES" value=",,,,tcm_data_outen" />
  <parameter name="REALTIME_SIGNAL_ORIGIN_WIDTH" value="19,2,1,1,16,1" />
  <parameter name="HIERARCHY_LEVEL" value="1" />
  <parameter
     name="SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter
     name="INTERFACE_INFO"
     value="&lt;info&gt;&lt;slave name=&quot;tcs0&quot;&gt;&lt;master name=&quot;../sram.tcm&quot;&gt;&lt;pin role=&quot;write_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_write_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;chipselect_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_chipselect_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;outputenable_n&quot; width=&quot;1&quot; type=&quot;Output&quot; output_name=&quot;tcm_outputenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;&quot; width=&quot;1&quot; type=&quot;Invalid&quot; output_name=&quot;&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;address&quot; width=&quot;19&quot; type=&quot;Output&quot; output_name=&quot;tcm_address_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;byteenable_n&quot; width=&quot;2&quot; type=&quot;Output&quot; output_name=&quot;tcm_byteenable_n_out&quot; output_enable_name=&quot;&quot; input_name=&quot;&quot; /&gt;&lt;pin role=&quot;data&quot; width=&quot;16&quot; type=&quot;Bidirectional&quot; output_name=&quot;tcm_data_out&quot; output_enable_name=&quot;tcm_data_outen&quot; input_name=&quot;tcm_data_in&quot; /&gt;&lt;/master&gt;&lt;/slave&gt;&lt;/info&gt;" />
  <parameter
     name="REALTIME_MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter
     name="REALTIME_SIGNAL_OUTPUT_NAMES"
     value="tcm_address_out,tcm_byteenable_n_out,tcm_outputenable_n_out,tcm_write_n_out,tcm_data_out,tcm_chipselect_n_out" />
  <parameter name="SHARED_SIGNAL_LIST" value="," />
  <parameter
     name="MODULE_ORIGIN_LIST"
     value="sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm,sram.tcm" />
  <parameter name="NUM_INTERFACES" value="1" />
  <parameter name="REALTIME_SHARED_SIGNAL_LIST" value=",,,," />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter name="SIGNAL_ORIGIN_WIDTH" value="19,2,1,1,16,1" />
  <parameter name="REALTIME_SIGNAL_INPUT_NAMES" value=",,,,tcm_data_in" />
  <parameter
     name="REALTIME_SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <parameter
     name="SIGNAL_ORIGIN_LIST"
     value="address,byteenable_n,outputenable_n,write_n,data,chipselect_n" />
  <parameter
     name="SIGNAL_ORIGIN_TYPE"
     value="Output,Output,Output,Output,Bidirectional,Output" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_tristate_conduit_pin_sharer_core/altera_tristate_conduit_pin_sharer_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_sram_sharer" as="pin_sharer" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 318 starting:altera_tristate_conduit_pin_sharer_core "submodules/ECE423_QSYS_sram_sharer_pin_sharer"</message>
   <message level="Info" culprit="pin_sharer"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_tristate_conduit_pin_sharer_core</b> "<b>pin_sharer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_std_arbitrator:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,NUM_REQUESTERS=1,SCHEME=round-robin,ST_CHANNEL_W=1,ST_DATA_W=8,USE_CHANNEL=0,USE_DATA=0,USE_PACKETS=0"
   instancePathKey="ECE423_QSYS:.:sram_sharer:.:arbiter"
   kind="altera_merlin_std_arbitrator"
   version="15.1"
   name="ECE423_QSYS_sram_sharer_arbiter">
  <parameter name="USE_DATA" value="0" />
  <parameter name="NUM_REQUESTERS" value="1" />
  <parameter name="SCHEME" value="round-robin" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="8" />
  <parameter name="USE_CHANNEL" value="0" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_std_arbitrator/altera_merlin_std_arbitrator_core.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_sram_sharer" as="arbiter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 317 starting:altera_merlin_std_arbitrator "submodules/ECE423_QSYS_sram_sharer_arbiter"</message>
   <message level="Info" culprit="arbiter"><![CDATA["<b>sram_sharer</b>" instantiated <b>altera_merlin_std_arbitrator</b> "<b>arbiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="dma_read_master:15.1:ADDRESS_WIDTH=29,AUTO_ADDRESS_WIDTH=29,BURST_ENABLE=1,BURST_WRAPPING_SUPPORT=1,BYTE_ENABLE_WIDTH=4,BYTE_ENABLE_WIDTH_LOG2=2,CHANNEL_ENABLE=0,CHANNEL_WIDTH=8,DATA_WIDTH=32,ERROR_ENABLE=0,ERROR_WIDTH=8,FIFO_DEPTH=1024,FIFO_DEPTH_LOG2=10,FIFO_SPEED_OPTIMIZATION=1,FIX_ADDRESS_WIDTH=32,GUI_BURST_WRAPPING_SUPPORT=1,GUI_MAX_BURST_COUNT=128,GUI_PROGRAMMABLE_BURST_ENABLE=0,GUI_STRIDE_WIDTH=1,LENGTH_WIDTH=30,MAX_BURST_COUNT=128,MAX_BURST_COUNT_WIDTH=8,NUMBER_OF_SYMBOLS=4,NUMBER_OF_SYMBOLS_LOG2=2,ONLY_FULL_ACCESS_ENABLE=1,PACKET_ENABLE=0,PROGRAMMABLE_BURST_ENABLE=0,STRIDE_ENABLE=0,STRIDE_WIDTH=1,SYMBOL_WIDTH=8,TRANSFER_TYPE=Full Word Accesses Only,UNALIGNED_ACCESSES_ENABLE=0,USE_FIX_ADDRESS_WIDTH=0"
   instancePathKey="ECE423_QSYS:.:to_idct_hwacel:.:read_mstr_internal"
   kind="dma_read_master"
   version="15.1"
   name="read_master">
  <parameter name="FIX_ADDRESS_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/altera_msgdma/read_master/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_to_idct_hwacel" as="read_mstr_internal" />
  <instantiator instantiator="ECE423_QSYS_video_dma" as="read_mstr_internal" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 315 starting:dma_read_master "submodules/read_master"</message>
   <message level="Info" culprit="read_mstr_internal"><![CDATA["<b>to_idct_hwacel</b>" instantiated <b>dma_read_master</b> "<b>read_mstr_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=30,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=6,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator,sd_cont_0_master_translator" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="video_dma_mm_read_translator,to_idct_hwacel_mm_read_translator" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_2"
     as="from_idct_hwacel_mm_write_translator" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 312 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101568&quot;
   end=&quot;0x00000000020101570&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;lpddr2_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000020000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101560&quot;
   end=&quot;0x00000000020101568&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;video_dma_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014e0&quot;
   end=&quot;0x00000000020101500&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;to_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014c0&quot;
   end=&quot;0x000000000201014e0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;from_idct_hwacel_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101440&quot;
   end=&quot;0x00000000020101460&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020100800&quot;
   end=&quot;0x00000000020101000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;video_dma_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101550&quot;
   end=&quot;0x00000000020101560&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;to_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101540&quot;
   end=&quot;0x00000000020101550&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;from_idct_hwacel_descriptor_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101500&quot;
   end=&quot;0x00000000020101510&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x00000000201014a0&quot;
   end=&quot;0x000000000201014c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;key_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101530&quot;
   end=&quot;0x00000000020101540&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;timer_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101400&quot;
   end=&quot;0x00000000020101440&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;ledg_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101480&quot;
   end=&quot;0x000000000201014a0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;ledr_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101460&quot;
   end=&quot;0x00000000020101480&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;i2c_scl_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101520&quot;
   end=&quot;0x00000000020101530&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;i2c_sda_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101510&quot;
   end=&quot;0x00000000020101520&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;sd_cont_0_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020101000&quot;
   end=&quot;0x00000000020101400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;sram_uas_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000020080000&quot;
   end=&quot;0x00000000020100000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent,sd_cont_0_master_agent" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="video_dma_mm_read_agent,to_idct_hwacel_mm_read_agent" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 290 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,lpddr2_avl_0_agent,sysid_control_slave_agent,video_dma_csr_agent,to_idct_hwacel_csr_agent,from_idct_hwacel_csr_agent,cpu_debug_mem_slave_agent,video_dma_descriptor_slave_agent,to_idct_hwacel_descriptor_slave_agent,from_idct_hwacel_descriptor_slave_agent,timer_0_s1_agent,key_s1_agent,timer_1_s1_agent,ledg_s1_agent,ledr_s1_agent,i2c_scl_s1_agent,i2c_sda_s1_agent,sd_cont_0_slave_agent,sram_uas_agent" />
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="lpddr2_avl_1_agent" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 287 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,jtag_uart_avalon_jtag_slave_agent_rdata_fifo,lpddr2_avl_0_agent_rsp_fifo,lpddr2_avl_0_agent_rdata_fifo,sysid_control_slave_agent_rsp_fifo,sysid_control_slave_agent_rdata_fifo,video_dma_csr_agent_rsp_fifo,video_dma_csr_agent_rdata_fifo,to_idct_hwacel_csr_agent_rsp_fifo,to_idct_hwacel_csr_agent_rdata_fifo,from_idct_hwacel_csr_agent_rsp_fifo,from_idct_hwacel_csr_agent_rdata_fifo,cpu_debug_mem_slave_agent_rsp_fifo,cpu_debug_mem_slave_agent_rdata_fifo,video_dma_descriptor_slave_agent_rsp_fifo,video_dma_descriptor_slave_agent_rdata_fifo,to_idct_hwacel_descriptor_slave_agent_rsp_fifo,to_idct_hwacel_descriptor_slave_agent_rdata_fifo,from_idct_hwacel_descriptor_slave_agent_rsp_fifo,from_idct_hwacel_descriptor_slave_agent_rdata_fifo,timer_0_s1_agent_rsp_fifo,timer_0_s1_agent_rdata_fifo,key_s1_agent_rsp_fifo,key_s1_agent_rdata_fifo,timer_1_s1_agent_rsp_fifo,timer_1_s1_agent_rdata_fifo,ledg_s1_agent_rsp_fifo,ledg_s1_agent_rdata_fifo,ledr_s1_agent_rsp_fifo,ledr_s1_agent_rdata_fifo,i2c_scl_s1_agent_rsp_fifo,i2c_scl_s1_agent_rdata_fifo,i2c_sda_s1_agent_rsp_fifo,i2c_sda_s1_agent_rdata_fifo,sd_cont_0_slave_agent_rsp_fifo,sd_cont_0_slave_agent_rdata_fifo,sram_uas_agent_rsp_fifo,sram_uas_agent_rdata_fifo" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="lpddr2_avl_1_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 286 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=0000000000000000010,1000000000000000000,0000000000001000000,0100000000000000000,0000001000000000000,0000000000000100000,0000100000000000000,0000010000000000000,0000000010000000000,0000000000000010000,0000000000000001000,0000000001000000000,0010000000000000000,0001000000000000000,0000000100000000000,0000000000100000000,0000000000010000000,0000000000000000100,0000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,11,0,10,14,1,8,7,13,15,17,2,4,3,6,16,18,12,5,END_ADDRESS=0x20000000,0x20100000,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568,0x20101570,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=9:0000000000000000010:0x0:0x20000000:both:1:0:0:1,11:1000000000000000000:0x20080000:0x20100000:both:1:0:0:1,0:0000000000001000000:0x20100800:0x20101000:both:1:0:0:1,10:0100000000000000000:0x20101000:0x20101400:both:1:0:0:1,14:0000001000000000000:0x20101400:0x20101440:both:1:0:0:1,1:0000000000000100000:0x20101440:0x20101460:both:1:0:0:1,8:0000100000000000000:0x20101460:0x20101480:both:1:0:0:1,7:0000010000000000000:0x20101480:0x201014a0:both:1:0:0:1,13:0000000010000000000:0x201014a0:0x201014c0:both:1:0:0:1,15:0000000000000010000:0x201014c0:0x201014e0:both:1:0:0:1,17:0000000000000001000:0x201014e0:0x20101500:both:1:0:0:1,2:0000000001000000000:0x20101500:0x20101510:write:1:0:0:1,4:0010000000000000000:0x20101510:0x20101520:both:1:0:0:1,3:0001000000000000000:0x20101520:0x20101530:both:1:0:0:1,6:0000000100000000000:0x20101530:0x20101540:both:1:0:0:1,16:0000000000100000000:0x20101540:0x20101550:write:1:0:0:1,18:0000000000010000000:0x20101550:0x20101560:write:1:0:0:1,12:0000000000000000100:0x20101560:0x20101568:read:1:0:0:1,5:0000000000000000001:0x20101568:0x20101570:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x20080000,0x20100800,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,write,both,both,both,write,write,read,both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x20080000,0x20100800,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="9:0000000000000000010:0x0:0x20000000:both:1:0:0:1,11:1000000000000000000:0x20080000:0x20100000:both:1:0:0:1,0:0000000000001000000:0x20100800:0x20101000:both:1:0:0:1,10:0100000000000000000:0x20101000:0x20101400:both:1:0:0:1,14:0000001000000000000:0x20101400:0x20101440:both:1:0:0:1,1:0000000000000100000:0x20101440:0x20101460:both:1:0:0:1,8:0000100000000000000:0x20101460:0x20101480:both:1:0:0:1,7:0000010000000000000:0x20101480:0x201014a0:both:1:0:0:1,13:0000000010000000000:0x201014a0:0x201014c0:both:1:0:0:1,15:0000000000000010000:0x201014c0:0x201014e0:both:1:0:0:1,17:0000000000000001000:0x201014e0:0x20101500:both:1:0:0:1,2:0000000001000000000:0x20101500:0x20101510:write:1:0:0:1,4:0010000000000000000:0x20101510:0x20101520:both:1:0:0:1,3:0001000000000000000:0x20101520:0x20101530:both:1:0:0:1,6:0000000100000000000:0x20101530:0x20101540:both:1:0:0:1,16:0000000000100000000:0x20101540:0x20101550:write:1:0:0:1,18:0000000000010000000:0x20101550:0x20101560:write:1:0:0:1,12:0000000000000000100:0x20101560:0x20101568:read:1:0:0:1,5:0000000000000000001:0x20101568:0x20101570:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="0000000000000000010,1000000000000000000,0000000000001000000,0100000000000000000,0000001000000000000,0000000000000100000,0000100000000000000,0000010000000000000,0000000010000000000,0000000000000010000,0000000000000001000,0000000001000000000,0010000000000000000,0001000000000000000,0000000100000000000,0000000000100000000,0000000000010000000,0000000000000000100,0000000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,both,write,both,both,both,write,write,read,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter
     name="END_ADDRESS"
     value="0x20000000,0x20100000,0x20101000,0x20101400,0x20101440,0x20101460,0x20101480,0x201014a0,0x201014c0,0x201014e0,0x20101500,0x20101510,0x20101520,0x20101530,0x20101540,0x20101550,0x20101560,0x20101568,0x20101570" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="9" />
  <parameter
     name="DESTINATION_ID"
     value="9,11,0,10,14,1,8,7,13,15,17,2,4,3,6,16,18,12,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 230 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=11,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=11,0,END_ADDRESS=0x20100000,0x20101000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=11:10:0x20080000:0x20100000:both:1:0:0:1,0:01:0x20100800:0x20101000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x20080000,0x20100800,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x20080000,0x20100800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="11:10:0x20080000:0x20100000:both:1:0:0:1,0:01:0x20100800:0x20101000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x20100000,0x20101000" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="11" />
  <parameter name="DESTINATION_ID" value="11,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 229 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=9,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=9,END_ADDRESS=0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=9:1:0x0:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="9:1:0x0:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="9" />
  <parameter name="DESTINATION_ID" value="9" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router_002" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 228 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_003"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_003">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="router_003,router_005,router_006,router_007,router_008,router_013,router_014,router_015,router_016,router_017,router_018,router_019,router_020" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 227 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_003"</message>
   <message level="Info" culprit="router_003"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,2:10:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,2" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router_004" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 226 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_009"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_009">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_009.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router_009" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 221 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_009"</message>
   <message level="Info" culprit="router_009"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_009</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),NON_SECURED_TAG=1,PKT_ADDR_H=175,PKT_ADDR_L=144,PKT_DEST_ID_H=213,PKT_DEST_ID_L=209,PKT_PROTECTION_H=217,PKT_PROTECTION_L=215,PKT_TRANS_READ=179,PKT_TRANS_WRITE=178,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=19,ST_DATA_W=227,TYPE_OF_TRANSACTION=both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_010"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_010">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="179" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="175" />
  <parameter name="PKT_DEST_ID_H" value="213" />
  <parameter name="PKT_ADDR_L" value="144" />
  <parameter name="PKT_DEST_ID_L" value="209" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="227" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="217" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="215" />
  <parameter name="PKT_TRANS_WRITE" value="178" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_010.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="router_010,router_011,router_012" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 220 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_010"</message>
   <message level="Info" culprit="router_010"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_010</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=19,ST_DATA_W=101,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:router_021"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_router_021">
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="87" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:66) byte_cnt(65:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="101" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="91" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="89" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_021.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="router_021" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 209 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_0_router_021"</message>
   <message level="Info" culprit="router_021"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_021</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=8,MAX_OUTSTANDING_RESPONSES=60,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=19,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cpu_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cpu_data_master_limiter,cpu_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 208 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=7,BURSTWRAP_CONST_VALUE=7,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=86,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=19,ST_DATA_W=119"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_burst_adapter,sysid_control_slave_burst_adapter,video_dma_csr_burst_adapter,to_idct_hwacel_csr_burst_adapter,from_idct_hwacel_csr_burst_adapter,cpu_debug_mem_slave_burst_adapter,video_dma_descriptor_slave_burst_adapter,to_idct_hwacel_descriptor_slave_burst_adapter,from_idct_hwacel_descriptor_slave_burst_adapter,timer_0_s1_burst_adapter,key_s1_burst_adapter,timer_1_s1_burst_adapter,ledg_s1_burst_adapter,ledr_s1_burst_adapter,i2c_scl_s1_burst_adapter,i2c_sda_s1_burst_adapter,sd_cont_0_slave_burst_adapter,sram_uas_burst_adapter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 206 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>jtag_uart_avalon_jtag_slave_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=19,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="19" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 188 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cmd_demux_001,rsp_demux_001,rsp_demux_006,rsp_demux_018" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 187 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cmd_demux_002,rsp_demux_017" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 186 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cmd_mux,cmd_mux_002,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_007,cmd_mux_008,cmd_mux_009,cmd_mux_010,cmd_mux_011,cmd_mux_012,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016,cmd_mux_017" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 185 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="cmd_mux_001,cmd_mux_006,cmd_mux_018" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 184 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=19,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="rsp_demux,rsp_demux_002,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_007,rsp_demux_008,rsp_demux_009,rsp_demux_010,rsp_demux_011,rsp_demux_012,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 166 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=19,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="19" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 147 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 146 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=19,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="19" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_0" as="rsp_mux_002" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 145 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0),IN_PKT_ADDR_H=175,IN_PKT_ADDR_L=144,IN_PKT_BURSTWRAP_H=194,IN_PKT_BURSTWRAP_L=192,IN_PKT_BURST_SIZE_H=197,IN_PKT_BURST_SIZE_L=195,IN_PKT_BURST_TYPE_H=199,IN_PKT_BURST_TYPE_L=198,IN_PKT_BYTEEN_H=143,IN_PKT_BYTEEN_L=128,IN_PKT_BYTE_CNT_H=191,IN_PKT_BYTE_CNT_L=182,IN_PKT_DATA_H=127,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=226,IN_PKT_ORI_BURST_SIZE_L=224,IN_PKT_RESPONSE_STATUS_H=223,IN_PKT_RESPONSE_STATUS_L=222,IN_PKT_TRANS_COMPRESSED_READ=176,IN_PKT_TRANS_EXCLUSIVE=181,IN_PKT_TRANS_WRITE=178,IN_ST_DATA_W=227,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=19"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:video_dma_descriptor_slave_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="118" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="116" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="226" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(226:224) response_status(223:222) cache(221:218) protection(217:215) thread_id(214) dest_id(213:209) src_id(208:204) qos(203) begin_burst(202) data_sideband(201) addr_sideband(200) burst_type(199:198) burst_size(197:195) burstwrap(194:192) byte_cnt(191:182) trans_exclusive(181) trans_lock(180) trans_read(179) trans_write(178) trans_posted(177) trans_compressed_read(176) addr(175:144) byteen(143:128) data(127:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="224" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="video_dma_descriptor_slave_rsp_width_adapter,to_idct_hwacel_descriptor_slave_rsp_width_adapter,from_idct_hwacel_descriptor_slave_rsp_width_adapter,sram_uas_rsp_width_adapter,video_dma_descriptor_slave_cmd_width_adapter,to_idct_hwacel_descriptor_slave_cmd_width_adapter,from_idct_hwacel_descriptor_slave_cmd_width_adapter,sram_uas_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 144 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="video_dma_descriptor_slave_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>video_dma_descriptor_slave_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="119" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="19" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 136 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_pipeline_stage:15.1:BITS_PER_SYMBOL=119,CHANNEL_WIDTH=19,EMPTY_WIDTH=0,ERROR_WIDTH=0,MAX_CHANNEL=0,PACKET_WIDTH=2,PIPELINE_READY=1,SYMBOLS_PER_BEAT=1,USE_EMPTY=0,USE_PACKETS=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:limiter_pipeline"
   kind="altera_avalon_st_pipeline_stage"
   version="15.1"
   name="altera_avalon_st_pipeline_stage">
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_stage_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="limiter_pipeline,limiter_pipeline_001,limiter_pipeline_002,limiter_pipeline_003,agent_pipeline,agent_pipeline_001,agent_pipeline_002,agent_pipeline_003,agent_pipeline_004,agent_pipeline_005,agent_pipeline_006,agent_pipeline_007,agent_pipeline_008,agent_pipeline_009,agent_pipeline_010,agent_pipeline_011,agent_pipeline_012,agent_pipeline_013,agent_pipeline_014,agent_pipeline_015,agent_pipeline_016,agent_pipeline_017,agent_pipeline_018,agent_pipeline_019,agent_pipeline_020,agent_pipeline_021,agent_pipeline_022,agent_pipeline_023,agent_pipeline_024,agent_pipeline_025,agent_pipeline_026,agent_pipeline_027,agent_pipeline_028,agent_pipeline_029,agent_pipeline_030,agent_pipeline_031,agent_pipeline_032,agent_pipeline_033,agent_pipeline_034,agent_pipeline_035,agent_pipeline_036,agent_pipeline_037,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003,mux_pipeline_004,mux_pipeline_005,mux_pipeline_006,mux_pipeline_007,mux_pipeline_008,mux_pipeline_009,mux_pipeline_010,mux_pipeline_011,mux_pipeline_012,mux_pipeline_013,mux_pipeline_014,mux_pipeline_015,mux_pipeline_016,mux_pipeline_017,mux_pipeline_018,mux_pipeline_019,mux_pipeline_020,mux_pipeline_021,mux_pipeline_022,mux_pipeline_023,mux_pipeline_024,mux_pipeline_025,mux_pipeline_026,mux_pipeline_027,mux_pipeline_028,mux_pipeline_029,mux_pipeline_030,mux_pipeline_031,mux_pipeline_032,mux_pipeline_033,mux_pipeline_034,mux_pipeline_035,mux_pipeline_036,mux_pipeline_037,mux_pipeline_038,mux_pipeline_039,mux_pipeline_040,mux_pipeline_041,mux_pipeline_042,mux_pipeline_043,pipeline_stage" />
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="agent_pipeline,agent_pipeline_001,mux_pipeline,mux_pipeline_001,mux_pipeline_002,mux_pipeline_003" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 132 starting:altera_avalon_st_pipeline_stage "submodules/altera_avalon_st_pipeline_stage"</message>
   <message level="Info" culprit="limiter_pipeline"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_pipeline_stage</b> "<b>limiter_pipeline</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_012,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017" />
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 45 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=130,inChannelWidth=0,inDataWidth=130,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=130,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_007"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="130" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="130" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 39 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_007"><![CDATA["<b>avalon_st_adapter_007</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_007"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_007</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 1 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_007</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CGXFC5C6F27C7,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_018"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CGXFC5C6F27C7" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0"
     as="avalon_st_adapter_018" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 29 starting:altera_avalon_st_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_018"><![CDATA["<b>avalon_st_adapter_018</b>" reuses <b>error_adapter</b> "<b>submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_018"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_018</b>"]]></message>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 0 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_018</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x20000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x20000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x20000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x20000000" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="router,router_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 22 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=64,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=92,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=68,PKT_TRANS_WRITE=67,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=106,TYPE_OF_TRANSACTION=read,read"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="68" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="64" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="92" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="67" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="router_002" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 20 starting:altera_merlin_router "submodules/ECE423_QSYS_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 19 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=69,ST_CHANNEL_W=2,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 17 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 16 starting:altera_merlin_demultiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=69,ST_CHANNEL_W=2,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92) src_id(91) qos(90) begin_burst(89) data_sideband(88) addr_sideband(87) burst_type(86:85) burst_size(84:82) burstwrap(81) byte_cnt(80:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="69" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_mm_interconnect_1" as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 15 starting:altera_merlin_multiplexer "submodules/ECE423_QSYS_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=1,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="ECE423_QSYS:.:avalon_st_adapter:.:timing_adapter_0"
   kind="timing_adapter"
   version="15.1"
   name="ECE423_QSYS_avalon_st_adapter_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="1" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ECE423_QSYS_avalon_st_adapter" as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 4 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=4,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,inUseReady=true,inUseValid=true,outReadyLatency=1,outUseReady=true,outUseValid=true"
   instancePathKey="ECE423_QSYS:.:avalon_st_adapter_001:.:timing_adapter_0"
   kind="timing_adapter"
   version="15.1"
   name="ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="4" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_avalon_st_adapter_001"
     as="timing_adapter_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 3 starting:timing_adapter "submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0"</message>
   <message level="Info" culprit="timing_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>timing_adapter</b> "<b>timing_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 2 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=130,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_007:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="130" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 1 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_007</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ECE423_QSYS:.:mm_interconnect_0:.:avalon_st_adapter_018:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/ece423_hakjtw/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ECE423_QSYS">queue size: 0 starting:error_adapter "submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_018_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_018</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
