// Seed: 2015233853
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  assign id_1 = !id_1;
  assign id_1 = id_1 == id_1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri1 id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    output tri id_12,
    output tri id_13,
    output uwire id_14
);
  initial assume (1'b0);
  module_0 modCall_1 ();
endmodule
