Project Information c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt

MAX+plus II Compiler Report File
Version 10.23 07/09/2003
Compiled: 11/05/2003 20:14:42

Copyright (C) 1988-2003 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

myse~b5e  EPM7128SLC84-6   5        10       0      36      22          28 %

User Pins:                 5        10       0  



Project Information c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLOCK' chosen for auto global Clock


Project Information c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

myse~b5e@2                        CLOCK


Project Information c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt

** FILE HIERARCHY **



|21mux:13|
|21mux:11|
|21mux:49|
|21mux:37|
|7483:38|
|7491:35|
|7491:93|
|74393:78|
|control:80|


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

***** Logic for device 'myse~b5e' compiled without errors.




Device: EPM7128SLC84-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffff
    MultiVolt I/O                              = OFF

                       R     R  R  R                    R  R  R     R     R  
                 B  A  E     E  E  E                    E  E  E     E     E  
                 S  S  S     S  S  S  V                 S  S  S     S     S  
                 T  T  E     E  E  E  C  C              E  E  E  V  E     E  
                 R  R  R     R  R  R  C  L              R  R  R  C  R     R  
                 E  E  V  G  V  V  V  I  O  G  G  G  G  V  V  V  C  V  C  V  
              S  A  A  E  N  E  E  E  N  C  N  N  N  N  E  E  E  I  E  I  E  
              1  M  M  D  D  D  D  D  T  K  D  D  D  D  D  D  D  O  D  N  D  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      S0 | 12                                                              74 | M4 
   VCCIO | 13                                                              73 | C2 
    #TDI | 14                                                              72 | GND 
RESERVED | 15                                                              71 | #TDO 
RESERVED | 16                                                              70 | RESERVED 
RESERVED | 17                                                              69 | overflow 
RESERVED | 18                                                              68 | C1 
     GND | 19                                                              67 | C0 
RESERVED | 20                                                              66 | VCCIO 
RESERVED | 21                                                              65 | Z 
RESERVED | 22                        EPM7128SLC84-6                        64 | BOUT 
    #TMS | 23                                                              63 | AOUT 
RESERVED | 24                                                              62 | #TCK 
RESERVED | 25                                                              61 | RESERVED 
   VCCIO | 26                                                              60 | RESERVED 
RESERVED | 27                                                              59 | GND 
RESERVED | 28                                                              58 | RESERVED 
RESERVED | 29                                                              57 | RESERVED 
RESERVED | 30                                                              56 | RESERVED 
RESERVED | 31                                                              55 | RESERVED 
     GND | 32                                                              54 | COUT 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              R  R  R  R  R  V  R  R  R  G  V  R  R  R  G  R  R  R  R  R  V  
              E  E  E  E  E  C  E  E  E  N  C  E  E  E  N  E  E  E  E  E  C  
              S  S  S  S  S  C  S  S  S  D  C  S  S  S  D  S  S  S  S  S  C  
              E  E  E  E  E  I  E  E  E     I  E  E  E     E  E  E  E  E  I  
              R  R  R  R  R  O  R  R  R     N  R  R  R     R  R  R  R  R  O  
              V  V  V  V  V     V  V  V     T  V  V  V     V  V  V  V  V     
              E  E  E  E  E     E  E  E        E  E  E     E  E  E  E  E     
              D  D  D  D  D     D  D  D        D  D  D     D  D  D  D  D     


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   4/ 8( 50%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
C:    LC33 - LC48     0/16(  0%)   1/ 8( 12%)   0/16(  0%)   0/36(  0%) 
D:    LC49 - LC64     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
E:    LC65 - LC80     0/16(  0%)   0/ 8(  0%)   0/16(  0%)   0/36(  0%) 
F:    LC81 - LC96     4/16( 25%)   2/ 8( 25%)   6/16( 37%)  12/36( 33%) 
G:   LC97 - LC112    16/16(100%)   7/ 8( 87%)  12/16( 75%)  24/36( 66%) 
H:  LC113 - LC128    16/16(100%)   3/ 8( 37%)  15/16( 93%)  18/36( 50%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            18/64     ( 28%)
Total logic cells used:                         36/128    ( 28%)
Total shareable expanders used:                 22/128    ( 17%)
Total Turbo logic cells used:                   36/128    ( 28%)
Total shareable expanders not available (n/a):  11/128    (  8%)
Average fan-in:                                  5.38
Total fan-in:                                   194

Total input pins required:                       5
Total fast input logic cells required:           0
Total output pins required:                     10
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     36
Total flipflops required:                       23
Total product terms required:                  109
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          21

Synthesized logic cells:                         9/ 128   (  7%)



Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   9    (8)  (A)      INPUT               0      0   0    0    0    0    2  ASTREAM
  10    (6)  (A)      INPUT               0      0   0    0    0    0    1  BSTREAM
   2      -   -       INPUT  G            0      0   0    0    0    0    0  CLOCK
  12    (3)  (A)      INPUT               0      0   0    0    0    5   10  S0
  11    (5)  (A)      INPUT               0      0   0    0    0    5   10  S1


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  63     97    G         FF   +  t        0      0   0    0    1    3    8  AOUT (|7491:93|:5)
  64     99    G         FF   +  t        0      0   0    0    1    3    9  BOUT (|7491:35|:5)
  76    120    H     OUTPUT      t        1      0   1    2    5    0    0  CIN
  54     83    F         FF   +  t        6      1   0    2    7    4    9  COUT
  67    104    G         FF   +  t        0      0   0    0    1    6   10  C0 (|74393:78|:1)
  68    105    G         FF   +  t        0      0   0    0    2    5   11  C1 (|74393:78|:3)
  73    115    H         FF   +  t        0      0   0    0    3    4   11  C2 (|74393:78|:5)
  74    117    H     OUTPUT      t        0      0   0    2    3    0    0  M4
  69    107    G     OUTPUT      t        3      0   0    2    8    0    0  overflow
  65    101    G     OUTPUT      t        9      0   0    2    9    0    0  Z


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    113    H       TFFE   +  t        0      0   0    1    4    3    9  |control:80|ASIGN
   -    116    H       SOFT    s t        1      0   1    2    8    1    0  |21mux:49|Y~1 (|21mux:49|~5~1)
 (75)   118    H       SOFT    s t        1      0   1    2    4    1    0  |7483:38|S1~1 (|7483:38|~42~1)
   -    121    H       SOFT    s t        1      0   1    2    7    1    0  |7483:38|S2~1 (|7483:38|~43~1)
 (77)   123    H       SOFT    s t        1      0   1    2    8    1    0  |7483:38|S2~2 (|7483:38|~43~2)
   -    124    H       SOFT    s t        1      0   1    2    8    0    1  |7491:35|~3~1
 (80)   126    H       SOFT    s t        1      0   1    2    7    0    1  |7491:35|~3~2
   -    127    H       SOFT    s t        1      0   1    2    6    0    1  |7491:35|~3~3
 (81)   128    H       SOFT    s t        1      0   1    2    7    0    1  |7491:35|~3~4
 (79)   125    H       SOFT    s t        1      0   1    2    6    0    1  |7491:35|~3~5
   -    103    G       DFFE   +  t        0      0   0    0    1    1    0  |7491:35|:6
   -    106    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:35|:7
   -    100    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:35|:8
   -    108    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:35|:9
 (70)   109    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:35|:10
   -    110    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:35|:11
   -    122    H       DFFE   +  t        5      1   1    3   13    0    1  |7491:35|:12
   -     98    G       DFFE   +  t        0      0   0    0    1    3    9  |7491:93|QHN (|7491:93|:4)
   -    111    G       DFFE   +  t        0      0   0    0    1    1    1  |7491:93|:6
 (71)   112    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:93|:7
   -    102    G       DFFE   +  t        0      0   0    0    1    0    1  |7491:93|:8
   -     81    F       DFFE   +  t        0      0   0    0    1    0    1  |7491:93|:9
   -     82    F       DFFE   +  t        0      0   0    0    1    0    1  |7491:93|:10
   -     84    F       DFFE   +  t        0      0   0    0    1    0    1  |7491:93|:11
   -    119    H       DFFE   +  t        0      0   0    1    0    0    1  |7491:93|:12
   -    114    H       TFFE   +  t        0      0   0    0    4    3    1  |74393:78|Q1D (|74393:78|:9)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                 Logic cells placed in LAB 'F'
        +------- LC83 COUT
        | +----- LC81 |7491:93|:9
        | | +--- LC82 |7491:93|:10
        | | | +- LC84 |7491:93|:11
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'F'
LC      | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC83 -> * - - - | - - - - - * * * | <-- COUT
LC82 -> - * - - | - - - - - * - - | <-- |7491:93|:10
LC84 -> - - * - | - - - - - * - - | <-- |7491:93|:11

Pin
2    -> - - - - | - - - - - - - - | <-- CLOCK
12   -> * - - - | - - - - - * * * | <-- S0
11   -> * - - - | - - - - - * * * | <-- S1
LC97 -> * - - - | - - - - - * * * | <-- AOUT
LC99 -> * - - - | - - - - - * * * | <-- BOUT
LC113-> * - - - | - - - - - * * * | <-- |control:80|ASIGN
LC121-> * - - - | - - - - - * - - | <-- |7483:38|S2~1
LC123-> * - - - | - - - - - * - - | <-- |7483:38|S2~2
LC98 -> * - - - | - - - - - * * * | <-- |7491:93|QHN
LC119-> - - - * | - - - - - * - - | <-- |7491:93|:12


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC97 AOUT
        | +----------------------------- LC99 BOUT
        | | +--------------------------- LC104 C0
        | | | +------------------------- LC105 C1
        | | | | +----------------------- LC107 overflow
        | | | | | +--------------------- LC101 Z
        | | | | | | +------------------- LC103 |7491:35|:6
        | | | | | | | +----------------- LC106 |7491:35|:7
        | | | | | | | | +--------------- LC100 |7491:35|:8
        | | | | | | | | | +------------- LC108 |7491:35|:9
        | | | | | | | | | | +----------- LC109 |7491:35|:10
        | | | | | | | | | | | +--------- LC110 |7491:35|:11
        | | | | | | | | | | | | +------- LC98 |7491:93|QHN
        | | | | | | | | | | | | | +----- LC111 |7491:93|:6
        | | | | | | | | | | | | | | +--- LC112 |7491:93|:7
        | | | | | | | | | | | | | | | +- LC102 |7491:93|:8
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC97 -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- AOUT
LC99 -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- BOUT
LC104-> - - * * * * - - - - - - - - - - | - - - - - - * * | <-- C0
LC105-> - - - * * * - - - - - - - - - - | - - - - - - * * | <-- C1
LC103-> - * - - - - - - - - - - - - - - | - - - - - - * - | <-- |7491:35|:6
LC106-> - - - - - - * - - - - - - - - - | - - - - - - * - | <-- |7491:35|:7
LC100-> - - - - - - - * - - - - - - - - | - - - - - - * - | <-- |7491:35|:8
LC108-> - - - - - - - - * - - - - - - - | - - - - - - * - | <-- |7491:35|:9
LC109-> - - - - - - - - - * - - - - - - | - - - - - - * - | <-- |7491:35|:10
LC110-> - - - - - - - - - - * - - - - - | - - - - - - * - | <-- |7491:35|:11
LC98 -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- |7491:93|QHN
LC111-> * - - - - - - - - - - - * - - - | - - - - - - * - | <-- |7491:93|:6
LC112-> - - - - - - - - - - - - - * - - | - - - - - - * - | <-- |7491:93|:7
LC102-> - - - - - - - - - - - - - - * - | - - - - - - * - | <-- |7491:93|:8

Pin
2    -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLOCK
12   -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- S0
11   -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- S1
LC113-> - - - - - * - - - - - - - - - - | - - - - - * * * | <-- |control:80|ASIGN
LC83 -> - - - - * * - - - - - - - - - - | - - - - - * * * | <-- COUT
LC115-> - - - - * * - - - - - - - - - - | - - - - - - * * | <-- C2
LC116-> - - - - * - - - - - - - - - - - | - - - - - - * - | <-- |21mux:49|Y~1
LC118-> - - - - - * - - - - - - - - - - | - - - - - - * - | <-- |7483:38|S1~1
LC122-> - - - - - - - - - - - * - - - - | - - - - - - * - | <-- |7491:35|:12
LC81 -> - - - - - - - - - - - - - - - * | - - - - - - * - | <-- |7491:93|:9
LC114-> - - * * - - - - - - - - - - - - | - - - - - - * * | <-- |74393:78|Q1D


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC120 CIN
        | +----------------------------- LC113 |control:80|ASIGN
        | | +--------------------------- LC115 C2
        | | | +------------------------- LC117 M4
        | | | | +----------------------- LC116 |21mux:49|Y~1
        | | | | | +--------------------- LC118 |7483:38|S1~1
        | | | | | | +------------------- LC121 |7483:38|S2~1
        | | | | | | | +----------------- LC123 |7483:38|S2~2
        | | | | | | | | +--------------- LC124 |7491:35|~3~1
        | | | | | | | | | +------------- LC126 |7491:35|~3~2
        | | | | | | | | | | +----------- LC127 |7491:35|~3~3
        | | | | | | | | | | | +--------- LC128 |7491:35|~3~4
        | | | | | | | | | | | | +------- LC125 |7491:35|~3~5
        | | | | | | | | | | | | | +----- LC122 |7491:35|:12
        | | | | | | | | | | | | | | +--- LC119 |7491:93|:12
        | | | | | | | | | | | | | | | +- LC114 |74393:78|Q1D
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC113-> * * - - * * * * * * - - * * - - | - - - - - * * * | <-- |control:80|ASIGN
LC115-> * * * * * - * * * * * * * * - * | - - - - - - * * | <-- C2
LC124-> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- |7491:35|~3~1
LC126-> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- |7491:35|~3~2
LC127-> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- |7491:35|~3~3
LC128-> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- |7491:35|~3~4
LC125-> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- |7491:35|~3~5
LC114-> - - * - - - - - - - - - - - - * | - - - - - - * * | <-- |74393:78|Q1D

Pin
9    -> - * - - - - - - - - - - - - * - | - - - - - - - * | <-- ASTREAM
10   -> - - - - - - - - - - - - - * - - | - - - - - - - * | <-- BSTREAM
2    -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLOCK
12   -> * - - * * * * * * * * * * * - - | - - - - - * * * | <-- S0
11   -> * - - * * * * * * * * * * * - - | - - - - - * * * | <-- S1
LC97 -> - - - - * * - * * * * * - * - - | - - - - - * * * | <-- AOUT
LC99 -> - - - - * * * * * - * * * * - - | - - - - - * * * | <-- BOUT
LC83 -> * - - - * - * * * * * * * * - - | - - - - - * * * | <-- COUT
LC104-> * * * * * - * * * * * * - * - * | - - - - - - * * | <-- C0
LC105-> * * * * * - * * * * * * * * - * | - - - - - - * * | <-- C1
LC98 -> - - - - * * * * * * - * * * - - | - - - - - * * * | <-- |7491:93|QHN


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt
myse~b5e

** EQUATIONS **

ASTREAM  : INPUT;
BSTREAM  : INPUT;
CLOCK    : INPUT;
S0       : INPUT;
S1       : INPUT;

-- Node name is 'AOUT' = '|7491:93|QH' 
-- Equation name is 'AOUT', type is output 
 AOUT    = DFFE( _LC111 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is 'BOUT' = '|7491:35|QH' 
-- Equation name is 'BOUT', type is output 
 BOUT    = DFFE( _LC103 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is 'CIN' 
-- Equation name is 'CIN', location is LC120, type is output.
 CIN     = LCELL( _EQ001 $  COUT);
  _EQ001 = !COUT & !C0 & !C1 & !C2 &  _LC113 &  S0 &  S1
         #  COUT & !C0 & !C1 & !C2 & !_LC113 &  S0
         # !COUT & !C0 & !C1 & !C2 & !S0 &  S1
         #  COUT & !C0 & !C1 & !C2 & !S1;

-- Node name is 'COUT' = ':76' 
-- Equation name is 'COUT', type is output 
 COUT    = TFFE(!_EQ002, GLOBAL( CLOCK),  VCC,  VCC,  VCC);
  _EQ002 = !_LC121 & !_LC123 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005 & 
              _X006;
  _X001  = EXP( AOUT &  BOUT & !COUT &  S0 & !S1);
  _X002  = EXP(!AOUT & !BOUT &  COUT &  S0 & !S1);
  _X003  = EXP(!BOUT &  COUT & !_LC098 & !S0 &  S1);
  _X004  = EXP( COUT & !_LC098 &  _LC113 & !S0 & !S1);
  _X005  = EXP(!AOUT &  COUT & !_LC113 & !S0 & !S1);
  _X006  = EXP(!AOUT & !BOUT &  COUT & !_LC098);

-- Node name is 'C0' = '|74393:78|Q1A' 
-- Equation name is 'C0', type is output 
 C0      = TFFE( VCC, GLOBAL(!CLOCK), !_LC114,  VCC,  VCC);

-- Node name is 'C1' = '|74393:78|Q1B' 
-- Equation name is 'C1', type is output 
 C1      = TFFE( C0, GLOBAL(!CLOCK), !_LC114,  VCC,  VCC);

-- Node name is 'C2' = '|74393:78|Q1C' 
-- Equation name is 'C2', type is output 
 C2      = TFFE( _EQ003, GLOBAL(!CLOCK), !_LC114,  VCC,  VCC);
  _EQ003 =  C0 &  C1;

-- Node name is 'M4' 
-- Equation name is 'M4', location is LC117, type is output.
 M4      = LCELL( _EQ004 $  GND);
  _EQ004 =  C0 &  C1 &  C2 &  S0
         #  C0 &  C1 &  C2 &  S1;

-- Node name is 'overflow' 
-- Equation name is 'overflow', location is LC107, type is output.
 overflow = LCELL( _EQ005 $  VCC);
  _EQ005 = !_LC116 &  _X007 &  _X008 &  _X009;
  _X007  = EXP( AOUT &  BOUT & !COUT &  C0 &  C1 &  C2 &  S0 & !S1);
  _X008  = EXP(!BOUT &  COUT &  C0 &  C1 &  C2 & !_LC098 & !S0 &  S1);
  _X009  = EXP(!AOUT & !BOUT &  COUT &  C0 &  C1 &  C2 &  S0 & !S1);

-- Node name is 'Z' 
-- Equation name is 'Z', location is LC101, type is output.
 Z       = LCELL( _EQ006 $  _EQ007);
  _EQ006 = !_LC118 &  _X010 &  _X011 &  _X012 &  _X013;
  _X010  = EXP(!BOUT & !_LC098 & !S0 &  S1);
  _X011  = EXP(!AOUT & !BOUT &  S0 & !S1);
  _X012  = EXP(!AOUT & !_LC113 & !S0 & !S1);
  _X013  = EXP(!AOUT & !BOUT & !_LC098);
  _EQ007 =  _X014 &  _X015 &  _X016 &  _X017 &  _X018;
  _X014  = EXP(!C0 & !C1 & !C2 & !S1);
  _X015  = EXP(!C0 & !C1 & !C2 & !_LC113 &  S0);
  _X016  = EXP(!COUT &  C0);
  _X017  = EXP(!COUT &  C1);
  _X018  = EXP(!COUT &  C2);

-- Node name is '|control:80|ASIGN' from file "control.tdf" line 8, column 1
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _EQ008, GLOBAL( CLOCK),  VCC,  VCC,  VCC);
  _EQ008 =  ASTREAM &  C0 &  C1 &  C2 & !_LC113
         # !ASTREAM &  C0 &  C1 &  C2 &  _LC113;

-- Node name is '|21mux:49|~5~1' = '|21mux:49|Y~1' 
-- Equation name is '_LC116', type is buried 
-- synthesized logic cell 
_LC116   = LCELL( _EQ009 $  GND);
  _EQ009 =  AOUT & !COUT &  C0 &  C1 &  C2 &  _LC098 &  S0 &  S1
         #  COUT &  C0 &  C1 &  C2 & !_LC098 &  _LC113 &  S0 &  S1
         #  AOUT & !COUT &  C0 &  C1 &  C2 & !_LC113 &  S0 &  S1
         # !AOUT &  COUT &  C0 &  C1 &  C2 & !_LC113 &  S0 &  S1
         #  BOUT & !COUT &  C0 &  C1 &  C2 &  _LC098 & !S0 &  S1;

-- Node name is '|7483:38|~42~1' = '|7483:38|S1~1' 
-- Equation name is '_LC118', type is buried 
-- synthesized logic cell 
_LC118   = LCELL( _EQ010 $  GND);
  _EQ010 = !_LC098 &  _LC113 &  S0 &  S1
         #  BOUT &  _LC098 & !S0 &  S1
         #  AOUT &  BOUT &  S0 & !S1
         # !AOUT & !_LC113 &  S0 &  S1
         # !_LC098 &  _LC113 & !S0 & !S1;

-- Node name is '|7483:38|~43~1' = '|7483:38|S2~1' 
-- Equation name is '_LC121', type is buried 
-- synthesized logic cell 
_LC121   = LCELL( _EQ011 $  GND);
  _EQ011 = !COUT & !C0 & !C1 & !C2 &  _LC098 &  _LC113 &  S1
         #  COUT & !C0 & !C1 & !C2 & !_LC113 &  S0 &  S1
         # !COUT & !C0 & !C1 & !C2 &  _LC098 & !S0 &  S1
         #  BOUT & !COUT & !C0 & !C1 & !C2 & !S0 &  S1
         # !BOUT &  COUT & !C0 & !C1 & !C2 & !S1;

-- Node name is '|7483:38|~43~2' = '|7483:38|S2~2' 
-- Equation name is '_LC123', type is buried 
-- synthesized logic cell 
_LC123   = LCELL( _EQ012 $  GND);
  _EQ012 =  COUT & !C0 & !C1 & !C2 & !S0 & !S1
         # !AOUT &  COUT & !C0 & !C1 & !C2 & !S1
         #  COUT & !_LC098 &  _LC113 &  S0 &  S1
         #  BOUT & !COUT &  _LC098 & !S0 &  S1
         # !AOUT &  COUT & !_LC113 &  S0 &  S1;

-- Node name is '|7491:35|~3~1' 
-- Equation name is '_LC124', type is buried 
-- synthesized logic cell 
_LC124   = LCELL( _EQ013 $  GND);
  _EQ013 =  BOUT & !C0 & !C1 & !C2 & !_LC098 & !S0 &  S1
         # !BOUT & !C0 & !C1 & !C2 &  _LC098 & !S0 &  S1
         # !AOUT & !BOUT & !C0 & !C1 & !C2 & !_LC113 &  S0
         # !AOUT & !BOUT & !C0 & !C1 & !C2 &  S0 & !S1
         #  AOUT &  COUT &  C2 & !_LC113 &  S0 &  S1;

-- Node name is '|7491:35|~3~2' 
-- Equation name is '_LC126', type is buried 
-- synthesized logic cell 
_LC126   = LCELL( _EQ014 $  GND);
  _EQ014 =  AOUT &  COUT &  C1 & !_LC113 &  S0 &  S1
         #  AOUT &  COUT &  C0 & !_LC113 &  S0 &  S1
         # !COUT &  C0 & !_LC098 &  _LC113 &  S0 &  S1
         # !COUT &  C1 & !_LC098 &  _LC113 &  S0 &  S1
         # !COUT &  C2 & !_LC098 &  _LC113 &  S0 &  S1;

-- Node name is '|7491:35|~3~3' 
-- Equation name is '_LC127', type is buried 
-- synthesized logic cell 
_LC127   = LCELL( _EQ015 $  GND);
  _EQ015 = !AOUT &  BOUT &  COUT &  C2 &  S0 & !S1
         # !AOUT &  BOUT &  COUT &  C1 &  S0 & !S1
         # !AOUT &  BOUT &  COUT &  C0 &  S0 & !S1
         #  AOUT & !BOUT &  COUT &  C2 &  S0 & !S1
         #  AOUT & !BOUT &  COUT &  C1 &  S0 & !S1;

-- Node name is '|7491:35|~3~4' 
-- Equation name is '_LC128', type is buried 
-- synthesized logic cell 
_LC128   = LCELL( _EQ016 $  GND);
  _EQ016 =  AOUT & !BOUT &  COUT &  C0 &  S0 & !S1
         #  BOUT & !COUT &  C0 &  _LC098 & !S0 &  S1
         #  BOUT & !COUT &  C1 &  _LC098 & !S0 &  S1
         #  BOUT & !COUT &  C2 &  _LC098 & !S0 &  S1
         # !BOUT & !COUT &  C0 & !_LC098 & !S0 &  S1;

-- Node name is '|7491:35|~3~5' 
-- Equation name is '_LC125', type is buried 
-- synthesized logic cell 
_LC125   = LCELL( _EQ017 $  GND);
  _EQ017 = !BOUT & !COUT &  C1 & !_LC098 & !S0 &  S1
         # !BOUT & !COUT &  C2 & !_LC098 & !S0 &  S1
         #  COUT &  _LC098 &  _LC113 &  S0 &  S1
         #  BOUT &  COUT & !_LC098 & !S0 &  S1
         # !BOUT &  COUT &  _LC098 & !S0 &  S1;

-- Node name is '|7491:35|:6' 
-- Equation name is '_LC103', type is buried 
_LC103   = DFFE( _LC106 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:7' 
-- Equation name is '_LC106', type is buried 
_LC106   = DFFE( _LC100 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:8' 
-- Equation name is '_LC100', type is buried 
_LC100   = DFFE( _LC108 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:9' 
-- Equation name is '_LC108', type is buried 
_LC108   = DFFE( _LC109 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:10' 
-- Equation name is '_LC109', type is buried 
_LC109   = DFFE( _LC110 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:11' 
-- Equation name is '_LC110', type is buried 
_LC110   = DFFE( _LC122 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:35|:12' 
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( _EQ018 $  _EQ019, GLOBAL( CLOCK),  VCC,  VCC,  VCC);
  _EQ018 = !AOUT &  BOUT & !C0 & !C1 & !C2 & !_LC098 & !_LC113 & !_LC124 & 
             !_LC125 & !_LC126 & !_LC127 & !_LC128 &  S1 &  _X001 &  _X019 & 
              _X020 &  _X021
         # !C0 & !C1 & !C2 &  _LC098 &  _LC113 & !_LC124 & !_LC125 & !_LC126 & 
             !_LC127 & !_LC128 &  S0 &  S1 &  _X001 &  _X019 &  _X020 & 
              _X021
         # !AOUT & !C0 & !C1 & !C2 &  _LC098 & !_LC124 & !_LC125 & !_LC126 & 
             !_LC127 & !_LC128 &  S0 &  S1 &  _X001 &  _X019 &  _X020 & 
              _X021
         #  AOUT &  BOUT & !C0 & !C1 & !C2 & !_LC124 & !_LC125 & !_LC126 & 
             !_LC127 & !_LC128 &  S0 & !S1 &  _X001 &  _X019 &  _X020 & 
              _X021;
  _X001  = EXP( AOUT &  BOUT & !COUT &  S0 & !S1);
  _X019  = EXP(!BSTREAM & !S0 & !S1);
  _X020  = EXP(!AOUT & !COUT & !_LC113 &  S0 &  S1);
  _X021  = EXP(!AOUT & !BOUT & !COUT &  S0 & !S1);
  _EQ019 = !_LC124 & !_LC125 & !_LC126 & !_LC127 & !_LC128 &  _X001 &  _X019 & 
              _X020 &  _X021;
  _X001  = EXP( AOUT &  BOUT & !COUT &  S0 & !S1);
  _X019  = EXP(!BSTREAM & !S0 & !S1);
  _X020  = EXP(!AOUT & !COUT & !_LC113 &  S0 &  S1);
  _X021  = EXP(!AOUT & !BOUT & !COUT &  S0 & !S1);

-- Node name is '|7491:93|:4' = '|7491:93|QHN' 
-- Equation name is '_LC098', type is buried 
_LC098   = DFFE(!_LC111 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:6' 
-- Equation name is '_LC111', type is buried 
_LC111   = DFFE( _LC112 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:7' 
-- Equation name is '_LC112', type is buried 
_LC112   = DFFE( _LC102 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:8' 
-- Equation name is '_LC102', type is buried 
_LC102   = DFFE( _LC081 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:9' 
-- Equation name is '_LC081', type is buried 
_LC081   = DFFE( _LC082 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:10' 
-- Equation name is '_LC082', type is buried 
_LC082   = DFFE( _LC084 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:11' 
-- Equation name is '_LC084', type is buried 
_LC084   = DFFE( _LC119 $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|7491:93|:12' 
-- Equation name is '_LC119', type is buried 
_LC119   = DFFE( ASTREAM $  GND, GLOBAL( CLOCK),  VCC,  VCC,  VCC);

-- Node name is '|74393:78|:9' = '|74393:78|Q1D' 
-- Equation name is '_LC114', type is buried 
_LC114   = TFFE( _EQ020, GLOBAL(!CLOCK), !_LC114,  VCC,  VCC);
  _EQ020 =  C0 &  C1 &  C2;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs F, H




Project Information c:\documents and settings\s4g09\desktop\lab4b\myse~b5e.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000S' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off
ADT PALACE Compilation                    = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,749K
