// Seed: 1849999433
module module_0 ();
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4,
    output tri1 id_5,
    input supply0 id_6
    , id_18,
    input tri1 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input wor id_12,
    output logic id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16
);
  wire id_19;
  parameter id_20 = -1 < 1;
  logic id_21;
  logic id_22, id_23, id_24;
  module_0 modCall_1 ();
  assign id_21[1] = -1;
  always @(1 or 1) id_13 = 1 == $realtime;
  case (1)
    id_16 == id_14, 1, 1: assign id_13 = id_6;
    -1: assign id_22 = id_0;
  endcase
endmodule
