Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,29
design__inferred_latch__count,0
design__instance__count,79016
design__instance__area,458596
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,224
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2776
design__max_cap_violation__count__corner:nom_tt_025C_1v80,92
power__internal__total,0.0027190495748072863
power__switching__total,0.0014004491968080401
power__leakage__total,4.2479382500459906E-7
power__total,0.004119923338294029
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5255602768407803
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5255602768407803
timing__hold__ws__corner:nom_tt_025C_1v80,0.15260770856733596
timing__setup__ws__corner:nom_tt_025C_1v80,57.20379354336459
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.152608
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,89.310867
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2042
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2776
design__max_cap_violation__count__corner:nom_ss_100C_1v60,102
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7118561497308986
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7118561497308986
timing__hold__ws__corner:nom_ss_100C_1v60,0.5852527517156
timing__setup__ws__corner:nom_ss_100C_1v60,54.08269896113098
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.585253
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,79.739304
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,28
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2776
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,90
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.446565991269872
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.446565991269872
timing__hold__ws__corner:nom_ff_n40C_1v95,0.007856715500567935
timing__setup__ws__corner:nom_ff_n40C_1v95,58.22922042690519
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.007857
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,93.316261
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2411
design__max_fanout_violation__count,2776
design__max_cap_violation__count,155
clock__skew__worst_hold,-0.42882495990151875
clock__skew__worst_setup,0.42882495990151875
timing__hold__ws,0.003029132586056997
timing__setup__ws,54.01705191591748
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.003029
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,76.892448
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 1300.0 500.0
design__core__bbox,5.52 10.88 1294.44 486.88
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,650000
design__core__area,613526
design__instance__count__stdcell,79016
design__instance__area__stdcell,458596
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.747476
design__instance__utilization__stdcell,0.747476
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,38384696
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1.57373E+6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1702
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
route__net,38936
route__net__special,2
route__drc_errors__iter:1,52598
route__wirelength__iter:1,1934268
route__drc_errors__iter:2,26058
route__wirelength__iter:2,1916844
route__drc_errors__iter:3,25264
route__wirelength__iter:3,1912427
route__drc_errors__iter:4,5072
route__wirelength__iter:4,1908068
route__drc_errors__iter:5,852
route__wirelength__iter:5,1907959
route__drc_errors__iter:6,193
route__wirelength__iter:6,1907898
route__drc_errors__iter:7,82
route__wirelength__iter:7,1907873
route__drc_errors__iter:8,52
route__wirelength__iter:8,1907847
route__drc_errors__iter:9,45
route__wirelength__iter:9,1907836
route__drc_errors__iter:10,37
route__wirelength__iter:10,1907838
route__drc_errors__iter:11,34
route__wirelength__iter:11,1907862
route__drc_errors__iter:12,1
route__wirelength__iter:12,1907859
route__drc_errors__iter:13,0
route__wirelength__iter:13,1907860
route__drc_errors,0
route__wirelength,1907860
route__vias,379760
route__vias__singlecut,379760
route__vias__multicut,0
design__disconnected_pin__count,167
design__critical_disconnected_pin__count,0
route__wirelength__max,1603.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,627
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,627
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,627
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,92
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2776
design__max_cap_violation__count__corner:min_tt_025C_1v80,47
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5043577920283542
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5043577920283542
timing__hold__ws__corner:min_tt_025C_1v80,0.15982904341294113
timing__setup__ws__corner:min_tt_025C_1v80,57.230637848680814
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.159829
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,89.682449
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,627
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1636
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2776
design__max_cap_violation__count__corner:min_ss_100C_1v60,55
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6756329020819902
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6810094902977052
timing__hold__ws__corner:min_ss_100C_1v60,0.6005587308551749
timing__setup__ws__corner:min_ss_100C_1v60,54.13083112741264
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.600559
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,80.391945
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,627
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,10
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2776
design__max_cap_violation__count__corner:min_ff_n40C_1v95,46
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.42882495990151875
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.42882495990151875
timing__hold__ws__corner:min_ff_n40C_1v95,0.014010459855500028
timing__setup__ws__corner:min_ff_n40C_1v95,58.24727531833148
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.014010
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,93.584656
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,627
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,337
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2776
design__max_cap_violation__count__corner:max_tt_025C_1v80,139
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5505296374599917
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5505296374599917
timing__hold__ws__corner:max_tt_025C_1v80,0.14414359003281707
timing__setup__ws__corner:max_tt_025C_1v80,57.17161306195189
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.144144
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,89.017784
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,627
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2411
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2776
design__max_cap_violation__count__corner:max_ss_100C_1v60,155
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7509739709314738
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7509739709314738
timing__hold__ws__corner:max_ss_100C_1v60,0.5647464877816067
timing__setup__ws__corner:max_ss_100C_1v60,54.01705191591748
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.564746
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,76.892448
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,627
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,40
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2776
design__max_cap_violation__count__corner:max_ff_n40C_1v95,136
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4664138096649136
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4664138096649136
timing__hold__ws__corner:max_ff_n40C_1v95,0.003029132586056997
timing__setup__ws__corner:max_ff_n40C_1v95,58.20714741619454
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.003029
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,93.096138
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,627
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,627
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.000092178
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000107492
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000134374
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000107492
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001349999999999999949497862805625203463932848535478115081787109375
ir__drop__worst,0.000092200000000000004933380093330441695798072032630443572998046875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
