INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/babeh_000/Lab_4/Lab_4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/babeh_000/Lab_4/Lab_4.srcs/sim_1/new/ALUtb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUtb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/babeh_000/Lab_4/Lab_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
