INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajar/OneDrive - University of Moratuwa/codes/Vivado/SV_Aba/N_bit_adder/N_bit_adder.srcs/sources_1/new/N_bit_fulladder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_fulladder_tb
