
LoRa_GNSS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003524  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000022c  08003630  08003630  00004630  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800385c  0800385c  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  0800385c  0800385c  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800385c  0800385c  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800385c  0800385c  0000485c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003860  08003860  00004860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003864  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000034f0  2000000c  08003870  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200034fc  08003870  000054fc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a846  00000000  00000000  00005035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fb8  00000000  00000000  0000f87b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  00011838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000609  00000000  00000000  00012030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000171da  00000000  00000000  00012639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b219  00000000  00000000  00029813  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081f45  00000000  00000000  00034a2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6971  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dd4  00000000  00000000  000b69b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000b8788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003618 	.word	0x08003618

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08003618 	.word	0x08003618

0800014c <loraGnssMain>:
#include "uart.h"

Global_t Glo_st = {0};

void loraGnssMain()
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
//		UartDmaInit(&huart1, &hdma_usart1_rx, &Glo_st.usartDma1_st);
//		UartDmaInit(&huart2, &hdma_usart2_rx, &Glo_st.usartDma2_st);
//		UartDmaInit(&huart3, &hdma_usart3_rx, &Glo_st.usartDma3_st);

	ringbuffer_init(Glo_st.usart2_rx_buffer, sizeof(Glo_st.usart2_rx_buffer), &Glo_st.usart2_rxRingBuffer_st);
 8000150:	4a26      	ldr	r2, [pc, #152]	@ (80001ec <loraGnssMain+0xa0>)
 8000152:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000156:	4826      	ldr	r0, [pc, #152]	@ (80001f0 <loraGnssMain+0xa4>)
 8000158:	f000 f955 	bl	8000406 <ringbuffer_init>
	ringbuffer_init(Glo_st.usart3_rx_buffer, sizeof(Glo_st.usart3_rx_buffer), &Glo_st.usart3_rxRingBuffer_st);
 800015c:	4a25      	ldr	r2, [pc, #148]	@ (80001f4 <loraGnssMain+0xa8>)
 800015e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000162:	4825      	ldr	r0, [pc, #148]	@ (80001f8 <loraGnssMain+0xac>)
 8000164:	f000 f94f 	bl	8000406 <ringbuffer_init>

	HAL_UART_Transmit_DMA(&huart2, Glo_st.usart2_tx_buffer, sizeof(Glo_st.usart2_tx_buffer));
 8000168:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800016c:	4923      	ldr	r1, [pc, #140]	@ (80001fc <loraGnssMain+0xb0>)
 800016e:	4824      	ldr	r0, [pc, #144]	@ (8000200 <loraGnssMain+0xb4>)
 8000170:	f002 fab2 	bl	80026d8 <HAL_UART_Transmit_DMA>
	HAL_UART_Transmit_DMA(&huart3, Glo_st.usart3_tx_buffer, sizeof(Glo_st.usart3_tx_buffer));
 8000174:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000178:	4922      	ldr	r1, [pc, #136]	@ (8000204 <loraGnssMain+0xb8>)
 800017a:	4823      	ldr	r0, [pc, #140]	@ (8000208 <loraGnssMain+0xbc>)
 800017c:	f002 faac 	bl	80026d8 <HAL_UART_Transmit_DMA>

	UART_Start_Receive_DMA(&huart2, Glo_st.usart2_rxRingBuffer_st.pData_u8a, Glo_st.usart2_rxRingBuffer_st.len_u16);
 8000180:	4b22      	ldr	r3, [pc, #136]	@ (800020c <loraGnssMain+0xc0>)
 8000182:	68db      	ldr	r3, [r3, #12]
 8000184:	4a21      	ldr	r2, [pc, #132]	@ (800020c <loraGnssMain+0xc0>)
 8000186:	8a12      	ldrh	r2, [r2, #16]
 8000188:	4619      	mov	r1, r3
 800018a:	481d      	ldr	r0, [pc, #116]	@ (8000200 <loraGnssMain+0xb4>)
 800018c:	f002 ff2e 	bl	8002fec <UART_Start_Receive_DMA>
	UART_Start_Receive_DMA(&huart3, Glo_st.usart3_rxRingBuffer_st.pData_u8a, Glo_st.usart3_rxRingBuffer_st.len_u16);
 8000190:	4b1e      	ldr	r3, [pc, #120]	@ (800020c <loraGnssMain+0xc0>)
 8000192:	69db      	ldr	r3, [r3, #28]
 8000194:	4a1d      	ldr	r2, [pc, #116]	@ (800020c <loraGnssMain+0xc0>)
 8000196:	8c12      	ldrh	r2, [r2, #32]
 8000198:	4619      	mov	r1, r3
 800019a:	481b      	ldr	r0, [pc, #108]	@ (8000208 <loraGnssMain+0xbc>)
 800019c:	f002 ff26 	bl	8002fec <UART_Start_Receive_DMA>

	Glo_st.lora_st.adres_u8 = 0x01;
 80001a0:	4b1a      	ldr	r3, [pc, #104]	@ (800020c <loraGnssMain+0xc0>)
 80001a2:	2201      	movs	r2, #1
 80001a4:	f883 2560 	strb.w	r2, [r3, #1376]	@ 0x560
	Glo_st.lora_st.kanal_u8 = 0x04;
 80001a8:	4b18      	ldr	r3, [pc, #96]	@ (800020c <loraGnssMain+0xc0>)
 80001aa:	2204      	movs	r2, #4
 80001ac:	f883 2561 	strb.w	r2, [r3, #1377]	@ 0x561

	while(1)
	{
		if(1 == Glo_st._100HzFlag_u8)
 80001b0:	4b16      	ldr	r3, [pc, #88]	@ (800020c <loraGnssMain+0xc0>)
 80001b2:	7a9b      	ldrb	r3, [r3, #10]
 80001b4:	2b01      	cmp	r3, #1
 80001b6:	d106      	bne.n	80001c6 <loraGnssMain+0x7a>
		{
//			Lora_veri_gonderme_cevrimi(&Glo_st.usart2_rxRingBuffer_st, &Glo_st.veri_pkt_st, &Glo_st.lora_st);
			Lora_veri_alma_cevrimi(&Glo_st.usart3_rxRingBuffer_st, &Glo_st.veri_pkt_st);
 80001b8:	4915      	ldr	r1, [pc, #84]	@ (8000210 <loraGnssMain+0xc4>)
 80001ba:	480e      	ldr	r0, [pc, #56]	@ (80001f4 <loraGnssMain+0xa8>)
 80001bc:	f000 f916 	bl	80003ec <Lora_veri_alma_cevrimi>


			Glo_st._100HzFlag_u8 = 0;
 80001c0:	4b12      	ldr	r3, [pc, #72]	@ (800020c <loraGnssMain+0xc0>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	729a      	strb	r2, [r3, #10]
		}
		if(1 == Glo_st._50HzFlag_u8)
 80001c6:	4b11      	ldr	r3, [pc, #68]	@ (800020c <loraGnssMain+0xc0>)
 80001c8:	7a5b      	ldrb	r3, [r3, #9]
 80001ca:	2b01      	cmp	r3, #1
 80001cc:	d1f0      	bne.n	80001b0 <loraGnssMain+0x64>
		{
//			Lora_veri_gonderme_cevrimi(&Glo_st.usart2_rxRingBuffer_st, &Glo_st.veri_pkt_st, &Glo_st.lora_st);
//			Lora_veri_alma_cevrimi(&Glo_st.usart3_rxRingBuffer_st, &Glo_st.veri_pkt_st);
			uart_oku_dma(&hdma_usart2_rx, &Glo_st.usart2_st, &Glo_st.usart2_rxRingBuffer_st);
 80001ce:	4a07      	ldr	r2, [pc, #28]	@ (80001ec <loraGnssMain+0xa0>)
 80001d0:	4910      	ldr	r1, [pc, #64]	@ (8000214 <loraGnssMain+0xc8>)
 80001d2:	4811      	ldr	r0, [pc, #68]	@ (8000218 <loraGnssMain+0xcc>)
 80001d4:	f000 faf0 	bl	80007b8 <uart_oku_dma>
			uart_oku_dma(&hdma_usart3_rx, &Glo_st.usart3_st, &Glo_st.usart3_rxRingBuffer_st);
 80001d8:	4a06      	ldr	r2, [pc, #24]	@ (80001f4 <loraGnssMain+0xa8>)
 80001da:	4910      	ldr	r1, [pc, #64]	@ (800021c <loraGnssMain+0xd0>)
 80001dc:	4810      	ldr	r0, [pc, #64]	@ (8000220 <loraGnssMain+0xd4>)
 80001de:	f000 faeb 	bl	80007b8 <uart_oku_dma>


			Glo_st._50HzFlag_u8 = 0;
 80001e2:	4b0a      	ldr	r3, [pc, #40]	@ (800020c <loraGnssMain+0xc0>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	725a      	strb	r2, [r3, #9]
		if(1 == Glo_st._100HzFlag_u8)
 80001e8:	e7e2      	b.n	80001b0 <loraGnssMain+0x64>
 80001ea:	bf00      	nop
 80001ec:	20000034 	.word	0x20000034
 80001f0:	2000067c 	.word	0x2000067c
 80001f4:	20000044 	.word	0x20000044
 80001f8:	20001a7c 	.word	0x20001a7c
 80001fc:	2000167c 	.word	0x2000167c
 8000200:	200032d0 	.word	0x200032d0
 8000204:	20002a7c 	.word	0x20002a7c
 8000208:	20003318 	.word	0x20003318
 800020c:	20000028 	.word	0x20000028
 8000210:	2000007c 	.word	0x2000007c
 8000214:	20000074 	.word	0x20000074
 8000218:	200033e8 	.word	0x200033e8
 800021c:	20000078 	.word	0x20000078
 8000220:	20003470 	.word	0x20003470

08000224 <veri_paket_coz>:
	}
}


void veri_paket_coz(ringbuffer_t *pBuffer, veri_paketi_t *veri_pkt )
{
 8000224:	b590      	push	{r4, r7, lr}
 8000226:	b085      	sub	sp, #20
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
 800022c:	6039      	str	r1, [r7, #0]
	static uint8_t durum_u8  = BASLANGIC_BAYT_1;
	static uint16_t indeks_u16 = 0;
	uint8_t tVeri_u8 = 0;
 800022e:	2300      	movs	r3, #0
 8000230:	73fb      	strb	r3, [r7, #15]
	static uint8_t gelenCrcMsb_u8  = 0;
	static uint8_t gelenCrcLsb_u8  = 0;


	while(pBuffer->pending_u16 > 0)
 8000232:	e09d      	b.n	8000370 <veri_paket_coz+0x14c>
	{
		tVeri_u8 = ringbuffer_read_byte(pBuffer);
 8000234:	6878      	ldr	r0, [r7, #4]
 8000236:	f000 f94f 	bl	80004d8 <ringbuffer_read_byte>
 800023a:	4603      	mov	r3, r0
 800023c:	73fb      	strb	r3, [r7, #15]
		switch( durum_u8 )
 800023e:	4b51      	ldr	r3, [pc, #324]	@ (8000384 <veri_paket_coz+0x160>)
 8000240:	781b      	ldrb	r3, [r3, #0]
 8000242:	2b05      	cmp	r3, #5
 8000244:	f200 8094 	bhi.w	8000370 <veri_paket_coz+0x14c>
 8000248:	a201      	add	r2, pc, #4	@ (adr r2, 8000250 <veri_paket_coz+0x2c>)
 800024a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800024e:	bf00      	nop
 8000250:	08000269 	.word	0x08000269
 8000254:	08000277 	.word	0x08000277
 8000258:	0800028d 	.word	0x0800028d
 800025c:	080002ab 	.word	0x080002ab
 8000260:	080002d7 	.word	0x080002d7
 8000264:	080002e5 	.word	0x080002e5
		{
			case BASLANGIC_BAYT_1:
			{
				if( tVeri_u8 ==  0x4D )
 8000268:	7bfb      	ldrb	r3, [r7, #15]
 800026a:	2b4d      	cmp	r3, #77	@ 0x4d
 800026c:	d17d      	bne.n	800036a <veri_paket_coz+0x146>
				{
					durum_u8 =  BASLANGIC_BAYT_2;
 800026e:	4b45      	ldr	r3, [pc, #276]	@ (8000384 <veri_paket_coz+0x160>)
 8000270:	2201      	movs	r2, #1
 8000272:	701a      	strb	r2, [r3, #0]
				}

				break;
 8000274:	e079      	b.n	800036a <veri_paket_coz+0x146>
			}
			case BASLANGIC_BAYT_2:
			{
				if( tVeri_u8 ==  0x26 )
 8000276:	7bfb      	ldrb	r3, [r7, #15]
 8000278:	2b26      	cmp	r3, #38	@ 0x26
 800027a:	d103      	bne.n	8000284 <veri_paket_coz+0x60>
				{
					durum_u8 =  UZUNLUK;
 800027c:	4b41      	ldr	r3, [pc, #260]	@ (8000384 <veri_paket_coz+0x160>)
 800027e:	2202      	movs	r2, #2
 8000280:	701a      	strb	r2, [r3, #0]
				else //makina sifirlanir
				{
					durum_u8  = BASLANGIC_BAYT_1;
				}

				break;
 8000282:	e075      	b.n	8000370 <veri_paket_coz+0x14c>
					durum_u8  = BASLANGIC_BAYT_1;
 8000284:	4b3f      	ldr	r3, [pc, #252]	@ (8000384 <veri_paket_coz+0x160>)
 8000286:	2200      	movs	r2, #0
 8000288:	701a      	strb	r2, [r3, #0]
				break;
 800028a:	e071      	b.n	8000370 <veri_paket_coz+0x14c>
			}
			case UZUNLUK:
			{
				veri_pkt->veri_boyutu_u8  = tVeri_u8;
 800028c:	683b      	ldr	r3, [r7, #0]
 800028e:	7bfa      	ldrb	r2, [r7, #15]
 8000290:	705a      	strb	r2, [r3, #1]

				if( veri_pkt->veri_boyutu_u8 > 0 )
 8000292:	683b      	ldr	r3, [r7, #0]
 8000294:	785b      	ldrb	r3, [r3, #1]
 8000296:	2b00      	cmp	r3, #0
 8000298:	d003      	beq.n	80002a2 <veri_paket_coz+0x7e>
				{
					durum_u8 =  DATA_AL;
 800029a:	4b3a      	ldr	r3, [pc, #232]	@ (8000384 <veri_paket_coz+0x160>)
 800029c:	2203      	movs	r2, #3
 800029e:	701a      	strb	r2, [r3, #0]
				}
				else //makina sifirlanir
				{
					durum_u8  = BASLANGIC_BAYT_1;
				}
				break;
 80002a0:	e066      	b.n	8000370 <veri_paket_coz+0x14c>
					durum_u8  = BASLANGIC_BAYT_1;
 80002a2:	4b38      	ldr	r3, [pc, #224]	@ (8000384 <veri_paket_coz+0x160>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	701a      	strb	r2, [r3, #0]
				break;
 80002a8:	e062      	b.n	8000370 <veri_paket_coz+0x14c>
			}
			case DATA_AL:
			{
				veri_pkt->data[indeks_u16++] = tVeri_u8;
 80002aa:	4b37      	ldr	r3, [pc, #220]	@ (8000388 <veri_paket_coz+0x164>)
 80002ac:	881b      	ldrh	r3, [r3, #0]
 80002ae:	1c5a      	adds	r2, r3, #1
 80002b0:	b291      	uxth	r1, r2
 80002b2:	4a35      	ldr	r2, [pc, #212]	@ (8000388 <veri_paket_coz+0x164>)
 80002b4:	8011      	strh	r1, [r2, #0]
 80002b6:	461a      	mov	r2, r3
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	4413      	add	r3, r2
 80002bc:	7bfa      	ldrb	r2, [r7, #15]
 80002be:	709a      	strb	r2, [r3, #2]

				if( indeks_u16 == veri_pkt->veri_boyutu_u8 )
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	785b      	ldrb	r3, [r3, #1]
 80002c4:	461a      	mov	r2, r3
 80002c6:	4b30      	ldr	r3, [pc, #192]	@ (8000388 <veri_paket_coz+0x164>)
 80002c8:	881b      	ldrh	r3, [r3, #0]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	d14f      	bne.n	800036e <veri_paket_coz+0x14a>
				{
					durum_u8 =  CRC_MSB;
 80002ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000384 <veri_paket_coz+0x160>)
 80002d0:	2204      	movs	r2, #4
 80002d2:	701a      	strb	r2, [r3, #0]
				}

				break;
 80002d4:	e04b      	b.n	800036e <veri_paket_coz+0x14a>
			}
			case CRC_MSB:
			{
				gelenCrcMsb_u8 = tVeri_u8;
 80002d6:	4a2d      	ldr	r2, [pc, #180]	@ (800038c <veri_paket_coz+0x168>)
 80002d8:	7bfb      	ldrb	r3, [r7, #15]
 80002da:	7013      	strb	r3, [r2, #0]

				durum_u8  =  CRC_LSB;
 80002dc:	4b29      	ldr	r3, [pc, #164]	@ (8000384 <veri_paket_coz+0x160>)
 80002de:	2205      	movs	r2, #5
 80002e0:	701a      	strb	r2, [r3, #0]
				break;
 80002e2:	e045      	b.n	8000370 <veri_paket_coz+0x14c>
			}
			case CRC_LSB:
			{

				gelenCrcLsb_u8 = tVeri_u8;
 80002e4:	4a2a      	ldr	r2, [pc, #168]	@ (8000390 <veri_paket_coz+0x16c>)
 80002e6:	7bfb      	ldrb	r3, [r7, #15]
 80002e8:	7013      	strb	r3, [r2, #0]

				veri_pkt->crc_u16 = (gelenCrcMsb_u8 << 8) | (gelenCrcLsb_u8);
 80002ea:	4b28      	ldr	r3, [pc, #160]	@ (800038c <veri_paket_coz+0x168>)
 80002ec:	781b      	ldrb	r3, [r3, #0]
 80002ee:	021b      	lsls	r3, r3, #8
 80002f0:	b21a      	sxth	r2, r3
 80002f2:	4b27      	ldr	r3, [pc, #156]	@ (8000390 <veri_paket_coz+0x16c>)
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	b21b      	sxth	r3, r3
 80002f8:	4313      	orrs	r3, r2
 80002fa:	b21b      	sxth	r3, r3
 80002fc:	b29a      	uxth	r2, r3
 80002fe:	683b      	ldr	r3, [r7, #0]
 8000300:	f8a3 20f8 	strh.w	r2, [r3, #248]	@ 0xf8

				if(veri_pkt->crc_u16 == crc16_ccitt(veri_pkt->data, indeks_u16))
 8000304:	683b      	ldr	r3, [r7, #0]
 8000306:	f8b3 40f8 	ldrh.w	r4, [r3, #248]	@ 0xf8
 800030a:	683b      	ldr	r3, [r7, #0]
 800030c:	3302      	adds	r3, #2
 800030e:	4a1e      	ldr	r2, [pc, #120]	@ (8000388 <veri_paket_coz+0x164>)
 8000310:	8812      	ldrh	r2, [r2, #0]
 8000312:	4611      	mov	r1, r2
 8000314:	4618      	mov	r0, r3
 8000316:	f000 f83f 	bl	8000398 <crc16_ccitt>
 800031a:	4603      	mov	r3, r0
 800031c:	429c      	cmp	r4, r3
 800031e:	d110      	bne.n	8000342 <veri_paket_coz+0x11e>
				{
					parse_rtcm_v3_message(veri_pkt->data, indeks_u16, &Glo_st.rtcm_st);
 8000320:	683b      	ldr	r3, [r7, #0]
 8000322:	3302      	adds	r3, #2
 8000324:	4a18      	ldr	r2, [pc, #96]	@ (8000388 <veri_paket_coz+0x164>)
 8000326:	8812      	ldrh	r2, [r2, #0]
 8000328:	4611      	mov	r1, r2
 800032a:	4a1a      	ldr	r2, [pc, #104]	@ (8000394 <veri_paket_coz+0x170>)
 800032c:	4618      	mov	r0, r3
 800032e:	f000 f94f 	bl	80005d0 <parse_rtcm_v3_message>
					veri_pkt->yakalanan_paket_u32++;
 8000332:	683b      	ldr	r3, [r7, #0]
 8000334:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000338:	1c5a      	adds	r2, r3, #1
 800033a:	683b      	ldr	r3, [r7, #0]
 800033c:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8000340:	e006      	b.n	8000350 <veri_paket_coz+0x12c>
				}
				else
				{
					veri_pkt->hatali_paket_u32++;
 8000342:	683b      	ldr	r3, [r7, #0]
 8000344:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8000348:	1c5a      	adds	r2, r3, #1
 800034a:	683b      	ldr	r3, [r7, #0]
 800034c:	f8c3 20fc 	str.w	r2, [r3, #252]	@ 0xfc
				}
				//makina sifirlanir
				durum_u8  =  BASLANGIC_BAYT_1;
 8000350:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <veri_paket_coz+0x160>)
 8000352:	2200      	movs	r2, #0
 8000354:	701a      	strb	r2, [r3, #0]
				indeks_u16 = 0;
 8000356:	4b0c      	ldr	r3, [pc, #48]	@ (8000388 <veri_paket_coz+0x164>)
 8000358:	2200      	movs	r2, #0
 800035a:	801a      	strh	r2, [r3, #0]
				gelenCrcLsb_u8 = 0;
 800035c:	4b0c      	ldr	r3, [pc, #48]	@ (8000390 <veri_paket_coz+0x16c>)
 800035e:	2200      	movs	r2, #0
 8000360:	701a      	strb	r2, [r3, #0]
				gelenCrcMsb_u8 = 0;
 8000362:	4b0a      	ldr	r3, [pc, #40]	@ (800038c <veri_paket_coz+0x168>)
 8000364:	2200      	movs	r2, #0
 8000366:	701a      	strb	r2, [r3, #0]

				break;
 8000368:	e002      	b.n	8000370 <veri_paket_coz+0x14c>
				break;
 800036a:	bf00      	nop
 800036c:	e000      	b.n	8000370 <veri_paket_coz+0x14c>
				break;
 800036e:	bf00      	nop
	while(pBuffer->pending_u16 > 0)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	895b      	ldrh	r3, [r3, #10]
 8000374:	2b00      	cmp	r3, #0
 8000376:	f47f af5d 	bne.w	8000234 <veri_paket_coz+0x10>
			}
		}
	}
}
 800037a:	bf00      	nop
 800037c:	bf00      	nop
 800037e:	3714      	adds	r7, #20
 8000380:	46bd      	mov	sp, r7
 8000382:	bd90      	pop	{r4, r7, pc}
 8000384:	20002e7c 	.word	0x20002e7c
 8000388:	20002e7e 	.word	0x20002e7e
 800038c:	20002e80 	.word	0x20002e80
 8000390:	20002e81 	.word	0x20002e81
 8000394:	2000017c 	.word	0x2000017c

08000398 <crc16_ccitt>:


uint16_t crc16_ccitt(const uint8_t* buffer, size_t size)
{
 8000398:	b480      	push	{r7}
 800039a:	b085      	sub	sp, #20
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0;
 80003a2:	2300      	movs	r3, #0
 80003a4:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80003a6:	e013      	b.n	80003d0 <crc16_ccitt+0x38>
    {
    	crc = (crc << 8) ^ ccitt_hash[((crc >> 8) ^ *(buffer++)) & 0x00FF];
 80003a8:	89fb      	ldrh	r3, [r7, #14]
 80003aa:	021b      	lsls	r3, r3, #8
 80003ac:	b21a      	sxth	r2, r3
 80003ae:	89fb      	ldrh	r3, [r7, #14]
 80003b0:	0a1b      	lsrs	r3, r3, #8
 80003b2:	b29b      	uxth	r3, r3
 80003b4:	4618      	mov	r0, r3
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	1c59      	adds	r1, r3, #1
 80003ba:	6079      	str	r1, [r7, #4]
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	4043      	eors	r3, r0
 80003c0:	b2db      	uxtb	r3, r3
 80003c2:	4909      	ldr	r1, [pc, #36]	@ (80003e8 <crc16_ccitt+0x50>)
 80003c4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80003c8:	b21b      	sxth	r3, r3
 80003ca:	4053      	eors	r3, r2
 80003cc:	b21b      	sxth	r3, r3
 80003ce:	81fb      	strh	r3, [r7, #14]
    while (size-- > 0)
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	1e5a      	subs	r2, r3, #1
 80003d4:	603a      	str	r2, [r7, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d1e6      	bne.n	80003a8 <crc16_ccitt+0x10>
    }
    return crc;
 80003da:	89fb      	ldrh	r3, [r7, #14]
}
 80003dc:	4618      	mov	r0, r3
 80003de:	3714      	adds	r7, #20
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bc80      	pop	{r7}
 80003e4:	4770      	bx	lr
 80003e6:	bf00      	nop
 80003e8:	08003630 	.word	0x08003630

080003ec <Lora_veri_alma_cevrimi>:
}



void Lora_veri_alma_cevrimi(ringbuffer_t *pBuffer, veri_paketi_t *pVeri_pkt)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
 80003f4:	6039      	str	r1, [r7, #0]
	veri_paket_coz(pBuffer, pVeri_pkt);
 80003f6:	6839      	ldr	r1, [r7, #0]
 80003f8:	6878      	ldr	r0, [r7, #4]
 80003fa:	f7ff ff13 	bl	8000224 <veri_paket_coz>

}
 80003fe:	bf00      	nop
 8000400:	3708      	adds	r7, #8
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <ringbuffer_init>:
#include "ringbuffer.h"


ringbuffer_result_t ringbuffer_init(uint8_t *pData, uint16_t len_u16, ringbuffer_t *pBuffer)
{
 8000406:	b480      	push	{r7}
 8000408:	b085      	sub	sp, #20
 800040a:	af00      	add	r7, sp, #0
 800040c:	60f8      	str	r0, [r7, #12]
 800040e:	460b      	mov	r3, r1
 8000410:	607a      	str	r2, [r7, #4]
 8000412:	817b      	strh	r3, [r7, #10]
	if(len_u16 < 1)
 8000414:	897b      	ldrh	r3, [r7, #10]
 8000416:	2b00      	cmp	r3, #0
 8000418:	d101      	bne.n	800041e <ringbuffer_init+0x18>
	{
		return RINGBUFFER_RES_ERROR;
 800041a:	2300      	movs	r3, #0
 800041c:	e012      	b.n	8000444 <ringbuffer_init+0x3e>
	}

	pBuffer->len_u16 = len_u16;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	897a      	ldrh	r2, [r7, #10]
 8000422:	809a      	strh	r2, [r3, #4]
	pBuffer->pData_u8a = pData;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	68fa      	ldr	r2, [r7, #12]
 8000428:	601a      	str	r2, [r3, #0]
	pBuffer->readPtr_u16 = 0;
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	2200      	movs	r2, #0
 800042e:	80da      	strh	r2, [r3, #6]
	pBuffer->writePtr_u16 = 0;
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	2200      	movs	r2, #0
 8000434:	811a      	strh	r2, [r3, #8]
	pBuffer->pending_u16 = 0;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	2200      	movs	r2, #0
 800043a:	815a      	strh	r2, [r3, #10]
	pBuffer->status_et = RINGBUFFER_STATUS_IDLE;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	2202      	movs	r2, #2
 8000440:	731a      	strb	r2, [r3, #12]

	return RINGBUFFER_RES_OK;
 8000442:	2301      	movs	r3, #1
}
 8000444:	4618      	mov	r0, r3
 8000446:	3714      	adds	r7, #20
 8000448:	46bd      	mov	sp, r7
 800044a:	bc80      	pop	{r7}
 800044c:	4770      	bx	lr

0800044e <ringbuffer_shift_writePtr>:

	return RINGBUFFER_RES_OK;
}

ringbuffer_result_t ringbuffer_shift_writePtr(ringbuffer_t *pBuffer, uint16_t len_u16)
{
 800044e:	b480      	push	{r7}
 8000450:	b083      	sub	sp, #12
 8000452:	af00      	add	r7, sp, #0
 8000454:	6078      	str	r0, [r7, #4]
 8000456:	460b      	mov	r3, r1
 8000458:	807b      	strh	r3, [r7, #2]
	if(len_u16 >= pBuffer->len_u16)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	889b      	ldrh	r3, [r3, #4]
 800045e:	887a      	ldrh	r2, [r7, #2]
 8000460:	429a      	cmp	r2, r3
 8000462:	d301      	bcc.n	8000468 <ringbuffer_shift_writePtr+0x1a>
	{
		return RINGBUFFER_RES_ERROR;
 8000464:	2300      	movs	r3, #0
 8000466:	e032      	b.n	80004ce <ringbuffer_shift_writePtr+0x80>
	}

	pBuffer->pending_u16 += len_u16;
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	895a      	ldrh	r2, [r3, #10]
 800046c:	887b      	ldrh	r3, [r7, #2]
 800046e:	4413      	add	r3, r2
 8000470:	b29a      	uxth	r2, r3
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	815a      	strh	r2, [r3, #10]
	pBuffer->writePtr_u16 += len_u16;
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	891a      	ldrh	r2, [r3, #8]
 800047a:	887b      	ldrh	r3, [r7, #2]
 800047c:	4413      	add	r3, r2
 800047e:	b29a      	uxth	r2, r3
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	811a      	strh	r2, [r3, #8]
	if(pBuffer->writePtr_u16 >= pBuffer->len_u16)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	891a      	ldrh	r2, [r3, #8]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	889b      	ldrh	r3, [r3, #4]
 800048c:	429a      	cmp	r2, r3
 800048e:	d30b      	bcc.n	80004a8 <ringbuffer_shift_writePtr+0x5a>
	{
		pBuffer->writePtr_u16 %= pBuffer->len_u16;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	891b      	ldrh	r3, [r3, #8]
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	8892      	ldrh	r2, [r2, #4]
 8000498:	fbb3 f1f2 	udiv	r1, r3, r2
 800049c:	fb01 f202 	mul.w	r2, r1, r2
 80004a0:	1a9b      	subs	r3, r3, r2
 80004a2:	b29a      	uxth	r2, r3
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	811a      	strh	r2, [r3, #8]
	}
	if(pBuffer->pending_u16 >= pBuffer->len_u16)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	895a      	ldrh	r2, [r3, #10]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	889b      	ldrh	r3, [r3, #4]
 80004b0:	429a      	cmp	r2, r3
 80004b2:	d30b      	bcc.n	80004cc <ringbuffer_shift_writePtr+0x7e>
	{
		pBuffer->pending_u16 %= pBuffer->len_u16;
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	895b      	ldrh	r3, [r3, #10]
 80004b8:	687a      	ldr	r2, [r7, #4]
 80004ba:	8892      	ldrh	r2, [r2, #4]
 80004bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80004c0:	fb01 f202 	mul.w	r2, r1, r2
 80004c4:	1a9b      	subs	r3, r3, r2
 80004c6:	b29a      	uxth	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	815a      	strh	r2, [r3, #10]
	}

	return RINGBUFFER_RES_OK;
 80004cc:	2301      	movs	r3, #1
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	370c      	adds	r7, #12
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bc80      	pop	{r7}
 80004d6:	4770      	bx	lr

080004d8 <ringbuffer_read_byte>:
		}
	}
}

uint8_t ringbuffer_read_byte(ringbuffer_t *pBuffer)
{
 80004d8:	b480      	push	{r7}
 80004da:	b085      	sub	sp, #20
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	uint8_t tVeri_u8 = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	73fb      	strb	r3, [r7, #15]

	if(pBuffer->readPtr_u16 >= pBuffer->len_u16)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	88da      	ldrh	r2, [r3, #6]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	889b      	ldrh	r3, [r3, #4]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d30b      	bcc.n	8000508 <ringbuffer_read_byte+0x30>
	{
		pBuffer->readPtr_u16 %= pBuffer->len_u16;
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	88db      	ldrh	r3, [r3, #6]
 80004f4:	687a      	ldr	r2, [r7, #4]
 80004f6:	8892      	ldrh	r2, [r2, #4]
 80004f8:	fbb3 f1f2 	udiv	r1, r3, r2
 80004fc:	fb01 f202 	mul.w	r2, r1, r2
 8000500:	1a9b      	subs	r3, r3, r2
 8000502:	b29a      	uxth	r2, r3
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	80da      	strh	r2, [r3, #6]
	}
	tVeri_u8 = pBuffer->pData_u8a[pBuffer->readPtr_u16++];
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	681a      	ldr	r2, [r3, #0]
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	88db      	ldrh	r3, [r3, #6]
 8000510:	1c59      	adds	r1, r3, #1
 8000512:	b288      	uxth	r0, r1
 8000514:	6879      	ldr	r1, [r7, #4]
 8000516:	80c8      	strh	r0, [r1, #6]
 8000518:	4413      	add	r3, r2
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	73fb      	strb	r3, [r7, #15]
	if(pBuffer->pending_u16 > 0)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	895b      	ldrh	r3, [r3, #10]
 8000522:	2b00      	cmp	r3, #0
 8000524:	d005      	beq.n	8000532 <ringbuffer_read_byte+0x5a>
	{
		pBuffer->pending_u16--;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	895b      	ldrh	r3, [r3, #10]
 800052a:	3b01      	subs	r3, #1
 800052c:	b29a      	uxth	r2, r3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	815a      	strh	r2, [r3, #10]
	}

	if(pBuffer->readPtr_u16 >= pBuffer->len_u16)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	88da      	ldrh	r2, [r3, #6]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	889b      	ldrh	r3, [r3, #4]
 800053a:	429a      	cmp	r2, r3
 800053c:	d30b      	bcc.n	8000556 <ringbuffer_read_byte+0x7e>
	{
		pBuffer->readPtr_u16 %= pBuffer->len_u16;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	88db      	ldrh	r3, [r3, #6]
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	8892      	ldrh	r2, [r2, #4]
 8000546:	fbb3 f1f2 	udiv	r1, r3, r2
 800054a:	fb01 f202 	mul.w	r2, r1, r2
 800054e:	1a9b      	subs	r3, r3, r2
 8000550:	b29a      	uxth	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	80da      	strh	r2, [r3, #6]
	}

	return tVeri_u8;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
}
 8000558:	4618      	mov	r0, r3
 800055a:	3714      	adds	r7, #20
 800055c:	46bd      	mov	sp, r7
 800055e:	bc80      	pop	{r7}
 8000560:	4770      	bx	lr
	...

08000564 <compute_crc24q>:
#include <string.h>


// Function to compute the CRC-24Q (used in RTCM v3)
uint32_t compute_crc24q(const uint8_t *buffer, int length)
{
 8000564:	b480      	push	{r7}
 8000566:	b085      	sub	sp, #20
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	60fb      	str	r3, [r7, #12]
    int i;

    while (length--) {
 8000572:	e01d      	b.n	80005b0 <compute_crc24q+0x4c>
        crc ^= (*buffer++) << 16;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	1c5a      	adds	r2, r3, #1
 8000578:	607a      	str	r2, [r7, #4]
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	041b      	lsls	r3, r3, #16
 800057e:	461a      	mov	r2, r3
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4053      	eors	r3, r2
 8000584:	60fb      	str	r3, [r7, #12]
        for (i = 0; i < 8; i++) {
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
 800058a:	e00e      	b.n	80005aa <compute_crc24q+0x46>
            crc <<= 1;
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	60fb      	str	r3, [r7, #12]
            if (crc & 0x1000000) {
 8000592:	68fb      	ldr	r3, [r7, #12]
 8000594:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8000598:	2b00      	cmp	r3, #0
 800059a:	d003      	beq.n	80005a4 <compute_crc24q+0x40>
                crc ^= 0x1864CFB;
 800059c:	68fa      	ldr	r2, [r7, #12]
 800059e:	4b0b      	ldr	r3, [pc, #44]	@ (80005cc <compute_crc24q+0x68>)
 80005a0:	4053      	eors	r3, r2
 80005a2:	60fb      	str	r3, [r7, #12]
        for (i = 0; i < 8; i++) {
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	3301      	adds	r3, #1
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
 80005ac:	2b07      	cmp	r3, #7
 80005ae:	dded      	ble.n	800058c <compute_crc24q+0x28>
    while (length--) {
 80005b0:	683b      	ldr	r3, [r7, #0]
 80005b2:	1e5a      	subs	r2, r3, #1
 80005b4:	603a      	str	r2, [r7, #0]
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d1dc      	bne.n	8000574 <compute_crc24q+0x10>
            }
        }
    }
    return crc & 0xFFFFFF;
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	01864cfb 	.word	0x01864cfb

080005d0 <parse_rtcm_v3_message>:



// RTCM v3 Message Parser State Machine
void parse_rtcm_v3_message(uint8_t *data, int data_length, Rtcm_t *pRtcm_st)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
    static rtcm_state_t state = STATE_PREAMBLE;
    static uint16_t length = 0;
    static uint16_t index = 0;
    static uint8_t message[1024];
    uint32_t crc = 0;
 80005dc:	2300      	movs	r3, #0
 80005de:	61bb      	str	r3, [r7, #24]

    for (int i = 0; i < data_length; i++)
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
 80005e4:	e0d2      	b.n	800078c <parse_rtcm_v3_message+0x1bc>
    {
        uint8_t byte = data[i];
 80005e6:	69fb      	ldr	r3, [r7, #28]
 80005e8:	68fa      	ldr	r2, [r7, #12]
 80005ea:	4413      	add	r3, r2
 80005ec:	781b      	ldrb	r3, [r3, #0]
 80005ee:	75fb      	strb	r3, [r7, #23]

		switch (state) {
 80005f0:	4b6b      	ldr	r3, [pc, #428]	@ (80007a0 <parse_rtcm_v3_message+0x1d0>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	2b03      	cmp	r3, #3
 80005f6:	f200 80c6 	bhi.w	8000786 <parse_rtcm_v3_message+0x1b6>
 80005fa:	a201      	add	r2, pc, #4	@ (adr r2, 8000600 <parse_rtcm_v3_message+0x30>)
 80005fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000600:	08000611 	.word	0x08000611
 8000604:	08000645 	.word	0x08000645
 8000608:	0800069b 	.word	0x0800069b
 800060c:	080006c7 	.word	0x080006c7
			case STATE_PREAMBLE:
			{
				if (byte == 0xD3) {
 8000610:	7dfb      	ldrb	r3, [r7, #23]
 8000612:	2bd3      	cmp	r3, #211	@ 0xd3
 8000614:	f040 80b0 	bne.w	8000778 <parse_rtcm_v3_message+0x1a8>
					state = STATE_LENGTH;
 8000618:	4b61      	ldr	r3, [pc, #388]	@ (80007a0 <parse_rtcm_v3_message+0x1d0>)
 800061a:	2201      	movs	r2, #1
 800061c:	701a      	strb	r2, [r3, #0]
					length = 0;
 800061e:	4b61      	ldr	r3, [pc, #388]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 8000620:	2200      	movs	r2, #0
 8000622:	801a      	strh	r2, [r3, #0]
					index = 0;
 8000624:	4b60      	ldr	r3, [pc, #384]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000626:	2200      	movs	r2, #0
 8000628:	801a      	strh	r2, [r3, #0]
					crc = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	61bb      	str	r3, [r7, #24]
					message[index++] = byte;
 800062e:	4b5e      	ldr	r3, [pc, #376]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000630:	881b      	ldrh	r3, [r3, #0]
 8000632:	1c5a      	adds	r2, r3, #1
 8000634:	b291      	uxth	r1, r2
 8000636:	4a5c      	ldr	r2, [pc, #368]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000638:	8011      	strh	r1, [r2, #0]
 800063a:	4619      	mov	r1, r3
 800063c:	4a5b      	ldr	r2, [pc, #364]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 800063e:	7dfb      	ldrb	r3, [r7, #23]
 8000640:	5453      	strb	r3, [r2, r1]
				}
				break;
 8000642:	e099      	b.n	8000778 <parse_rtcm_v3_message+0x1a8>
			}

			case STATE_LENGTH:
			{
				if (index == 1) {
 8000644:	4b58      	ldr	r3, [pc, #352]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d108      	bne.n	800065e <parse_rtcm_v3_message+0x8e>
					length = (byte & 0x03) << 8; // İlk byte'ı uzunluğun yüksek 8 bitine yerleştir
 800064c:	7dfb      	ldrb	r3, [r7, #23]
 800064e:	021b      	lsls	r3, r3, #8
 8000650:	b29b      	uxth	r3, r3
 8000652:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8000656:	b29a      	uxth	r2, r3
 8000658:	4b52      	ldr	r3, [pc, #328]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 800065a:	801a      	strh	r2, [r3, #0]
 800065c:	e00b      	b.n	8000676 <parse_rtcm_v3_message+0xa6>
				} else if (index == 2) {
 800065e:	4b52      	ldr	r3, [pc, #328]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000660:	881b      	ldrh	r3, [r3, #0]
 8000662:	2b02      	cmp	r3, #2
 8000664:	d107      	bne.n	8000676 <parse_rtcm_v3_message+0xa6>
					length |= byte; // İkinci byte'ı uzunluğun düşük 8 bitine yerleştir
 8000666:	7dfb      	ldrb	r3, [r7, #23]
 8000668:	b29a      	uxth	r2, r3
 800066a:	4b4e      	ldr	r3, [pc, #312]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	4313      	orrs	r3, r2
 8000670:	b29a      	uxth	r2, r3
 8000672:	4b4c      	ldr	r3, [pc, #304]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 8000674:	801a      	strh	r2, [r3, #0]
				}
				message[index++] = byte;
 8000676:	4b4c      	ldr	r3, [pc, #304]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000678:	881b      	ldrh	r3, [r3, #0]
 800067a:	1c5a      	adds	r2, r3, #1
 800067c:	b291      	uxth	r1, r2
 800067e:	4a4a      	ldr	r2, [pc, #296]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000680:	8011      	strh	r1, [r2, #0]
 8000682:	4619      	mov	r1, r3
 8000684:	4a49      	ldr	r2, [pc, #292]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 8000686:	7dfb      	ldrb	r3, [r7, #23]
 8000688:	5453      	strb	r3, [r2, r1]
				if (index == 3) {
 800068a:	4b47      	ldr	r3, [pc, #284]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 800068c:	881b      	ldrh	r3, [r3, #0]
 800068e:	2b03      	cmp	r3, #3
 8000690:	d174      	bne.n	800077c <parse_rtcm_v3_message+0x1ac>
					state = STATE_MESSAGE;
 8000692:	4b43      	ldr	r3, [pc, #268]	@ (80007a0 <parse_rtcm_v3_message+0x1d0>)
 8000694:	2202      	movs	r2, #2
 8000696:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000698:	e070      	b.n	800077c <parse_rtcm_v3_message+0x1ac>
			}

			case STATE_MESSAGE:
			{
				message[index++] = byte;
 800069a:	4b43      	ldr	r3, [pc, #268]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	1c5a      	adds	r2, r3, #1
 80006a0:	b291      	uxth	r1, r2
 80006a2:	4a41      	ldr	r2, [pc, #260]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006a4:	8011      	strh	r1, [r2, #0]
 80006a6:	4619      	mov	r1, r3
 80006a8:	4a40      	ldr	r2, [pc, #256]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 80006aa:	7dfb      	ldrb	r3, [r7, #23]
 80006ac:	5453      	strb	r3, [r2, r1]
				if (index == (3 + length)) {  // 3 bytes header + message length
 80006ae:	4b3e      	ldr	r3, [pc, #248]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006b0:	881b      	ldrh	r3, [r3, #0]
 80006b2:	461a      	mov	r2, r3
 80006b4:	4b3b      	ldr	r3, [pc, #236]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 80006b6:	881b      	ldrh	r3, [r3, #0]
 80006b8:	3303      	adds	r3, #3
 80006ba:	429a      	cmp	r2, r3
 80006bc:	d160      	bne.n	8000780 <parse_rtcm_v3_message+0x1b0>
					state = STATE_CRC;
 80006be:	4b38      	ldr	r3, [pc, #224]	@ (80007a0 <parse_rtcm_v3_message+0x1d0>)
 80006c0:	2203      	movs	r2, #3
 80006c2:	701a      	strb	r2, [r3, #0]
				}
				break;
 80006c4:	e05c      	b.n	8000780 <parse_rtcm_v3_message+0x1b0>
			}

			case STATE_CRC:
			{
				message[index++] = byte;
 80006c6:	4b38      	ldr	r3, [pc, #224]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	1c5a      	adds	r2, r3, #1
 80006cc:	b291      	uxth	r1, r2
 80006ce:	4a36      	ldr	r2, [pc, #216]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006d0:	8011      	strh	r1, [r2, #0]
 80006d2:	4619      	mov	r1, r3
 80006d4:	4a35      	ldr	r2, [pc, #212]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 80006d6:	7dfb      	ldrb	r3, [r7, #23]
 80006d8:	5453      	strb	r3, [r2, r1]
				if ((index) == (3 + length + 3))
 80006da:	4b33      	ldr	r3, [pc, #204]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006dc:	881b      	ldrh	r3, [r3, #0]
 80006de:	461a      	mov	r2, r3
 80006e0:	4b30      	ldr	r3, [pc, #192]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 80006e2:	881b      	ldrh	r3, [r3, #0]
 80006e4:	3306      	adds	r3, #6
 80006e6:	429a      	cmp	r2, r3
 80006e8:	d14c      	bne.n	8000784 <parse_rtcm_v3_message+0x1b4>
				{  // 3 bytes header + message length + 3 bytes CRC
					crc = (message[index-3] << 16) | (message[index-2] << 8) | message[index-1];
 80006ea:	4b2f      	ldr	r3, [pc, #188]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006ec:	881b      	ldrh	r3, [r3, #0]
 80006ee:	3b03      	subs	r3, #3
 80006f0:	4a2e      	ldr	r2, [pc, #184]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 80006f2:	5cd3      	ldrb	r3, [r2, r3]
 80006f4:	041a      	lsls	r2, r3, #16
 80006f6:	4b2c      	ldr	r3, [pc, #176]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 80006f8:	881b      	ldrh	r3, [r3, #0]
 80006fa:	3b02      	subs	r3, #2
 80006fc:	492b      	ldr	r1, [pc, #172]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 80006fe:	5ccb      	ldrb	r3, [r1, r3]
 8000700:	021b      	lsls	r3, r3, #8
 8000702:	4313      	orrs	r3, r2
 8000704:	4a28      	ldr	r2, [pc, #160]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000706:	8812      	ldrh	r2, [r2, #0]
 8000708:	3a01      	subs	r2, #1
 800070a:	4928      	ldr	r1, [pc, #160]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 800070c:	5c8a      	ldrb	r2, [r1, r2]
 800070e:	4313      	orrs	r3, r2
 8000710:	61bb      	str	r3, [r7, #24]
					uint32_t computed_crc = compute_crc24q(message, 3 + length);
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 8000714:	881b      	ldrh	r3, [r3, #0]
 8000716:	3303      	adds	r3, #3
 8000718:	4619      	mov	r1, r3
 800071a:	4824      	ldr	r0, [pc, #144]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 800071c:	f7ff ff22 	bl	8000564 <compute_crc24q>
 8000720:	6138      	str	r0, [r7, #16]

					if (crc == computed_crc)
 8000722:	69ba      	ldr	r2, [r7, #24]
 8000724:	693b      	ldr	r3, [r7, #16]
 8000726:	429a      	cmp	r2, r3
 8000728:	d114      	bne.n	8000754 <parse_rtcm_v3_message+0x184>
					{
//						memcpy(pRtcm_st->rtcm_buffer, message, index);

						DmaVeriGonder(&huart2, &Glo_st.usart2_st, message, index);
 800072a:	4b1f      	ldr	r3, [pc, #124]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 800072c:	881b      	ldrh	r3, [r3, #0]
 800072e:	4a1f      	ldr	r2, [pc, #124]	@ (80007ac <parse_rtcm_v3_message+0x1dc>)
 8000730:	491f      	ldr	r1, [pc, #124]	@ (80007b0 <parse_rtcm_v3_message+0x1e0>)
 8000732:	4820      	ldr	r0, [pc, #128]	@ (80007b4 <parse_rtcm_v3_message+0x1e4>)
 8000734:	f000 f87a 	bl	800082c <DmaVeriGonder>

						pRtcm_st->veri_boyutu_u16 = index;
 8000738:	4b1b      	ldr	r3, [pc, #108]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 800073a:	881a      	ldrh	r2, [r3, #0]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	f8a3 240a 	strh.w	r2, [r3, #1034]	@ 0x40a
						pRtcm_st->basarili_mesaj_u32++;
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	1c5a      	adds	r2, r3, #1
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	601a      	str	r2, [r3, #0]
						pRtcm_st->rtcm_mesaj_geldi_u8 = 1;
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2201      	movs	r2, #1
 8000750:	721a      	strb	r2, [r3, #8]
 8000752:	e007      	b.n	8000764 <parse_rtcm_v3_message+0x194>
					}
					else
					{
						pRtcm_st->rtcm_mesaj_geldi_u8 = 0;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	2200      	movs	r2, #0
 8000758:	721a      	strb	r2, [r3, #8]
						pRtcm_st->crc_hatali_mesaj_u32++;
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	1c5a      	adds	r2, r3, #1
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	605a      	str	r2, [r3, #4]
					}

					state = STATE_PREAMBLE;
 8000764:	4b0e      	ldr	r3, [pc, #56]	@ (80007a0 <parse_rtcm_v3_message+0x1d0>)
 8000766:	2200      	movs	r2, #0
 8000768:	701a      	strb	r2, [r3, #0]
					length = 0;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <parse_rtcm_v3_message+0x1d4>)
 800076c:	2200      	movs	r2, #0
 800076e:	801a      	strh	r2, [r3, #0]
					index = 0;
 8000770:	4b0d      	ldr	r3, [pc, #52]	@ (80007a8 <parse_rtcm_v3_message+0x1d8>)
 8000772:	2200      	movs	r2, #0
 8000774:	801a      	strh	r2, [r3, #0]
				}
				break;
 8000776:	e005      	b.n	8000784 <parse_rtcm_v3_message+0x1b4>
				break;
 8000778:	bf00      	nop
 800077a:	e004      	b.n	8000786 <parse_rtcm_v3_message+0x1b6>
				break;
 800077c:	bf00      	nop
 800077e:	e002      	b.n	8000786 <parse_rtcm_v3_message+0x1b6>
				break;
 8000780:	bf00      	nop
 8000782:	e000      	b.n	8000786 <parse_rtcm_v3_message+0x1b6>
				break;
 8000784:	bf00      	nop
    for (int i = 0; i < data_length; i++)
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	3301      	adds	r3, #1
 800078a:	61fb      	str	r3, [r7, #28]
 800078c:	69fa      	ldr	r2, [r7, #28]
 800078e:	68bb      	ldr	r3, [r7, #8]
 8000790:	429a      	cmp	r2, r3
 8000792:	f6ff af28 	blt.w	80005e6 <parse_rtcm_v3_message+0x16>
			}
		}
    }
}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	3720      	adds	r7, #32
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20002e82 	.word	0x20002e82
 80007a4:	20002e84 	.word	0x20002e84
 80007a8:	20002e86 	.word	0x20002e86
 80007ac:	20002e88 	.word	0x20002e88
 80007b0:	20000074 	.word	0x20000074
 80007b4:	200032d0 	.word	0x200032d0

080007b8 <uart_oku_dma>:
#include "lora_gnss_main.h"



void uart_oku_dma(DMA_HandleTypeDef *pDma, uart_t *pUart_st, ringbuffer_t *pBuffer)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	60b9      	str	r1, [r7, #8]
 80007c2:	607a      	str	r2, [r7, #4]
	uint16_t tOkunan = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	82fb      	strh	r3, [r7, #22]

	if(pDma->Instance->CNDTR < pUart_st->dmaSayac_u16)
 80007c8:	68fb      	ldr	r3, [r7, #12]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	685b      	ldr	r3, [r3, #4]
 80007ce:	68ba      	ldr	r2, [r7, #8]
 80007d0:	8812      	ldrh	r2, [r2, #0]
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d208      	bcs.n	80007e8 <uart_oku_dma+0x30>
	{
		tOkunan = (pUart_st->dmaSayac_u16 - pDma->Instance->CNDTR);
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	881a      	ldrh	r2, [r3, #0]
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	685b      	ldr	r3, [r3, #4]
 80007e0:	b29b      	uxth	r3, r3
 80007e2:	1ad3      	subs	r3, r2, r3
 80007e4:	82fb      	strh	r3, [r7, #22]
 80007e6:	e012      	b.n	800080e <uart_oku_dma+0x56>
	}
	else if(pDma->Instance->CNDTR > pUart_st->dmaSayac_u16)
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	685b      	ldr	r3, [r3, #4]
 80007ee:	68ba      	ldr	r2, [r7, #8]
 80007f0:	8812      	ldrh	r2, [r2, #0]
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d90b      	bls.n	800080e <uart_oku_dma+0x56>
	{
		tOkunan = (pUart_st->dmaSayac_u16 + pBuffer->len_u16 - pDma->Instance->CNDTR);
 80007f6:	68bb      	ldr	r3, [r7, #8]
 80007f8:	881a      	ldrh	r2, [r3, #0]
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	889b      	ldrh	r3, [r3, #4]
 80007fe:	4413      	add	r3, r2
 8000800:	b29a      	uxth	r2, r3
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	685b      	ldr	r3, [r3, #4]
 8000808:	b29b      	uxth	r3, r3
 800080a:	1ad3      	subs	r3, r2, r3
 800080c:	82fb      	strh	r3, [r7, #22]
	}
	pUart_st->dmaSayac_u16 = pDma->Instance->CNDTR;
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	685b      	ldr	r3, [r3, #4]
 8000814:	b29a      	uxth	r2, r3
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	801a      	strh	r2, [r3, #0]

	ringbuffer_shift_writePtr(pBuffer, tOkunan);
 800081a:	8afb      	ldrh	r3, [r7, #22]
 800081c:	4619      	mov	r1, r3
 800081e:	6878      	ldr	r0, [r7, #4]
 8000820:	f7ff fe15 	bl	800044e <ringbuffer_shift_writePtr>
}
 8000824:	bf00      	nop
 8000826:	3718      	adds	r7, #24
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}

0800082c <DmaVeriGonder>:
	}

}

void DmaVeriGonder(UART_HandleTypeDef *pUart, uart_t *pUart_st, uint8_t *pBuffer, uint16_t boyut_u16)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	60f8      	str	r0, [r7, #12]
 8000834:	60b9      	str	r1, [r7, #8]
 8000836:	607a      	str	r2, [r7, #4]
 8000838:	807b      	strh	r3, [r7, #2]
	if(pUart_st->txCallBackFlag_u8)
 800083a:	68bb      	ldr	r3, [r7, #8]
 800083c:	789b      	ldrb	r3, [r3, #2]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d00d      	beq.n	800085e <DmaVeriGonder+0x32>
	{
		HAL_UART_Transmit_DMA(pUart, pBuffer, boyut_u16);
 8000842:	887b      	ldrh	r3, [r7, #2]
 8000844:	461a      	mov	r2, r3
 8000846:	6879      	ldr	r1, [r7, #4]
 8000848:	68f8      	ldr	r0, [r7, #12]
 800084a:	f001 ff45 	bl	80026d8 <HAL_UART_Transmit_DMA>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800084e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000852:	4805      	ldr	r0, [pc, #20]	@ (8000868 <DmaVeriGonder+0x3c>)
 8000854:	f001 fac6 	bl	8001de4 <HAL_GPIO_TogglePin>

		pUart_st->txCallBackFlag_u8 = 0;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	2200      	movs	r2, #0
 800085c:	709a      	strb	r2, [r3, #2]
	}
}
 800085e:	bf00      	nop
 8000860:	3710      	adds	r7, #16
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	40011000 	.word	0x40011000

0800086c <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
	{
//		Glo_st.usartDma1_st.txCallBackFlag_u8 = 1;
	}
	if (huart->Instance == USART2)
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a0a      	ldr	r2, [pc, #40]	@ (80008a4 <HAL_UART_TxCpltCallback+0x38>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d103      	bne.n	8000886 <HAL_UART_TxCpltCallback+0x1a>
	{
		Glo_st.usart2_st.txCallBackFlag_u8 = 1;
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <HAL_UART_TxCpltCallback+0x3c>)
 8000880:	2201      	movs	r2, #1
 8000882:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
	}
	if (huart->Instance == USART3)
 8000886:	687b      	ldr	r3, [r7, #4]
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	4a08      	ldr	r2, [pc, #32]	@ (80008ac <HAL_UART_TxCpltCallback+0x40>)
 800088c:	4293      	cmp	r3, r2
 800088e:	d103      	bne.n	8000898 <HAL_UART_TxCpltCallback+0x2c>
	{
		Glo_st.usart3_st.txCallBackFlag_u8 = 1;
 8000890:	4b05      	ldr	r3, [pc, #20]	@ (80008a8 <HAL_UART_TxCpltCallback+0x3c>)
 8000892:	2201      	movs	r2, #1
 8000894:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
	}

}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	bc80      	pop	{r7}
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40004400 	.word	0x40004400
 80008a8:	20000028 	.word	0x20000028
 80008ac:	40004800 	.word	0x40004800

080008b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b4:	f000 fce8 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b8:	f000 f80e 	bl	80008d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008bc:	f000 f916 	bl	8000aec <MX_GPIO_Init>
  MX_DMA_Init();
 80008c0:	f000 f8ce 	bl	8000a60 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80008c4:	f000 f84e 	bl	8000964 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80008c8:	f000 f876 	bl	80009b8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80008cc:	f000 f89e 	bl	8000a0c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  loraGnssMain();
 80008d0:	f7ff fc3c 	bl	800014c <loraGnssMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <main+0x24>

080008d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b090      	sub	sp, #64	@ 0x40
 80008dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008de:	f107 0318 	add.w	r3, r7, #24
 80008e2:	2228      	movs	r2, #40	@ 0x28
 80008e4:	2100      	movs	r1, #0
 80008e6:	4618      	mov	r0, r3
 80008e8:	f002 fe6a 	bl	80035c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2200      	movs	r2, #0
 80008f0:	601a      	str	r2, [r3, #0]
 80008f2:	605a      	str	r2, [r3, #4]
 80008f4:	609a      	str	r2, [r3, #8]
 80008f6:	60da      	str	r2, [r3, #12]
 80008f8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008fa:	2301      	movs	r3, #1
 80008fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000902:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8000904:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000908:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800090a:	2301      	movs	r3, #1
 800090c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800090e:	2302      	movs	r3, #2
 8000910:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000912:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000916:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL15;
 8000918:	f44f 1350 	mov.w	r3, #3407872	@ 0x340000
 800091c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	4618      	mov	r0, r3
 8000924:	f001 fa78 	bl	8001e18 <HAL_RCC_OscConfig>
 8000928:	4603      	mov	r3, r0
 800092a:	2b00      	cmp	r3, #0
 800092c:	d001      	beq.n	8000932 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 800092e:	f000 f959 	bl	8000be4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000932:	230f      	movs	r3, #15
 8000934:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000936:	2302      	movs	r3, #2
 8000938:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800093a:	2300      	movs	r3, #0
 800093c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800093e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000942:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000948:	1d3b      	adds	r3, r7, #4
 800094a:	2102      	movs	r1, #2
 800094c:	4618      	mov	r0, r3
 800094e:	f001 fce5 	bl	800231c <HAL_RCC_ClockConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000958:	f000 f944 	bl	8000be4 <Error_Handler>
  }
}
 800095c:	bf00      	nop
 800095e:	3740      	adds	r7, #64	@ 0x40
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}

08000964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000968:	4b11      	ldr	r3, [pc, #68]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 800096a:	4a12      	ldr	r2, [pc, #72]	@ (80009b4 <MX_USART1_UART_Init+0x50>)
 800096c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800096e:	4b10      	ldr	r3, [pc, #64]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 8000970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000982:	4b0b      	ldr	r3, [pc, #44]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b08      	ldr	r3, [pc, #32]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800099a:	4805      	ldr	r0, [pc, #20]	@ (80009b0 <MX_USART1_UART_Init+0x4c>)
 800099c:	f001 fe4c 	bl	8002638 <HAL_UART_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009a6:	f000 f91d 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009aa:	bf00      	nop
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20003288 	.word	0x20003288
 80009b4:	40013800 	.word	0x40013800

080009b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009bc:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009be:	4a12      	ldr	r2, [pc, #72]	@ (8000a08 <MX_USART2_UART_Init+0x50>)
 80009c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009c2:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009dc:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009de:	220c      	movs	r2, #12
 80009e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e2:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ee:	4805      	ldr	r0, [pc, #20]	@ (8000a04 <MX_USART2_UART_Init+0x4c>)
 80009f0:	f001 fe22 	bl	8002638 <HAL_UART_Init>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009fa:	f000 f8f3 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009fe:	bf00      	nop
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	200032d0 	.word	0x200032d0
 8000a08:	40004400 	.word	0x40004400

08000a0c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a10:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a12:	4a12      	ldr	r2, [pc, #72]	@ (8000a5c <MX_USART3_UART_Init+0x50>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a18:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a1c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b08      	ldr	r3, [pc, #32]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a42:	4805      	ldr	r0, [pc, #20]	@ (8000a58 <MX_USART3_UART_Init+0x4c>)
 8000a44:	f001 fdf8 	bl	8002638 <HAL_UART_Init>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a4e:	f000 f8c9 	bl	8000be4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000a52:	bf00      	nop
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20003318 	.word	0x20003318
 8000a5c:	40004800 	.word	0x40004800

08000a60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a66:	4b20      	ldr	r3, [pc, #128]	@ (8000ae8 <MX_DMA_Init+0x88>)
 8000a68:	695b      	ldr	r3, [r3, #20]
 8000a6a:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae8 <MX_DMA_Init+0x88>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6153      	str	r3, [r2, #20]
 8000a72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae8 <MX_DMA_Init+0x88>)
 8000a74:	695b      	ldr	r3, [r3, #20]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2100      	movs	r1, #0
 8000a82:	200c      	movs	r0, #12
 8000a84:	f000 fd39 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a88:	200c      	movs	r0, #12
 8000a8a:	f000 fd52 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2100      	movs	r1, #0
 8000a92:	200d      	movs	r0, #13
 8000a94:	f000 fd31 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000a98:	200d      	movs	r0, #13
 8000a9a:	f000 fd4a 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	200e      	movs	r0, #14
 8000aa4:	f000 fd29 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000aa8:	200e      	movs	r0, #14
 8000aaa:	f000 fd42 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	200f      	movs	r0, #15
 8000ab4:	f000 fd21 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000ab8:	200f      	movs	r0, #15
 8000aba:	f000 fd3a 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2010      	movs	r0, #16
 8000ac4:	f000 fd19 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000ac8:	2010      	movs	r0, #16
 8000aca:	f000 fd32 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	2011      	movs	r0, #17
 8000ad4:	f000 fd11 	bl	80014fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000ad8:	2011      	movs	r0, #17
 8000ada:	f000 fd2a 	bl	8001532 <HAL_NVIC_EnableIRQ>

}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40021000 	.word	0x40021000

08000aec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b088      	sub	sp, #32
 8000af0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	2200      	movs	r2, #0
 8000af8:	601a      	str	r2, [r3, #0]
 8000afa:	605a      	str	r2, [r3, #4]
 8000afc:	609a      	str	r2, [r3, #8]
 8000afe:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b00:	4b35      	ldr	r3, [pc, #212]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b02:	699b      	ldr	r3, [r3, #24]
 8000b04:	4a34      	ldr	r2, [pc, #208]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b06:	f043 0310 	orr.w	r3, r3, #16
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b32      	ldr	r3, [pc, #200]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f003 0310 	and.w	r3, r3, #16
 8000b14:	60fb      	str	r3, [r7, #12]
 8000b16:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b18:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b1a:	699b      	ldr	r3, [r3, #24]
 8000b1c:	4a2e      	ldr	r2, [pc, #184]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b1e:	f043 0320 	orr.w	r3, r3, #32
 8000b22:	6193      	str	r3, [r2, #24]
 8000b24:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0320 	and.w	r3, r3, #32
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	4a28      	ldr	r2, [pc, #160]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b36:	f043 0304 	orr.w	r3, r3, #4
 8000b3a:	6193      	str	r3, [r2, #24]
 8000b3c:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	f003 0304 	and.w	r3, r3, #4
 8000b44:	607b      	str	r3, [r7, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b48:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	4a22      	ldr	r2, [pc, #136]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b4e:	f043 0308 	orr.w	r3, r3, #8
 8000b52:	6193      	str	r3, [r2, #24]
 8000b54:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <MX_GPIO_Init+0xec>)
 8000b56:	699b      	ldr	r3, [r3, #24]
 8000b58:	f003 0308 	and.w	r3, r3, #8
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b66:	481d      	ldr	r0, [pc, #116]	@ (8000bdc <MX_GPIO_Init+0xf0>)
 8000b68:	f001 f924 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_Pin_Pin|M0_Pin_Pin, GPIO_PIN_RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b72:	481b      	ldr	r0, [pc, #108]	@ (8000be0 <MX_GPIO_Init+0xf4>)
 8000b74:	f001 f91e 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b86:	2302      	movs	r3, #2
 8000b88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b8a:	f107 0310 	add.w	r3, r7, #16
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4812      	ldr	r0, [pc, #72]	@ (8000bdc <MX_GPIO_Init+0xf0>)
 8000b92:	f000 ff8b 	bl	8001aac <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_Pin_Pin M0_Pin_Pin */
  GPIO_InitStruct.Pin = M1_Pin_Pin|M0_Pin_Pin;
 8000b96:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000b9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ba0:	2302      	movs	r3, #2
 8000ba2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ba8:	f107 0310 	add.w	r3, r7, #16
 8000bac:	4619      	mov	r1, r3
 8000bae:	480c      	ldr	r0, [pc, #48]	@ (8000be0 <MX_GPIO_Init+0xf4>)
 8000bb0:	f000 ff7c 	bl	8001aac <HAL_GPIO_Init>

  /*Configure GPIO pin : Aux_pin_Pin */
  GPIO_InitStruct.Pin = Aux_pin_Pin;
 8000bb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Aux_pin_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 0310 	add.w	r3, r7, #16
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4805      	ldr	r0, [pc, #20]	@ (8000be0 <MX_GPIO_Init+0xf4>)
 8000bca:	f000 ff6f 	bl	8001aac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bce:	bf00      	nop
 8000bd0:	3720      	adds	r7, #32
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40011000 	.word	0x40011000
 8000be0:	40010c00 	.word	0x40010c00

08000be4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be8:	b672      	cpsid	i
}
 8000bea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bec:	bf00      	nop
 8000bee:	e7fd      	b.n	8000bec <Error_Handler+0x8>

08000bf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	4a14      	ldr	r2, [pc, #80]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6193      	str	r3, [r2, #24]
 8000c02:	4b12      	ldr	r3, [pc, #72]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	60bb      	str	r3, [r7, #8]
 8000c0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c10:	69db      	ldr	r3, [r3, #28]
 8000c12:	4a0e      	ldr	r2, [pc, #56]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c18:	61d3      	str	r3, [r2, #28]
 8000c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <HAL_MspInit+0x5c>)
 8000c1c:	69db      	ldr	r3, [r3, #28]
 8000c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c22:	607b      	str	r3, [r7, #4]
 8000c24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c26:	4b0a      	ldr	r3, [pc, #40]	@ (8000c50 <HAL_MspInit+0x60>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <HAL_MspInit+0x60>)
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3714      	adds	r7, #20
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bc80      	pop	{r7}
 8000c4a:	4770      	bx	lr
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	40010000 	.word	0x40010000

08000c54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b08c      	sub	sp, #48	@ 0x30
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 0320 	add.w	r3, r7, #32
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a8c      	ldr	r2, [pc, #560]	@ (8000ea0 <HAL_UART_MspInit+0x24c>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	f040 8088 	bne.w	8000d86 <HAL_UART_MspInit+0x132>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c76:	4b8b      	ldr	r3, [pc, #556]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c78:	699b      	ldr	r3, [r3, #24]
 8000c7a:	4a8a      	ldr	r2, [pc, #552]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c80:	6193      	str	r3, [r2, #24]
 8000c82:	4b88      	ldr	r3, [pc, #544]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c84:	699b      	ldr	r3, [r3, #24]
 8000c86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c8a:	61fb      	str	r3, [r7, #28]
 8000c8c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8e:	4b85      	ldr	r3, [pc, #532]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c90:	699b      	ldr	r3, [r3, #24]
 8000c92:	4a84      	ldr	r2, [pc, #528]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c94:	f043 0304 	orr.w	r3, r3, #4
 8000c98:	6193      	str	r3, [r2, #24]
 8000c9a:	4b82      	ldr	r3, [pc, #520]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000c9c:	699b      	ldr	r3, [r3, #24]
 8000c9e:	f003 0304 	and.w	r3, r3, #4
 8000ca2:	61bb      	str	r3, [r7, #24]
 8000ca4:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ca6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0320 	add.w	r3, r7, #32
 8000cb8:	4619      	mov	r1, r3
 8000cba:	487b      	ldr	r0, [pc, #492]	@ (8000ea8 <HAL_UART_MspInit+0x254>)
 8000cbc:	f000 fef6 	bl	8001aac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cce:	f107 0320 	add.w	r3, r7, #32
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4874      	ldr	r0, [pc, #464]	@ (8000ea8 <HAL_UART_MspInit+0x254>)
 8000cd6:	f000 fee9 	bl	8001aac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8000cda:	4b74      	ldr	r3, [pc, #464]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000cdc:	4a74      	ldr	r2, [pc, #464]	@ (8000eb0 <HAL_UART_MspInit+0x25c>)
 8000cde:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ce0:	4b72      	ldr	r3, [pc, #456]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ce6:	4b71      	ldr	r3, [pc, #452]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000cec:	4b6f      	ldr	r3, [pc, #444]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000cee:	2280      	movs	r2, #128	@ 0x80
 8000cf0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000cf2:	4b6e      	ldr	r3, [pc, #440]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cf8:	4b6c      	ldr	r3, [pc, #432]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000cfe:	4b6b      	ldr	r3, [pc, #428]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000d00:	2220      	movs	r2, #32
 8000d02:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000d04:	4b69      	ldr	r3, [pc, #420]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000d06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d0a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000d0c:	4867      	ldr	r0, [pc, #412]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000d0e:	f000 fc2b 	bl	8001568 <HAL_DMA_Init>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8000d18:	f7ff ff64 	bl	8000be4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4a63      	ldr	r2, [pc, #396]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000d20:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d22:	4a62      	ldr	r2, [pc, #392]	@ (8000eac <HAL_UART_MspInit+0x258>)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8000d28:	4b62      	ldr	r3, [pc, #392]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d2a:	4a63      	ldr	r2, [pc, #396]	@ (8000eb8 <HAL_UART_MspInit+0x264>)
 8000d2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d2e:	4b61      	ldr	r3, [pc, #388]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d30:	2210      	movs	r2, #16
 8000d32:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d34:	4b5f      	ldr	r3, [pc, #380]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d3a:	4b5e      	ldr	r3, [pc, #376]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d3c:	2280      	movs	r2, #128	@ 0x80
 8000d3e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d40:	4b5c      	ldr	r3, [pc, #368]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d46:	4b5b      	ldr	r3, [pc, #364]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000d4c:	4b59      	ldr	r3, [pc, #356]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d52:	4b58      	ldr	r3, [pc, #352]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000d58:	4856      	ldr	r0, [pc, #344]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d5a:	f000 fc05 	bl	8001568 <HAL_DMA_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8000d64:	f7ff ff3e 	bl	8000be4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4a52      	ldr	r2, [pc, #328]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d6c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d6e:	4a51      	ldr	r2, [pc, #324]	@ (8000eb4 <HAL_UART_MspInit+0x260>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2100      	movs	r1, #0
 8000d78:	2025      	movs	r0, #37	@ 0x25
 8000d7a:	f000 fbbe 	bl	80014fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d7e:	2025      	movs	r0, #37	@ 0x25
 8000d80:	f000 fbd7 	bl	8001532 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000d84:	e131      	b.n	8000fea <HAL_UART_MspInit+0x396>
  else if(huart->Instance==USART2)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a4c      	ldr	r2, [pc, #304]	@ (8000ebc <HAL_UART_MspInit+0x268>)
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	f040 809f 	bne.w	8000ed0 <HAL_UART_MspInit+0x27c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d92:	4b44      	ldr	r3, [pc, #272]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000d94:	69db      	ldr	r3, [r3, #28]
 8000d96:	4a43      	ldr	r2, [pc, #268]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000d98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d9c:	61d3      	str	r3, [r2, #28]
 8000d9e:	4b41      	ldr	r3, [pc, #260]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000da0:	69db      	ldr	r3, [r3, #28]
 8000da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000daa:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	4a3d      	ldr	r2, [pc, #244]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	6193      	str	r3, [r2, #24]
 8000db6:	4b3b      	ldr	r3, [pc, #236]	@ (8000ea4 <HAL_UART_MspInit+0x250>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	f003 0304 	and.w	r3, r3, #4
 8000dbe:	613b      	str	r3, [r7, #16]
 8000dc0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dc2:	2304      	movs	r3, #4
 8000dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dca:	2303      	movs	r3, #3
 8000dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dce:	f107 0320 	add.w	r3, r7, #32
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4834      	ldr	r0, [pc, #208]	@ (8000ea8 <HAL_UART_MspInit+0x254>)
 8000dd6:	f000 fe69 	bl	8001aac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dda:	2308      	movs	r3, #8
 8000ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dde:	2300      	movs	r3, #0
 8000de0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de6:	f107 0320 	add.w	r3, r7, #32
 8000dea:	4619      	mov	r1, r3
 8000dec:	482e      	ldr	r0, [pc, #184]	@ (8000ea8 <HAL_UART_MspInit+0x254>)
 8000dee:	f000 fe5d 	bl	8001aac <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8000df2:	4b33      	ldr	r3, [pc, #204]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000df4:	4a33      	ldr	r2, [pc, #204]	@ (8000ec4 <HAL_UART_MspInit+0x270>)
 8000df6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000df8:	4b31      	ldr	r3, [pc, #196]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dfe:	4b30      	ldr	r3, [pc, #192]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e04:	4b2e      	ldr	r3, [pc, #184]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e06:	2280      	movs	r2, #128	@ 0x80
 8000e08:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e10:	4b2b      	ldr	r3, [pc, #172]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8000e16:	4b2a      	ldr	r3, [pc, #168]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e18:	2220      	movs	r2, #32
 8000e1a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e1c:	4b28      	ldr	r3, [pc, #160]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e22:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000e24:	4826      	ldr	r0, [pc, #152]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e26:	f000 fb9f 	bl	8001568 <HAL_DMA_Init>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8000e30:	f7ff fed8 	bl	8000be4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a22      	ldr	r2, [pc, #136]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e38:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000e3a:	4a21      	ldr	r2, [pc, #132]	@ (8000ec0 <HAL_UART_MspInit+0x26c>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000e40:	4b21      	ldr	r3, [pc, #132]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e42:	4a22      	ldr	r2, [pc, #136]	@ (8000ecc <HAL_UART_MspInit+0x278>)
 8000e44:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e46:	4b20      	ldr	r3, [pc, #128]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e48:	2210      	movs	r2, #16
 8000e4a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e52:	4b1d      	ldr	r3, [pc, #116]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e54:	2280      	movs	r2, #128	@ 0x80
 8000e56:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000e64:	4b18      	ldr	r3, [pc, #96]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e6a:	4b17      	ldr	r3, [pc, #92]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000e70:	4815      	ldr	r0, [pc, #84]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e72:	f000 fb79 	bl	8001568 <HAL_DMA_Init>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <HAL_UART_MspInit+0x22c>
      Error_Handler();
 8000e7c:	f7ff feb2 	bl	8000be4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	4a11      	ldr	r2, [pc, #68]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e84:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e86:	4a10      	ldr	r2, [pc, #64]	@ (8000ec8 <HAL_UART_MspInit+0x274>)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	2100      	movs	r1, #0
 8000e90:	2026      	movs	r0, #38	@ 0x26
 8000e92:	f000 fb32 	bl	80014fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e96:	2026      	movs	r0, #38	@ 0x26
 8000e98:	f000 fb4b 	bl	8001532 <HAL_NVIC_EnableIRQ>
}
 8000e9c:	e0a5      	b.n	8000fea <HAL_UART_MspInit+0x396>
 8000e9e:	bf00      	nop
 8000ea0:	40013800 	.word	0x40013800
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	20003360 	.word	0x20003360
 8000eb0:	40020058 	.word	0x40020058
 8000eb4:	200033a4 	.word	0x200033a4
 8000eb8:	40020044 	.word	0x40020044
 8000ebc:	40004400 	.word	0x40004400
 8000ec0:	200033e8 	.word	0x200033e8
 8000ec4:	4002006c 	.word	0x4002006c
 8000ec8:	2000342c 	.word	0x2000342c
 8000ecc:	40020080 	.word	0x40020080
  else if(huart->Instance==USART3)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a47      	ldr	r2, [pc, #284]	@ (8000ff4 <HAL_UART_MspInit+0x3a0>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	f040 8087 	bne.w	8000fea <HAL_UART_MspInit+0x396>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000edc:	4b46      	ldr	r3, [pc, #280]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000ede:	69db      	ldr	r3, [r3, #28]
 8000ee0:	4a45      	ldr	r2, [pc, #276]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000ee2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee6:	61d3      	str	r3, [r2, #28]
 8000ee8:	4b43      	ldr	r3, [pc, #268]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000eea:	69db      	ldr	r3, [r3, #28]
 8000eec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ef0:	60fb      	str	r3, [r7, #12]
 8000ef2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef4:	4b40      	ldr	r3, [pc, #256]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000ef6:	699b      	ldr	r3, [r3, #24]
 8000ef8:	4a3f      	ldr	r2, [pc, #252]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000efa:	f043 0308 	orr.w	r3, r3, #8
 8000efe:	6193      	str	r3, [r2, #24]
 8000f00:	4b3d      	ldr	r3, [pc, #244]	@ (8000ff8 <HAL_UART_MspInit+0x3a4>)
 8000f02:	699b      	ldr	r3, [r3, #24]
 8000f04:	f003 0308 	and.w	r3, r3, #8
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f12:	2302      	movs	r3, #2
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f16:	2303      	movs	r3, #3
 8000f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f1a:	f107 0320 	add.w	r3, r7, #32
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4836      	ldr	r0, [pc, #216]	@ (8000ffc <HAL_UART_MspInit+0x3a8>)
 8000f22:	f000 fdc3 	bl	8001aac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f30:	2300      	movs	r3, #0
 8000f32:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f34:	f107 0320 	add.w	r3, r7, #32
 8000f38:	4619      	mov	r1, r3
 8000f3a:	4830      	ldr	r0, [pc, #192]	@ (8000ffc <HAL_UART_MspInit+0x3a8>)
 8000f3c:	f000 fdb6 	bl	8001aac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8000f40:	4b2f      	ldr	r3, [pc, #188]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f42:	4a30      	ldr	r2, [pc, #192]	@ (8001004 <HAL_UART_MspInit+0x3b0>)
 8000f44:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f46:	4b2e      	ldr	r3, [pc, #184]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f4c:	4b2c      	ldr	r3, [pc, #176]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f52:	4b2b      	ldr	r3, [pc, #172]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f54:	2280      	movs	r2, #128	@ 0x80
 8000f56:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f58:	4b29      	ldr	r3, [pc, #164]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f5e:	4b28      	ldr	r3, [pc, #160]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000f64:	4b26      	ldr	r3, [pc, #152]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f66:	2220      	movs	r2, #32
 8000f68:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000f6a:	4b25      	ldr	r3, [pc, #148]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f6c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000f70:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000f72:	4823      	ldr	r0, [pc, #140]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f74:	f000 faf8 	bl	8001568 <HAL_DMA_Init>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <HAL_UART_MspInit+0x32e>
      Error_Handler();
 8000f7e:	f7ff fe31 	bl	8000be4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a1e      	ldr	r2, [pc, #120]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f86:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f88:	4a1d      	ldr	r2, [pc, #116]	@ (8001000 <HAL_UART_MspInit+0x3ac>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8000f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000f90:	4a1e      	ldr	r2, [pc, #120]	@ (800100c <HAL_UART_MspInit+0x3b8>)
 8000f92:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f94:	4b1c      	ldr	r3, [pc, #112]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000f96:	2210      	movs	r2, #16
 8000f98:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fa0:	4b19      	ldr	r3, [pc, #100]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fa2:	2280      	movs	r2, #128	@ 0x80
 8000fa4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fa6:	4b18      	ldr	r3, [pc, #96]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fac:	4b16      	ldr	r3, [pc, #88]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8000fb2:	4b15      	ldr	r3, [pc, #84]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000fb8:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8000fbe:	4812      	ldr	r0, [pc, #72]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fc0:	f000 fad2 	bl	8001568 <HAL_DMA_Init>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <HAL_UART_MspInit+0x37a>
      Error_Handler();
 8000fca:	f7ff fe0b 	bl	8000be4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fd2:	639a      	str	r2, [r3, #56]	@ 0x38
 8000fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8001008 <HAL_UART_MspInit+0x3b4>)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2100      	movs	r1, #0
 8000fde:	2027      	movs	r0, #39	@ 0x27
 8000fe0:	f000 fa8b 	bl	80014fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000fe4:	2027      	movs	r0, #39	@ 0x27
 8000fe6:	f000 faa4 	bl	8001532 <HAL_NVIC_EnableIRQ>
}
 8000fea:	bf00      	nop
 8000fec:	3730      	adds	r7, #48	@ 0x30
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40004800 	.word	0x40004800
 8000ff8:	40021000 	.word	0x40021000
 8000ffc:	40010c00 	.word	0x40010c00
 8001000:	20003470 	.word	0x20003470
 8001004:	40020030 	.word	0x40020030
 8001008:	200034b4 	.word	0x200034b4
 800100c:	4002001c 	.word	0x4002001c

08001010 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <NMI_Handler+0x4>

08001018 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <HardFault_Handler+0x4>

08001020 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <MemManage_Handler+0x4>

08001028 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <BusFault_Handler+0x4>

08001030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <UsageFault_Handler+0x4>

08001038 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr

0800105c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001060:	f000 f958 	bl	8001314 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	Glo_st.sayac_u32++;
 8001064:	4b41      	ldr	r3, [pc, #260]	@ (800116c <SysTick_Handler+0x110>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	4a40      	ldr	r2, [pc, #256]	@ (800116c <SysTick_Handler+0x110>)
 800106c:	6013      	str	r3, [r2, #0]

	if( (Glo_st.sayac_u32 % 1000U) == 0 )
 800106e:	4b3f      	ldr	r3, [pc, #252]	@ (800116c <SysTick_Handler+0x110>)
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	4b3f      	ldr	r3, [pc, #252]	@ (8001170 <SysTick_Handler+0x114>)
 8001074:	fba3 1302 	umull	r1, r3, r3, r2
 8001078:	099b      	lsrs	r3, r3, #6
 800107a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800107e:	fb01 f303 	mul.w	r3, r1, r3
 8001082:	1ad3      	subs	r3, r2, r3
 8001084:	2b00      	cmp	r3, #0
 8001086:	d102      	bne.n	800108e <SysTick_Handler+0x32>
	{
		Glo_st._1HzFlag_u8 = 1;
 8001088:	4b38      	ldr	r3, [pc, #224]	@ (800116c <SysTick_Handler+0x110>)
 800108a:	2201      	movs	r2, #1
 800108c:	711a      	strb	r2, [r3, #4]
	}
	if( (Glo_st.sayac_u32 % 500U) == 0 )
 800108e:	4b37      	ldr	r3, [pc, #220]	@ (800116c <SysTick_Handler+0x110>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	4b37      	ldr	r3, [pc, #220]	@ (8001170 <SysTick_Handler+0x114>)
 8001094:	fba3 1302 	umull	r1, r3, r3, r2
 8001098:	095b      	lsrs	r3, r3, #5
 800109a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800109e:	fb01 f303 	mul.w	r3, r1, r3
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <SysTick_Handler+0x52>
	{
		Glo_st._2HzFlag_u8 = 1;
 80010a8:	4b30      	ldr	r3, [pc, #192]	@ (800116c <SysTick_Handler+0x110>)
 80010aa:	2201      	movs	r2, #1
 80010ac:	715a      	strb	r2, [r3, #5]
	}
	if( (Glo_st.sayac_u32 % 200U) == 0 )
 80010ae:	4b2f      	ldr	r3, [pc, #188]	@ (800116c <SysTick_Handler+0x110>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	4b30      	ldr	r3, [pc, #192]	@ (8001174 <SysTick_Handler+0x118>)
 80010b4:	fba3 1302 	umull	r1, r3, r3, r2
 80010b8:	099b      	lsrs	r3, r3, #6
 80010ba:	21c8      	movs	r1, #200	@ 0xc8
 80010bc:	fb01 f303 	mul.w	r3, r1, r3
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d102      	bne.n	80010cc <SysTick_Handler+0x70>
	{
		Glo_st._5HzFlag_u8 = 1;
 80010c6:	4b29      	ldr	r3, [pc, #164]	@ (800116c <SysTick_Handler+0x110>)
 80010c8:	2201      	movs	r2, #1
 80010ca:	719a      	strb	r2, [r3, #6]
	}
	if( (Glo_st.sayac_u32 % 100U) == 0 )
 80010cc:	4b27      	ldr	r3, [pc, #156]	@ (800116c <SysTick_Handler+0x110>)
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	4b28      	ldr	r3, [pc, #160]	@ (8001174 <SysTick_Handler+0x118>)
 80010d2:	fba3 1302 	umull	r1, r3, r3, r2
 80010d6:	095b      	lsrs	r3, r3, #5
 80010d8:	2164      	movs	r1, #100	@ 0x64
 80010da:	fb01 f303 	mul.w	r3, r1, r3
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d102      	bne.n	80010ea <SysTick_Handler+0x8e>
	{
		Glo_st._10HzFlag_u8 = 1;
 80010e4:	4b21      	ldr	r3, [pc, #132]	@ (800116c <SysTick_Handler+0x110>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	71da      	strb	r2, [r3, #7]
	}
	if( (Glo_st.sayac_u32 % 50U) == 0 )
 80010ea:	4b20      	ldr	r3, [pc, #128]	@ (800116c <SysTick_Handler+0x110>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <SysTick_Handler+0x118>)
 80010f0:	fba3 1302 	umull	r1, r3, r3, r2
 80010f4:	091b      	lsrs	r3, r3, #4
 80010f6:	2132      	movs	r1, #50	@ 0x32
 80010f8:	fb01 f303 	mul.w	r3, r1, r3
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d102      	bne.n	8001108 <SysTick_Handler+0xac>
	{
		Glo_st._20HzFlag_u8 = 1;
 8001102:	4b1a      	ldr	r3, [pc, #104]	@ (800116c <SysTick_Handler+0x110>)
 8001104:	2201      	movs	r2, #1
 8001106:	721a      	strb	r2, [r3, #8]
	}
	if( (Glo_st.sayac_u32 % 20U) == 0 )
 8001108:	4b18      	ldr	r3, [pc, #96]	@ (800116c <SysTick_Handler+0x110>)
 800110a:	6819      	ldr	r1, [r3, #0]
 800110c:	4b1a      	ldr	r3, [pc, #104]	@ (8001178 <SysTick_Handler+0x11c>)
 800110e:	fba3 2301 	umull	r2, r3, r3, r1
 8001112:	091a      	lsrs	r2, r3, #4
 8001114:	4613      	mov	r3, r2
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4413      	add	r3, r2
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	1aca      	subs	r2, r1, r3
 800111e:	2a00      	cmp	r2, #0
 8001120:	d102      	bne.n	8001128 <SysTick_Handler+0xcc>
	{
		Glo_st._50HzFlag_u8 = 1;
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <SysTick_Handler+0x110>)
 8001124:	2201      	movs	r2, #1
 8001126:	725a      	strb	r2, [r3, #9]
	}
	if( (Glo_st.sayac_u32 % 10U) == 0 )
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <SysTick_Handler+0x110>)
 800112a:	6819      	ldr	r1, [r3, #0]
 800112c:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <SysTick_Handler+0x11c>)
 800112e:	fba3 2301 	umull	r2, r3, r3, r1
 8001132:	08da      	lsrs	r2, r3, #3
 8001134:	4613      	mov	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	1aca      	subs	r2, r1, r3
 800113e:	2a00      	cmp	r2, #0
 8001140:	d102      	bne.n	8001148 <SysTick_Handler+0xec>
	{
		Glo_st._100HzFlag_u8 = 1;
 8001142:	4b0a      	ldr	r3, [pc, #40]	@ (800116c <SysTick_Handler+0x110>)
 8001144:	2201      	movs	r2, #1
 8001146:	729a      	strb	r2, [r3, #10]
	}
	if( (Glo_st.sayac_u32 % 5U) == 0 )
 8001148:	4b08      	ldr	r3, [pc, #32]	@ (800116c <SysTick_Handler+0x110>)
 800114a:	6819      	ldr	r1, [r3, #0]
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <SysTick_Handler+0x11c>)
 800114e:	fba3 2301 	umull	r2, r3, r3, r1
 8001152:	089a      	lsrs	r2, r3, #2
 8001154:	4613      	mov	r3, r2
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	4413      	add	r3, r2
 800115a:	1aca      	subs	r2, r1, r3
 800115c:	2a00      	cmp	r2, #0
 800115e:	d102      	bne.n	8001166 <SysTick_Handler+0x10a>
	{
		Glo_st._200HzFlag_u8 = 1;
 8001160:	4b02      	ldr	r3, [pc, #8]	@ (800116c <SysTick_Handler+0x110>)
 8001162:	2201      	movs	r2, #1
 8001164:	72da      	strb	r2, [r3, #11]
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000028 	.word	0x20000028
 8001170:	10624dd3 	.word	0x10624dd3
 8001174:	51eb851f 	.word	0x51eb851f
 8001178:	cccccccd 	.word	0xcccccccd

0800117c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001180:	4802      	ldr	r0, [pc, #8]	@ (800118c <DMA1_Channel2_IRQHandler+0x10>)
 8001182:	f000 fb5f 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200034b4 	.word	0x200034b4

08001190 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001194:	4802      	ldr	r0, [pc, #8]	@ (80011a0 <DMA1_Channel3_IRQHandler+0x10>)
 8001196:	f000 fb55 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20003470 	.word	0x20003470

080011a4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80011a8:	4802      	ldr	r0, [pc, #8]	@ (80011b4 <DMA1_Channel4_IRQHandler+0x10>)
 80011aa:	f000 fb4b 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	200033a4 	.word	0x200033a4

080011b8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <DMA1_Channel5_IRQHandler+0x10>)
 80011be:	f000 fb41 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20003360 	.word	0x20003360

080011cc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80011d0:	4802      	ldr	r0, [pc, #8]	@ (80011dc <DMA1_Channel6_IRQHandler+0x10>)
 80011d2:	f000 fb37 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200033e8 	.word	0x200033e8

080011e0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80011e4:	4802      	ldr	r0, [pc, #8]	@ (80011f0 <DMA1_Channel7_IRQHandler+0x10>)
 80011e6:	f000 fb2d 	bl	8001844 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	2000342c 	.word	0x2000342c

080011f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80011f8:	4802      	ldr	r0, [pc, #8]	@ (8001204 <USART1_IRQHandler+0x10>)
 80011fa:	f001 fadd 	bl	80027b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80011fe:	bf00      	nop
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	20003288 	.word	0x20003288

08001208 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800120c:	4802      	ldr	r0, [pc, #8]	@ (8001218 <USART2_IRQHandler+0x10>)
 800120e:	f001 fad3 	bl	80027b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001212:	bf00      	nop
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200032d0 	.word	0x200032d0

0800121c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001220:	4802      	ldr	r0, [pc, #8]	@ (800122c <USART3_IRQHandler+0x10>)
 8001222:	f001 fac9 	bl	80027b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20003318 	.word	0x20003318

08001230 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800123c:	f7ff fff8 	bl	8001230 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001240:	480b      	ldr	r0, [pc, #44]	@ (8001270 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001242:	490c      	ldr	r1, [pc, #48]	@ (8001274 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001244:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001246:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001248:	e002      	b.n	8001250 <LoopCopyDataInit>

0800124a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800124a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800124c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124e:	3304      	adds	r3, #4

08001250 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001250:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001252:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001254:	d3f9      	bcc.n	800124a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001256:	4a09      	ldr	r2, [pc, #36]	@ (800127c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001258:	4c09      	ldr	r4, [pc, #36]	@ (8001280 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800125a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800125c:	e001      	b.n	8001262 <LoopFillZerobss>

0800125e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001260:	3204      	adds	r2, #4

08001262 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001262:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001264:	d3fb      	bcc.n	800125e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001266:	f002 f9b3 	bl	80035d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800126a:	f7ff fb21 	bl	80008b0 <main>
  bx lr
 800126e:	4770      	bx	lr
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001278:	08003864 	.word	0x08003864
  ldr r2, =_sbss
 800127c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001280:	200034fc 	.word	0x200034fc

08001284 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_2_IRQHandler>
	...

08001288 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800128c:	4b08      	ldr	r3, [pc, #32]	@ (80012b0 <HAL_Init+0x28>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a07      	ldr	r2, [pc, #28]	@ (80012b0 <HAL_Init+0x28>)
 8001292:	f043 0310 	orr.w	r3, r3, #16
 8001296:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001298:	2003      	movs	r0, #3
 800129a:	f000 f923 	bl	80014e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800129e:	200f      	movs	r0, #15
 80012a0:	f000 f808 	bl	80012b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012a4:	f7ff fca4 	bl	8000bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40022000 	.word	0x40022000

080012b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b082      	sub	sp, #8
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012bc:	4b12      	ldr	r3, [pc, #72]	@ (8001308 <HAL_InitTick+0x54>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4b12      	ldr	r3, [pc, #72]	@ (800130c <HAL_InitTick+0x58>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	4619      	mov	r1, r3
 80012c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80012d2:	4618      	mov	r0, r3
 80012d4:	f000 f93b 	bl	800154e <HAL_SYSTICK_Config>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e00e      	b.n	8001300 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2b0f      	cmp	r3, #15
 80012e6:	d80a      	bhi.n	80012fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e8:	2200      	movs	r2, #0
 80012ea:	6879      	ldr	r1, [r7, #4]
 80012ec:	f04f 30ff 	mov.w	r0, #4294967295
 80012f0:	f000 f903 	bl	80014fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012f4:	4a06      	ldr	r2, [pc, #24]	@ (8001310 <HAL_InitTick+0x5c>)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012fa:	2300      	movs	r3, #0
 80012fc:	e000      	b.n	8001300 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000000 	.word	0x20000000
 800130c:	20000008 	.word	0x20000008
 8001310:	20000004 	.word	0x20000004

08001314 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001318:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_IncTick+0x1c>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	461a      	mov	r2, r3
 800131e:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <HAL_IncTick+0x20>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4413      	add	r3, r2
 8001324:	4a03      	ldr	r2, [pc, #12]	@ (8001334 <HAL_IncTick+0x20>)
 8001326:	6013      	str	r3, [r2, #0]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr
 8001330:	20000008 	.word	0x20000008
 8001334:	200034f8 	.word	0x200034f8

08001338 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  return uwTick;
 800133c:	4b02      	ldr	r3, [pc, #8]	@ (8001348 <HAL_GetTick+0x10>)
 800133e:	681b      	ldr	r3, [r3, #0]
}
 8001340:	4618      	mov	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr
 8001348:	200034f8 	.word	0x200034f8

0800134c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001368:	4013      	ands	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001374:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800137c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137e:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	60d3      	str	r3, [r2, #12]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <__NVIC_GetPriorityGrouping+0x18>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	f003 0307 	and.w	r3, r3, #7
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db0b      	blt.n	80013da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	f003 021f 	and.w	r2, r3, #31
 80013c8:	4906      	ldr	r1, [pc, #24]	@ (80013e4 <__NVIC_EnableIRQ+0x34>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	095b      	lsrs	r3, r3, #5
 80013d0:	2001      	movs	r0, #1
 80013d2:	fa00 f202 	lsl.w	r2, r0, r2
 80013d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr
 80013e4:	e000e100 	.word	0xe000e100

080013e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	db0a      	blt.n	8001412 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	490c      	ldr	r1, [pc, #48]	@ (8001434 <__NVIC_SetPriority+0x4c>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	0112      	lsls	r2, r2, #4
 8001408:	b2d2      	uxtb	r2, r2
 800140a:	440b      	add	r3, r1
 800140c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001410:	e00a      	b.n	8001428 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4908      	ldr	r1, [pc, #32]	@ (8001438 <__NVIC_SetPriority+0x50>)
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	f003 030f 	and.w	r3, r3, #15
 800141e:	3b04      	subs	r3, #4
 8001420:	0112      	lsls	r2, r2, #4
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	440b      	add	r3, r1
 8001426:	761a      	strb	r2, [r3, #24]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	bc80      	pop	{r7}
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	e000e100 	.word	0xe000e100
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800143c:	b480      	push	{r7}
 800143e:	b089      	sub	sp, #36	@ 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	f1c3 0307 	rsb	r3, r3, #7
 8001456:	2b04      	cmp	r3, #4
 8001458:	bf28      	it	cs
 800145a:	2304      	movcs	r3, #4
 800145c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	3304      	adds	r3, #4
 8001462:	2b06      	cmp	r3, #6
 8001464:	d902      	bls.n	800146c <NVIC_EncodePriority+0x30>
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3b03      	subs	r3, #3
 800146a:	e000      	b.n	800146e <NVIC_EncodePriority+0x32>
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	f04f 32ff 	mov.w	r2, #4294967295
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43da      	mvns	r2, r3
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	401a      	ands	r2, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001484:	f04f 31ff 	mov.w	r1, #4294967295
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	43d9      	mvns	r1, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	4313      	orrs	r3, r2
         );
}
 8001496:	4618      	mov	r0, r3
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	bc80      	pop	{r7}
 800149e:	4770      	bx	lr

080014a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014b0:	d301      	bcc.n	80014b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014b2:	2301      	movs	r3, #1
 80014b4:	e00f      	b.n	80014d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014b6:	4a0a      	ldr	r2, [pc, #40]	@ (80014e0 <SysTick_Config+0x40>)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014be:	210f      	movs	r1, #15
 80014c0:	f04f 30ff 	mov.w	r0, #4294967295
 80014c4:	f7ff ff90 	bl	80013e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014c8:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <SysTick_Config+0x40>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ce:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <SysTick_Config+0x40>)
 80014d0:	2207      	movs	r2, #7
 80014d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	e000e010 	.word	0xe000e010

080014e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f7ff ff2d 	bl	800134c <__NVIC_SetPriorityGrouping>
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b086      	sub	sp, #24
 80014fe:	af00      	add	r7, sp, #0
 8001500:	4603      	mov	r3, r0
 8001502:	60b9      	str	r1, [r7, #8]
 8001504:	607a      	str	r2, [r7, #4]
 8001506:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001508:	2300      	movs	r3, #0
 800150a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800150c:	f7ff ff42 	bl	8001394 <__NVIC_GetPriorityGrouping>
 8001510:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	68b9      	ldr	r1, [r7, #8]
 8001516:	6978      	ldr	r0, [r7, #20]
 8001518:	f7ff ff90 	bl	800143c <NVIC_EncodePriority>
 800151c:	4602      	mov	r2, r0
 800151e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001522:	4611      	mov	r1, r2
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ff5f 	bl	80013e8 <__NVIC_SetPriority>
}
 800152a:	bf00      	nop
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}

08001532 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001532:	b580      	push	{r7, lr}
 8001534:	b082      	sub	sp, #8
 8001536:	af00      	add	r7, sp, #0
 8001538:	4603      	mov	r3, r0
 800153a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800153c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001540:	4618      	mov	r0, r3
 8001542:	f7ff ff35 	bl	80013b0 <__NVIC_EnableIRQ>
}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b082      	sub	sp, #8
 8001552:	af00      	add	r7, sp, #0
 8001554:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ffa2 	bl	80014a0 <SysTick_Config>
 800155c:	4603      	mov	r3, r0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
	...

08001568 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001568:	b480      	push	{r7}
 800156a:	b085      	sub	sp, #20
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e043      	b.n	8001606 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	461a      	mov	r2, r3
 8001584:	4b22      	ldr	r3, [pc, #136]	@ (8001610 <HAL_DMA_Init+0xa8>)
 8001586:	4413      	add	r3, r2
 8001588:	4a22      	ldr	r2, [pc, #136]	@ (8001614 <HAL_DMA_Init+0xac>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	091b      	lsrs	r3, r3, #4
 8001590:	009a      	lsls	r2, r3, #2
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a1f      	ldr	r2, [pc, #124]	@ (8001618 <HAL_DMA_Init+0xb0>)
 800159a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2202      	movs	r2, #2
 80015a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80015b2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80015b6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80015c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	68db      	ldr	r3, [r3, #12]
 80015c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015e0:	68fa      	ldr	r2, [r7, #12]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	68fa      	ldr	r2, [r7, #12]
 80015ec:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2200      	movs	r2, #0
 80015f2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr
 8001610:	bffdfff8 	.word	0xbffdfff8
 8001614:	cccccccd 	.word	0xcccccccd
 8001618:	40020000 	.word	0x40020000

0800161c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
 8001628:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d101      	bne.n	800163c <HAL_DMA_Start_IT+0x20>
 8001638:	2302      	movs	r3, #2
 800163a:	e04b      	b.n	80016d4 <HAL_DMA_Start_IT+0xb8>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2201      	movs	r2, #1
 8001640:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800164a:	b2db      	uxtb	r3, r3
 800164c:	2b01      	cmp	r3, #1
 800164e:	d13a      	bne.n	80016c6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2202      	movs	r2, #2
 8001654:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f022 0201 	bic.w	r2, r2, #1
 800166c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	68b9      	ldr	r1, [r7, #8]
 8001674:	68f8      	ldr	r0, [r7, #12]
 8001676:	f000 f9eb 	bl	8001a50 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167e:	2b00      	cmp	r3, #0
 8001680:	d008      	beq.n	8001694 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f042 020e 	orr.w	r2, r2, #14
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	e00f      	b.n	80016b4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f022 0204 	bic.w	r2, r2, #4
 80016a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f042 020a 	orr.w	r2, r2, #10
 80016b2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681a      	ldr	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f042 0201 	orr.w	r2, r2, #1
 80016c2:	601a      	str	r2, [r3, #0]
 80016c4:	e005      	b.n	80016d2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80016ce:	2302      	movs	r3, #2
 80016d0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80016d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	3718      	adds	r7, #24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016dc:	b480      	push	{r7}
 80016de:	b085      	sub	sp, #20
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016e4:	2300      	movs	r3, #0
 80016e6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d008      	beq.n	8001706 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2204      	movs	r2, #4
 80016f8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2200      	movs	r2, #0
 80016fe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e020      	b.n	8001748 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f022 020e 	bic.w	r2, r2, #14
 8001714:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0201 	bic.w	r2, r2, #1
 8001724:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800172e:	2101      	movs	r1, #1
 8001730:	fa01 f202 	lsl.w	r2, r1, r2
 8001734:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001746:	7bfb      	ldrb	r3, [r7, #15]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3714      	adds	r7, #20
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
	...

08001754 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001766:	b2db      	uxtb	r3, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d005      	beq.n	8001778 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2204      	movs	r2, #4
 8001770:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	73fb      	strb	r3, [r7, #15]
 8001776:	e051      	b.n	800181c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f022 020e 	bic.w	r2, r2, #14
 8001786:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f022 0201 	bic.w	r2, r2, #1
 8001796:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a22      	ldr	r2, [pc, #136]	@ (8001828 <HAL_DMA_Abort_IT+0xd4>)
 800179e:	4293      	cmp	r3, r2
 80017a0:	d029      	beq.n	80017f6 <HAL_DMA_Abort_IT+0xa2>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a21      	ldr	r2, [pc, #132]	@ (800182c <HAL_DMA_Abort_IT+0xd8>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d022      	beq.n	80017f2 <HAL_DMA_Abort_IT+0x9e>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001830 <HAL_DMA_Abort_IT+0xdc>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d01a      	beq.n	80017ec <HAL_DMA_Abort_IT+0x98>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001834 <HAL_DMA_Abort_IT+0xe0>)
 80017bc:	4293      	cmp	r3, r2
 80017be:	d012      	beq.n	80017e6 <HAL_DMA_Abort_IT+0x92>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4a1c      	ldr	r2, [pc, #112]	@ (8001838 <HAL_DMA_Abort_IT+0xe4>)
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d00a      	beq.n	80017e0 <HAL_DMA_Abort_IT+0x8c>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a1b      	ldr	r2, [pc, #108]	@ (800183c <HAL_DMA_Abort_IT+0xe8>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d102      	bne.n	80017da <HAL_DMA_Abort_IT+0x86>
 80017d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80017d8:	e00e      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80017de:	e00b      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017e4:	e008      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ea:	e005      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017f0:	e002      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017f2:	2310      	movs	r3, #16
 80017f4:	e000      	b.n	80017f8 <HAL_DMA_Abort_IT+0xa4>
 80017f6:	2301      	movs	r3, #1
 80017f8:	4a11      	ldr	r2, [pc, #68]	@ (8001840 <HAL_DMA_Abort_IT+0xec>)
 80017fa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001810:	2b00      	cmp	r3, #0
 8001812:	d003      	beq.n	800181c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	4798      	blx	r3
    } 
  }
  return status;
 800181c:	7bfb      	ldrb	r3, [r7, #15]
}
 800181e:	4618      	mov	r0, r3
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	40020008 	.word	0x40020008
 800182c:	4002001c 	.word	0x4002001c
 8001830:	40020030 	.word	0x40020030
 8001834:	40020044 	.word	0x40020044
 8001838:	40020058 	.word	0x40020058
 800183c:	4002006c 	.word	0x4002006c
 8001840:	40020000 	.word	0x40020000

08001844 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001860:	2204      	movs	r2, #4
 8001862:	409a      	lsls	r2, r3
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4013      	ands	r3, r2
 8001868:	2b00      	cmp	r3, #0
 800186a:	d04f      	beq.n	800190c <HAL_DMA_IRQHandler+0xc8>
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	f003 0304 	and.w	r3, r3, #4
 8001872:	2b00      	cmp	r3, #0
 8001874:	d04a      	beq.n	800190c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0320 	and.w	r3, r3, #32
 8001880:	2b00      	cmp	r3, #0
 8001882:	d107      	bne.n	8001894 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	681a      	ldr	r2, [r3, #0]
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f022 0204 	bic.w	r2, r2, #4
 8001892:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a66      	ldr	r2, [pc, #408]	@ (8001a34 <HAL_DMA_IRQHandler+0x1f0>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d029      	beq.n	80018f2 <HAL_DMA_IRQHandler+0xae>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a65      	ldr	r2, [pc, #404]	@ (8001a38 <HAL_DMA_IRQHandler+0x1f4>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d022      	beq.n	80018ee <HAL_DMA_IRQHandler+0xaa>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a63      	ldr	r2, [pc, #396]	@ (8001a3c <HAL_DMA_IRQHandler+0x1f8>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d01a      	beq.n	80018e8 <HAL_DMA_IRQHandler+0xa4>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a62      	ldr	r2, [pc, #392]	@ (8001a40 <HAL_DMA_IRQHandler+0x1fc>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d012      	beq.n	80018e2 <HAL_DMA_IRQHandler+0x9e>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a60      	ldr	r2, [pc, #384]	@ (8001a44 <HAL_DMA_IRQHandler+0x200>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d00a      	beq.n	80018dc <HAL_DMA_IRQHandler+0x98>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a5f      	ldr	r2, [pc, #380]	@ (8001a48 <HAL_DMA_IRQHandler+0x204>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d102      	bne.n	80018d6 <HAL_DMA_IRQHandler+0x92>
 80018d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018d4:	e00e      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018d6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80018da:	e00b      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80018e0:	e008      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018e2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80018e6:	e005      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018ec:	e002      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018ee:	2340      	movs	r3, #64	@ 0x40
 80018f0:	e000      	b.n	80018f4 <HAL_DMA_IRQHandler+0xb0>
 80018f2:	2304      	movs	r3, #4
 80018f4:	4a55      	ldr	r2, [pc, #340]	@ (8001a4c <HAL_DMA_IRQHandler+0x208>)
 80018f6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	f000 8094 	beq.w	8001a2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800190a:	e08e      	b.n	8001a2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001910:	2202      	movs	r2, #2
 8001912:	409a      	lsls	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4013      	ands	r3, r2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d056      	beq.n	80019ca <HAL_DMA_IRQHandler+0x186>
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d051      	beq.n	80019ca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0320 	and.w	r3, r3, #32
 8001930:	2b00      	cmp	r3, #0
 8001932:	d10b      	bne.n	800194c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f022 020a 	bic.w	r2, r2, #10
 8001942:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2201      	movs	r2, #1
 8001948:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a38      	ldr	r2, [pc, #224]	@ (8001a34 <HAL_DMA_IRQHandler+0x1f0>)
 8001952:	4293      	cmp	r3, r2
 8001954:	d029      	beq.n	80019aa <HAL_DMA_IRQHandler+0x166>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4a37      	ldr	r2, [pc, #220]	@ (8001a38 <HAL_DMA_IRQHandler+0x1f4>)
 800195c:	4293      	cmp	r3, r2
 800195e:	d022      	beq.n	80019a6 <HAL_DMA_IRQHandler+0x162>
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a35      	ldr	r2, [pc, #212]	@ (8001a3c <HAL_DMA_IRQHandler+0x1f8>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d01a      	beq.n	80019a0 <HAL_DMA_IRQHandler+0x15c>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a34      	ldr	r2, [pc, #208]	@ (8001a40 <HAL_DMA_IRQHandler+0x1fc>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d012      	beq.n	800199a <HAL_DMA_IRQHandler+0x156>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4a32      	ldr	r2, [pc, #200]	@ (8001a44 <HAL_DMA_IRQHandler+0x200>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d00a      	beq.n	8001994 <HAL_DMA_IRQHandler+0x150>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a31      	ldr	r2, [pc, #196]	@ (8001a48 <HAL_DMA_IRQHandler+0x204>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d102      	bne.n	800198e <HAL_DMA_IRQHandler+0x14a>
 8001988:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800198c:	e00e      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 800198e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001992:	e00b      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 8001994:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001998:	e008      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 800199a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800199e:	e005      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 80019a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019a4:	e002      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 80019a6:	2320      	movs	r3, #32
 80019a8:	e000      	b.n	80019ac <HAL_DMA_IRQHandler+0x168>
 80019aa:	2302      	movs	r3, #2
 80019ac:	4a27      	ldr	r2, [pc, #156]	@ (8001a4c <HAL_DMA_IRQHandler+0x208>)
 80019ae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2200      	movs	r2, #0
 80019b4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d034      	beq.n	8001a2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80019c8:	e02f      	b.n	8001a2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	2208      	movs	r2, #8
 80019d0:	409a      	lsls	r2, r3
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	4013      	ands	r3, r2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d028      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x1e8>
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d023      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 020e 	bic.w	r2, r2, #14
 80019f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019fc:	2101      	movs	r1, #1
 80019fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001a02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2201      	movs	r2, #1
 8001a08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	2200      	movs	r2, #0
 8001a16:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d004      	beq.n	8001a2c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	4798      	blx	r3
    }
  }
  return;
 8001a2a:	bf00      	nop
 8001a2c:	bf00      	nop
}
 8001a2e:	3710      	adds	r7, #16
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40020008 	.word	0x40020008
 8001a38:	4002001c 	.word	0x4002001c
 8001a3c:	40020030 	.word	0x40020030
 8001a40:	40020044 	.word	0x40020044
 8001a44:	40020058 	.word	0x40020058
 8001a48:	4002006c 	.word	0x4002006c
 8001a4c:	40020000 	.word	0x40020000

08001a50 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
 8001a5c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a66:	2101      	movs	r1, #1
 8001a68:	fa01 f202 	lsl.w	r2, r1, r2
 8001a6c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	683a      	ldr	r2, [r7, #0]
 8001a74:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b10      	cmp	r3, #16
 8001a7c:	d108      	bne.n	8001a90 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001a8e:	e007      	b.n	8001aa0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68ba      	ldr	r2, [r7, #8]
 8001a96:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	687a      	ldr	r2, [r7, #4]
 8001a9e:	60da      	str	r2, [r3, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	3714      	adds	r7, #20
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
	...

08001aac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b08b      	sub	sp, #44	@ 0x2c
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001abe:	e169      	b.n	8001d94 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ac8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69fa      	ldr	r2, [r7, #28]
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	f040 8158 	bne.w	8001d8e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	4a9a      	ldr	r2, [pc, #616]	@ (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d05e      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001ae8:	4a98      	ldr	r2, [pc, #608]	@ (8001d4c <HAL_GPIO_Init+0x2a0>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d875      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001aee:	4a98      	ldr	r2, [pc, #608]	@ (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d058      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001af4:	4a96      	ldr	r2, [pc, #600]	@ (8001d50 <HAL_GPIO_Init+0x2a4>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d86f      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001afa:	4a96      	ldr	r2, [pc, #600]	@ (8001d54 <HAL_GPIO_Init+0x2a8>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d052      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b00:	4a94      	ldr	r2, [pc, #592]	@ (8001d54 <HAL_GPIO_Init+0x2a8>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d869      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b06:	4a94      	ldr	r2, [pc, #592]	@ (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d04c      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b0c:	4a92      	ldr	r2, [pc, #584]	@ (8001d58 <HAL_GPIO_Init+0x2ac>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d863      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b12:	4a92      	ldr	r2, [pc, #584]	@ (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d046      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
 8001b18:	4a90      	ldr	r2, [pc, #576]	@ (8001d5c <HAL_GPIO_Init+0x2b0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d85d      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b1e:	2b12      	cmp	r3, #18
 8001b20:	d82a      	bhi.n	8001b78 <HAL_GPIO_Init+0xcc>
 8001b22:	2b12      	cmp	r3, #18
 8001b24:	d859      	bhi.n	8001bda <HAL_GPIO_Init+0x12e>
 8001b26:	a201      	add	r2, pc, #4	@ (adr r2, 8001b2c <HAL_GPIO_Init+0x80>)
 8001b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b2c:	08001ba7 	.word	0x08001ba7
 8001b30:	08001b81 	.word	0x08001b81
 8001b34:	08001b93 	.word	0x08001b93
 8001b38:	08001bd5 	.word	0x08001bd5
 8001b3c:	08001bdb 	.word	0x08001bdb
 8001b40:	08001bdb 	.word	0x08001bdb
 8001b44:	08001bdb 	.word	0x08001bdb
 8001b48:	08001bdb 	.word	0x08001bdb
 8001b4c:	08001bdb 	.word	0x08001bdb
 8001b50:	08001bdb 	.word	0x08001bdb
 8001b54:	08001bdb 	.word	0x08001bdb
 8001b58:	08001bdb 	.word	0x08001bdb
 8001b5c:	08001bdb 	.word	0x08001bdb
 8001b60:	08001bdb 	.word	0x08001bdb
 8001b64:	08001bdb 	.word	0x08001bdb
 8001b68:	08001bdb 	.word	0x08001bdb
 8001b6c:	08001bdb 	.word	0x08001bdb
 8001b70:	08001b89 	.word	0x08001b89
 8001b74:	08001b9d 	.word	0x08001b9d
 8001b78:	4a79      	ldr	r2, [pc, #484]	@ (8001d60 <HAL_GPIO_Init+0x2b4>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d013      	beq.n	8001ba6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b7e:	e02c      	b.n	8001bda <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	623b      	str	r3, [r7, #32]
          break;
 8001b86:	e029      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	623b      	str	r3, [r7, #32]
          break;
 8001b90:	e024      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	68db      	ldr	r3, [r3, #12]
 8001b96:	3308      	adds	r3, #8
 8001b98:	623b      	str	r3, [r7, #32]
          break;
 8001b9a:	e01f      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	330c      	adds	r3, #12
 8001ba2:	623b      	str	r3, [r7, #32]
          break;
 8001ba4:	e01a      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d102      	bne.n	8001bb4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	623b      	str	r3, [r7, #32]
          break;
 8001bb2:	e013      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d105      	bne.n	8001bc8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bbc:	2308      	movs	r3, #8
 8001bbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	69fa      	ldr	r2, [r7, #28]
 8001bc4:	611a      	str	r2, [r3, #16]
          break;
 8001bc6:	e009      	b.n	8001bdc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bc8:	2308      	movs	r3, #8
 8001bca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69fa      	ldr	r2, [r7, #28]
 8001bd0:	615a      	str	r2, [r3, #20]
          break;
 8001bd2:	e003      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
          break;
 8001bd8:	e000      	b.n	8001bdc <HAL_GPIO_Init+0x130>
          break;
 8001bda:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	2bff      	cmp	r3, #255	@ 0xff
 8001be0:	d801      	bhi.n	8001be6 <HAL_GPIO_Init+0x13a>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	e001      	b.n	8001bea <HAL_GPIO_Init+0x13e>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3304      	adds	r3, #4
 8001bea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2bff      	cmp	r3, #255	@ 0xff
 8001bf0:	d802      	bhi.n	8001bf8 <HAL_GPIO_Init+0x14c>
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	e002      	b.n	8001bfe <HAL_GPIO_Init+0x152>
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	3b08      	subs	r3, #8
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	210f      	movs	r1, #15
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	401a      	ands	r2, r3
 8001c10:	6a39      	ldr	r1, [r7, #32]
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	f000 80b1 	beq.w	8001d8e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c2c:	4b4d      	ldr	r3, [pc, #308]	@ (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a4c      	ldr	r2, [pc, #304]	@ (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b4a      	ldr	r3, [pc, #296]	@ (8001d64 <HAL_GPIO_Init+0x2b8>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0301 	and.w	r3, r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c44:	4a48      	ldr	r2, [pc, #288]	@ (8001d68 <HAL_GPIO_Init+0x2bc>)
 8001c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c48:	089b      	lsrs	r3, r3, #2
 8001c4a:	3302      	adds	r3, #2
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c54:	f003 0303 	and.w	r3, r3, #3
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	220f      	movs	r2, #15
 8001c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c60:	43db      	mvns	r3, r3
 8001c62:	68fa      	ldr	r2, [r7, #12]
 8001c64:	4013      	ands	r3, r2
 8001c66:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	4a40      	ldr	r2, [pc, #256]	@ (8001d6c <HAL_GPIO_Init+0x2c0>)
 8001c6c:	4293      	cmp	r3, r2
 8001c6e:	d013      	beq.n	8001c98 <HAL_GPIO_Init+0x1ec>
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a3f      	ldr	r2, [pc, #252]	@ (8001d70 <HAL_GPIO_Init+0x2c4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d00d      	beq.n	8001c94 <HAL_GPIO_Init+0x1e8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d74 <HAL_GPIO_Init+0x2c8>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d007      	beq.n	8001c90 <HAL_GPIO_Init+0x1e4>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a3d      	ldr	r2, [pc, #244]	@ (8001d78 <HAL_GPIO_Init+0x2cc>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d101      	bne.n	8001c8c <HAL_GPIO_Init+0x1e0>
 8001c88:	2303      	movs	r3, #3
 8001c8a:	e006      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	e004      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e002      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c94:	2301      	movs	r3, #1
 8001c96:	e000      	b.n	8001c9a <HAL_GPIO_Init+0x1ee>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9c:	f002 0203 	and.w	r2, r2, #3
 8001ca0:	0092      	lsls	r2, r2, #2
 8001ca2:	4093      	lsls	r3, r2
 8001ca4:	68fa      	ldr	r2, [r7, #12]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001caa:	492f      	ldr	r1, [pc, #188]	@ (8001d68 <HAL_GPIO_Init+0x2bc>)
 8001cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	3302      	adds	r3, #2
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d006      	beq.n	8001cd2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cc4:	4b2d      	ldr	r3, [pc, #180]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cc6:	689a      	ldr	r2, [r3, #8]
 8001cc8:	492c      	ldr	r1, [pc, #176]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	608b      	str	r3, [r1, #8]
 8001cd0:	e006      	b.n	8001ce0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cd4:	689a      	ldr	r2, [r3, #8]
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	43db      	mvns	r3, r3
 8001cda:	4928      	ldr	r1, [pc, #160]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d006      	beq.n	8001cfa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cec:	4b23      	ldr	r3, [pc, #140]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	4922      	ldr	r1, [pc, #136]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	60cb      	str	r3, [r1, #12]
 8001cf8:	e006      	b.n	8001d08 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cfa:	4b20      	ldr	r3, [pc, #128]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	43db      	mvns	r3, r3
 8001d02:	491e      	ldr	r1, [pc, #120]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d04:	4013      	ands	r3, r2
 8001d06:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d006      	beq.n	8001d22 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d14:	4b19      	ldr	r3, [pc, #100]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d16:	685a      	ldr	r2, [r3, #4]
 8001d18:	4918      	ldr	r1, [pc, #96]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d1a:	69bb      	ldr	r3, [r7, #24]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	604b      	str	r3, [r1, #4]
 8001d20:	e006      	b.n	8001d30 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d22:	4b16      	ldr	r3, [pc, #88]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d24:	685a      	ldr	r2, [r3, #4]
 8001d26:	69bb      	ldr	r3, [r7, #24]
 8001d28:	43db      	mvns	r3, r3
 8001d2a:	4914      	ldr	r1, [pc, #80]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d021      	beq.n	8001d80 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	490e      	ldr	r1, [pc, #56]	@ (8001d7c <HAL_GPIO_Init+0x2d0>)
 8001d42:	69bb      	ldr	r3, [r7, #24]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	600b      	str	r3, [r1, #0]
 8001d48:	e021      	b.n	8001d8e <HAL_GPIO_Init+0x2e2>
 8001d4a:	bf00      	nop
 8001d4c:	10320000 	.word	0x10320000
 8001d50:	10310000 	.word	0x10310000
 8001d54:	10220000 	.word	0x10220000
 8001d58:	10210000 	.word	0x10210000
 8001d5c:	10120000 	.word	0x10120000
 8001d60:	10110000 	.word	0x10110000
 8001d64:	40021000 	.word	0x40021000
 8001d68:	40010000 	.word	0x40010000
 8001d6c:	40010800 	.word	0x40010800
 8001d70:	40010c00 	.word	0x40010c00
 8001d74:	40011000 	.word	0x40011000
 8001d78:	40011400 	.word	0x40011400
 8001d7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d80:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <HAL_GPIO_Init+0x304>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	4909      	ldr	r1, [pc, #36]	@ (8001db0 <HAL_GPIO_Init+0x304>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d90:	3301      	adds	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f47f ae8e 	bne.w	8001ac0 <HAL_GPIO_Init+0x14>
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	372c      	adds	r7, #44	@ 0x2c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	40010400 	.word	0x40010400

08001db4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	807b      	strh	r3, [r7, #2]
 8001dc0:	4613      	mov	r3, r2
 8001dc2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc4:	787b      	ldrb	r3, [r7, #1]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dca:	887a      	ldrh	r2, [r7, #2]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dd0:	e003      	b.n	8001dda <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dd2:	887b      	ldrh	r3, [r7, #2]
 8001dd4:	041a      	lsls	r2, r3, #16
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	611a      	str	r2, [r3, #16]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b085      	sub	sp, #20
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001df6:	887a      	ldrh	r2, [r7, #2]
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	041a      	lsls	r2, r3, #16
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	43d9      	mvns	r1, r3
 8001e02:	887b      	ldrh	r3, [r7, #2]
 8001e04:	400b      	ands	r3, r1
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	611a      	str	r2, [r3, #16]
}
 8001e0c:	bf00      	nop
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
	...

08001e18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e272      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 0301 	and.w	r3, r3, #1
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	f000 8087 	beq.w	8001f46 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e38:	4b92      	ldr	r3, [pc, #584]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 030c 	and.w	r3, r3, #12
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d00c      	beq.n	8001e5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e44:	4b8f      	ldr	r3, [pc, #572]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f003 030c 	and.w	r3, r3, #12
 8001e4c:	2b08      	cmp	r3, #8
 8001e4e:	d112      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
 8001e50:	4b8c      	ldr	r3, [pc, #560]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e5c:	d10b      	bne.n	8001e76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e5e:	4b89      	ldr	r3, [pc, #548]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d06c      	beq.n	8001f44 <HAL_RCC_OscConfig+0x12c>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d168      	bne.n	8001f44 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e24c      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e7e:	d106      	bne.n	8001e8e <HAL_RCC_OscConfig+0x76>
 8001e80:	4b80      	ldr	r3, [pc, #512]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a7f      	ldr	r2, [pc, #508]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	e02e      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10c      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x98>
 8001e96:	4b7b      	ldr	r3, [pc, #492]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7a      	ldr	r2, [pc, #488]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	4b78      	ldr	r3, [pc, #480]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a77      	ldr	r2, [pc, #476]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eac:	6013      	str	r3, [r2, #0]
 8001eae:	e01d      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eb8:	d10c      	bne.n	8001ed4 <HAL_RCC_OscConfig+0xbc>
 8001eba:	4b72      	ldr	r3, [pc, #456]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a71      	ldr	r2, [pc, #452]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	4b6f      	ldr	r3, [pc, #444]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a6e      	ldr	r2, [pc, #440]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e00b      	b.n	8001eec <HAL_RCC_OscConfig+0xd4>
 8001ed4:	4b6b      	ldr	r3, [pc, #428]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6a      	ldr	r2, [pc, #424]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b68      	ldr	r3, [pc, #416]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a67      	ldr	r2, [pc, #412]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001eea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d013      	beq.n	8001f1c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ef4:	f7ff fa20 	bl	8001338 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001efc:	f7ff fa1c 	bl	8001338 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b64      	cmp	r3, #100	@ 0x64
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e200      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0xe4>
 8001f1a:	e014      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1c:	f7ff fa0c 	bl	8001338 <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f24:	f7ff fa08 	bl	8001338 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b64      	cmp	r3, #100	@ 0x64
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e1ec      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	4b53      	ldr	r3, [pc, #332]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1f0      	bne.n	8001f24 <HAL_RCC_OscConfig+0x10c>
 8001f42:	e000      	b.n	8001f46 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0302 	and.w	r3, r3, #2
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d063      	beq.n	800201a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f52:	4b4c      	ldr	r3, [pc, #304]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 030c 	and.w	r3, r3, #12
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d00b      	beq.n	8001f76 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f5e:	4b49      	ldr	r3, [pc, #292]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 030c 	and.w	r3, r3, #12
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d11c      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
 8001f6a:	4b46      	ldr	r3, [pc, #280]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d116      	bne.n	8001fa4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f76:	4b43      	ldr	r3, [pc, #268]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0302 	and.w	r3, r3, #2
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d005      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	691b      	ldr	r3, [r3, #16]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d001      	beq.n	8001f8e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e1c0      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	695b      	ldr	r3, [r3, #20]
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	4939      	ldr	r1, [pc, #228]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	e03a      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d020      	beq.n	8001fee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fac:	4b36      	ldr	r3, [pc, #216]	@ (8002088 <HAL_RCC_OscConfig+0x270>)
 8001fae:	2201      	movs	r2, #1
 8001fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7ff f9c1 	bl	8001338 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fba:	f7ff f9bd 	bl	8001338 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e1a1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fcc:	4b2d      	ldr	r3, [pc, #180]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0302 	and.w	r3, r3, #2
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	695b      	ldr	r3, [r3, #20]
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	4927      	ldr	r1, [pc, #156]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	600b      	str	r3, [r1, #0]
 8001fec:	e015      	b.n	800201a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fee:	4b26      	ldr	r3, [pc, #152]	@ (8002088 <HAL_RCC_OscConfig+0x270>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff4:	f7ff f9a0 	bl	8001338 <HAL_GetTick>
 8001ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffa:	e008      	b.n	800200e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ffc:	f7ff f99c 	bl	8001338 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	2b02      	cmp	r3, #2
 8002008:	d901      	bls.n	800200e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800200a:	2303      	movs	r3, #3
 800200c:	e180      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800200e:	4b1d      	ldr	r3, [pc, #116]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1f0      	bne.n	8001ffc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	2b00      	cmp	r3, #0
 8002024:	d03a      	beq.n	800209c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	699b      	ldr	r3, [r3, #24]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d019      	beq.n	8002062 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800202e:	4b17      	ldr	r3, [pc, #92]	@ (800208c <HAL_RCC_OscConfig+0x274>)
 8002030:	2201      	movs	r2, #1
 8002032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002034:	f7ff f980 	bl	8001338 <HAL_GetTick>
 8002038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800203a:	e008      	b.n	800204e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800203c:	f7ff f97c 	bl	8001338 <HAL_GetTick>
 8002040:	4602      	mov	r2, r0
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	2b02      	cmp	r3, #2
 8002048:	d901      	bls.n	800204e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e160      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800204e:	4b0d      	ldr	r3, [pc, #52]	@ (8002084 <HAL_RCC_OscConfig+0x26c>)
 8002050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002052:	f003 0302 	and.w	r3, r3, #2
 8002056:	2b00      	cmp	r3, #0
 8002058:	d0f0      	beq.n	800203c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800205a:	2001      	movs	r0, #1
 800205c:	f000 face 	bl	80025fc <RCC_Delay>
 8002060:	e01c      	b.n	800209c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002062:	4b0a      	ldr	r3, [pc, #40]	@ (800208c <HAL_RCC_OscConfig+0x274>)
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002068:	f7ff f966 	bl	8001338 <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800206e:	e00f      	b.n	8002090 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002070:	f7ff f962 	bl	8001338 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d908      	bls.n	8002090 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e146      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 8002082:	bf00      	nop
 8002084:	40021000 	.word	0x40021000
 8002088:	42420000 	.word	0x42420000
 800208c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002090:	4b92      	ldr	r3, [pc, #584]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1e9      	bne.n	8002070 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	f000 80a6 	beq.w	80021f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020aa:	2300      	movs	r3, #0
 80020ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020ae:	4b8b      	ldr	r3, [pc, #556]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10d      	bne.n	80020d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ba:	4b88      	ldr	r3, [pc, #544]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	4a87      	ldr	r2, [pc, #540]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020c4:	61d3      	str	r3, [r2, #28]
 80020c6:	4b85      	ldr	r3, [pc, #532]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020d2:	2301      	movs	r3, #1
 80020d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d6:	4b82      	ldr	r3, [pc, #520]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d118      	bne.n	8002114 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020e2:	4b7f      	ldr	r3, [pc, #508]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a7e      	ldr	r2, [pc, #504]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 80020e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020ee:	f7ff f923 	bl	8001338 <HAL_GetTick>
 80020f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020f4:	e008      	b.n	8002108 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020f6:	f7ff f91f 	bl	8001338 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	2b64      	cmp	r3, #100	@ 0x64
 8002102:	d901      	bls.n	8002108 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002104:	2303      	movs	r3, #3
 8002106:	e103      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002108:	4b75      	ldr	r3, [pc, #468]	@ (80022e0 <HAL_RCC_OscConfig+0x4c8>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0f0      	beq.n	80020f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	2b01      	cmp	r3, #1
 800211a:	d106      	bne.n	800212a <HAL_RCC_OscConfig+0x312>
 800211c:	4b6f      	ldr	r3, [pc, #444]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	4a6e      	ldr	r2, [pc, #440]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002122:	f043 0301 	orr.w	r3, r3, #1
 8002126:	6213      	str	r3, [r2, #32]
 8002128:	e02d      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d10c      	bne.n	800214c <HAL_RCC_OscConfig+0x334>
 8002132:	4b6a      	ldr	r3, [pc, #424]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002134:	6a1b      	ldr	r3, [r3, #32]
 8002136:	4a69      	ldr	r2, [pc, #420]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002138:	f023 0301 	bic.w	r3, r3, #1
 800213c:	6213      	str	r3, [r2, #32]
 800213e:	4b67      	ldr	r3, [pc, #412]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002140:	6a1b      	ldr	r3, [r3, #32]
 8002142:	4a66      	ldr	r2, [pc, #408]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002144:	f023 0304 	bic.w	r3, r3, #4
 8002148:	6213      	str	r3, [r2, #32]
 800214a:	e01c      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2b05      	cmp	r3, #5
 8002152:	d10c      	bne.n	800216e <HAL_RCC_OscConfig+0x356>
 8002154:	4b61      	ldr	r3, [pc, #388]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	4a60      	ldr	r2, [pc, #384]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800215a:	f043 0304 	orr.w	r3, r3, #4
 800215e:	6213      	str	r3, [r2, #32]
 8002160:	4b5e      	ldr	r3, [pc, #376]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002162:	6a1b      	ldr	r3, [r3, #32]
 8002164:	4a5d      	ldr	r2, [pc, #372]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002166:	f043 0301 	orr.w	r3, r3, #1
 800216a:	6213      	str	r3, [r2, #32]
 800216c:	e00b      	b.n	8002186 <HAL_RCC_OscConfig+0x36e>
 800216e:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002170:	6a1b      	ldr	r3, [r3, #32]
 8002172:	4a5a      	ldr	r2, [pc, #360]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002174:	f023 0301 	bic.w	r3, r3, #1
 8002178:	6213      	str	r3, [r2, #32]
 800217a:	4b58      	ldr	r3, [pc, #352]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	4a57      	ldr	r2, [pc, #348]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002180:	f023 0304 	bic.w	r3, r3, #4
 8002184:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d015      	beq.n	80021ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800218e:	f7ff f8d3 	bl	8001338 <HAL_GetTick>
 8002192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002194:	e00a      	b.n	80021ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002196:	f7ff f8cf 	bl	8001338 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	693b      	ldr	r3, [r7, #16]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021a4:	4293      	cmp	r3, r2
 80021a6:	d901      	bls.n	80021ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021a8:	2303      	movs	r3, #3
 80021aa:	e0b1      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ac:	4b4b      	ldr	r3, [pc, #300]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	f003 0302 	and.w	r3, r3, #2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0ee      	beq.n	8002196 <HAL_RCC_OscConfig+0x37e>
 80021b8:	e014      	b.n	80021e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7ff f8bd 	bl	8001338 <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7ff f8b9 	bl	8001338 <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e09b      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021d8:	4b40      	ldr	r3, [pc, #256]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1ee      	bne.n	80021c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021e4:	7dfb      	ldrb	r3, [r7, #23]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d105      	bne.n	80021f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ea:	4b3c      	ldr	r3, [pc, #240]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	4a3b      	ldr	r2, [pc, #236]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	69db      	ldr	r3, [r3, #28]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	f000 8087 	beq.w	800230e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002200:	4b36      	ldr	r3, [pc, #216]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b08      	cmp	r3, #8
 800220a:	d061      	beq.n	80022d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	69db      	ldr	r3, [r3, #28]
 8002210:	2b02      	cmp	r3, #2
 8002212:	d146      	bne.n	80022a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002214:	4b33      	ldr	r3, [pc, #204]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002216:	2200      	movs	r2, #0
 8002218:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221a:	f7ff f88d 	bl	8001338 <HAL_GetTick>
 800221e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002220:	e008      	b.n	8002234 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002222:	f7ff f889 	bl	8001338 <HAL_GetTick>
 8002226:	4602      	mov	r2, r0
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	1ad3      	subs	r3, r2, r3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d901      	bls.n	8002234 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002230:	2303      	movs	r3, #3
 8002232:	e06d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002234:	4b29      	ldr	r3, [pc, #164]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1f0      	bne.n	8002222 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6a1b      	ldr	r3, [r3, #32]
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002248:	d108      	bne.n	800225c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800224a:	4b24      	ldr	r3, [pc, #144]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	4921      	ldr	r1, [pc, #132]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002258:	4313      	orrs	r3, r2
 800225a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800225c:	4b1f      	ldr	r3, [pc, #124]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a19      	ldr	r1, [r3, #32]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226c:	430b      	orrs	r3, r1
 800226e:	491b      	ldr	r1, [pc, #108]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002270:	4313      	orrs	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002274:	4b1b      	ldr	r3, [pc, #108]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 8002276:	2201      	movs	r2, #1
 8002278:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227a:	f7ff f85d 	bl	8001338 <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002282:	f7ff f859 	bl	8001338 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e03d      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002294:	4b11      	ldr	r3, [pc, #68]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x46a>
 80022a0:	e035      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022a2:	4b10      	ldr	r3, [pc, #64]	@ (80022e4 <HAL_RCC_OscConfig+0x4cc>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a8:	f7ff f846 	bl	8001338 <HAL_GetTick>
 80022ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ae:	e008      	b.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b0:	f7ff f842 	bl	8001338 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d901      	bls.n	80022c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022be:	2303      	movs	r3, #3
 80022c0:	e026      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022c2:	4b06      	ldr	r3, [pc, #24]	@ (80022dc <HAL_RCC_OscConfig+0x4c4>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1f0      	bne.n	80022b0 <HAL_RCC_OscConfig+0x498>
 80022ce:	e01e      	b.n	800230e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d107      	bne.n	80022e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e019      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
 80022dc:	40021000 	.word	0x40021000
 80022e0:	40007000 	.word	0x40007000
 80022e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002318 <HAL_RCC_OscConfig+0x500>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6a1b      	ldr	r3, [r3, #32]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d106      	bne.n	800230a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002306:	429a      	cmp	r2, r3
 8002308:	d001      	beq.n	800230e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}
 8002318:	40021000 	.word	0x40021000

0800231c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b084      	sub	sp, #16
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e0d0      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002330:	4b6a      	ldr	r3, [pc, #424]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f003 0307 	and.w	r3, r3, #7
 8002338:	683a      	ldr	r2, [r7, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d910      	bls.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233e:	4b67      	ldr	r3, [pc, #412]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f023 0207 	bic.w	r2, r3, #7
 8002346:	4965      	ldr	r1, [pc, #404]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	4313      	orrs	r3, r2
 800234c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234e:	4b63      	ldr	r3, [pc, #396]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0307 	and.w	r3, r3, #7
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	429a      	cmp	r2, r3
 800235a:	d001      	beq.n	8002360 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e0b8      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f003 0302 	and.w	r3, r3, #2
 8002368:	2b00      	cmp	r3, #0
 800236a:	d020      	beq.n	80023ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f003 0304 	and.w	r3, r3, #4
 8002374:	2b00      	cmp	r3, #0
 8002376:	d005      	beq.n	8002384 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002378:	4b59      	ldr	r3, [pc, #356]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	4a58      	ldr	r2, [pc, #352]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800237e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002382:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002390:	4b53      	ldr	r3, [pc, #332]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	4a52      	ldr	r2, [pc, #328]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800239a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800239c:	4b50      	ldr	r3, [pc, #320]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	494d      	ldr	r1, [pc, #308]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d040      	beq.n	800243c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d107      	bne.n	80023d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023c2:	4b47      	ldr	r3, [pc, #284]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d115      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e07f      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d107      	bne.n	80023ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023da:	4b41      	ldr	r3, [pc, #260]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d109      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023e6:	2301      	movs	r3, #1
 80023e8:	e073      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ea:	4b3d      	ldr	r3, [pc, #244]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e06b      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023fa:	4b39      	ldr	r3, [pc, #228]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f023 0203 	bic.w	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	4936      	ldr	r1, [pc, #216]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	4313      	orrs	r3, r2
 800240a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800240c:	f7fe ff94 	bl	8001338 <HAL_GetTick>
 8002410:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002412:	e00a      	b.n	800242a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002414:	f7fe ff90 	bl	8001338 <HAL_GetTick>
 8002418:	4602      	mov	r2, r0
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002422:	4293      	cmp	r3, r2
 8002424:	d901      	bls.n	800242a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e053      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800242a:	4b2d      	ldr	r3, [pc, #180]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 020c 	and.w	r2, r3, #12
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	429a      	cmp	r2, r3
 800243a:	d1eb      	bne.n	8002414 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800243c:	4b27      	ldr	r3, [pc, #156]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0307 	and.w	r3, r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	429a      	cmp	r2, r3
 8002448:	d210      	bcs.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800244a:	4b24      	ldr	r3, [pc, #144]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f023 0207 	bic.w	r2, r3, #7
 8002452:	4922      	ldr	r1, [pc, #136]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	4313      	orrs	r3, r2
 8002458:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800245a:	4b20      	ldr	r3, [pc, #128]	@ (80024dc <HAL_RCC_ClockConfig+0x1c0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	d001      	beq.n	800246c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e032      	b.n	80024d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	2b00      	cmp	r3, #0
 8002476:	d008      	beq.n	800248a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002478:	4b19      	ldr	r3, [pc, #100]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	4916      	ldr	r1, [pc, #88]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002486:	4313      	orrs	r3, r2
 8002488:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0308 	and.w	r3, r3, #8
 8002492:	2b00      	cmp	r3, #0
 8002494:	d009      	beq.n	80024aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002496:	4b12      	ldr	r3, [pc, #72]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	490e      	ldr	r1, [pc, #56]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024aa:	f000 f821 	bl	80024f0 <HAL_RCC_GetSysClockFreq>
 80024ae:	4602      	mov	r2, r0
 80024b0:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	490a      	ldr	r1, [pc, #40]	@ (80024e4 <HAL_RCC_ClockConfig+0x1c8>)
 80024bc:	5ccb      	ldrb	r3, [r1, r3]
 80024be:	fa22 f303 	lsr.w	r3, r2, r3
 80024c2:	4a09      	ldr	r2, [pc, #36]	@ (80024e8 <HAL_RCC_ClockConfig+0x1cc>)
 80024c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024c6:	4b09      	ldr	r3, [pc, #36]	@ (80024ec <HAL_RCC_ClockConfig+0x1d0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe fef2 	bl	80012b4 <HAL_InitTick>

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	40022000 	.word	0x40022000
 80024e0:	40021000 	.word	0x40021000
 80024e4:	08003830 	.word	0x08003830
 80024e8:	20000000 	.word	0x20000000
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b087      	sub	sp, #28
 80024f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	2300      	movs	r3, #0
 8002500:	617b      	str	r3, [r7, #20]
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800250a:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <HAL_RCC_GetSysClockFreq+0x94>)
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f003 030c 	and.w	r3, r3, #12
 8002516:	2b04      	cmp	r3, #4
 8002518:	d002      	beq.n	8002520 <HAL_RCC_GetSysClockFreq+0x30>
 800251a:	2b08      	cmp	r3, #8
 800251c:	d003      	beq.n	8002526 <HAL_RCC_GetSysClockFreq+0x36>
 800251e:	e027      	b.n	8002570 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002520:	4b19      	ldr	r3, [pc, #100]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002522:	613b      	str	r3, [r7, #16]
      break;
 8002524:	e027      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	0c9b      	lsrs	r3, r3, #18
 800252a:	f003 030f 	and.w	r3, r3, #15
 800252e:	4a17      	ldr	r2, [pc, #92]	@ (800258c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002530:	5cd3      	ldrb	r3, [r2, r3]
 8002532:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d010      	beq.n	8002560 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800253e:	4b11      	ldr	r3, [pc, #68]	@ (8002584 <HAL_RCC_GetSysClockFreq+0x94>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	0c5b      	lsrs	r3, r3, #17
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	4a11      	ldr	r2, [pc, #68]	@ (8002590 <HAL_RCC_GetSysClockFreq+0xa0>)
 800254a:	5cd3      	ldrb	r3, [r2, r3]
 800254c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002552:	fb03 f202 	mul.w	r2, r3, r2
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	fbb2 f3f3 	udiv	r3, r2, r3
 800255c:	617b      	str	r3, [r7, #20]
 800255e:	e004      	b.n	800256a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a0c      	ldr	r2, [pc, #48]	@ (8002594 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002564:	fb02 f303 	mul.w	r3, r2, r3
 8002568:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	613b      	str	r3, [r7, #16]
      break;
 800256e:	e002      	b.n	8002576 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002570:	4b05      	ldr	r3, [pc, #20]	@ (8002588 <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	613b      	str	r3, [r7, #16]
      break;
 8002574:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002576:	693b      	ldr	r3, [r7, #16]
}
 8002578:	4618      	mov	r0, r3
 800257a:	371c      	adds	r7, #28
 800257c:	46bd      	mov	sp, r7
 800257e:	bc80      	pop	{r7}
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000
 8002588:	007a1200 	.word	0x007a1200
 800258c:	08003848 	.word	0x08003848
 8002590:	08003858 	.word	0x08003858
 8002594:	003d0900 	.word	0x003d0900

08002598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800259c:	4b02      	ldr	r3, [pc, #8]	@ (80025a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800259e:	681b      	ldr	r3, [r3, #0]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bc80      	pop	{r7}
 80025a6:	4770      	bx	lr
 80025a8:	20000000 	.word	0x20000000

080025ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025b0:	f7ff fff2 	bl	8002598 <HAL_RCC_GetHCLKFreq>
 80025b4:	4602      	mov	r2, r0
 80025b6:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	0a1b      	lsrs	r3, r3, #8
 80025bc:	f003 0307 	and.w	r3, r3, #7
 80025c0:	4903      	ldr	r1, [pc, #12]	@ (80025d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025c2:	5ccb      	ldrb	r3, [r1, r3]
 80025c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40021000 	.word	0x40021000
 80025d0:	08003840 	.word	0x08003840

080025d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80025d8:	f7ff ffde 	bl	8002598 <HAL_RCC_GetHCLKFreq>
 80025dc:	4602      	mov	r2, r0
 80025de:	4b05      	ldr	r3, [pc, #20]	@ (80025f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	0adb      	lsrs	r3, r3, #11
 80025e4:	f003 0307 	and.w	r3, r3, #7
 80025e8:	4903      	ldr	r1, [pc, #12]	@ (80025f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025ea:	5ccb      	ldrb	r3, [r1, r3]
 80025ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	40021000 	.word	0x40021000
 80025f8:	08003840 	.word	0x08003840

080025fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002604:	4b0a      	ldr	r3, [pc, #40]	@ (8002630 <RCC_Delay+0x34>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a0a      	ldr	r2, [pc, #40]	@ (8002634 <RCC_Delay+0x38>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	0a5b      	lsrs	r3, r3, #9
 8002610:	687a      	ldr	r2, [r7, #4]
 8002612:	fb02 f303 	mul.w	r3, r2, r3
 8002616:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002618:	bf00      	nop
  }
  while (Delay --);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	1e5a      	subs	r2, r3, #1
 800261e:	60fa      	str	r2, [r7, #12]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1f9      	bne.n	8002618 <RCC_Delay+0x1c>
}
 8002624:	bf00      	nop
 8002626:	bf00      	nop
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr
 8002630:	20000000 	.word	0x20000000
 8002634:	10624dd3 	.word	0x10624dd3

08002638 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e042      	b.n	80026d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d106      	bne.n	8002664 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f7fe faf8 	bl	8000c54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2224      	movs	r2, #36	@ 0x24
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	68da      	ldr	r2, [r3, #12]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800267a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	f000 ff11 	bl	80034a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	691a      	ldr	r2, [r3, #16]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002690:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695a      	ldr	r2, [r3, #20]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68da      	ldr	r2, [r3, #12]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2200      	movs	r2, #0
 80026b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2220      	movs	r2, #32
 80026bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2220      	movs	r2, #32
 80026c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3708      	adds	r7, #8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b08c      	sub	sp, #48	@ 0x30
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	4613      	mov	r3, r2
 80026e4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b20      	cmp	r3, #32
 80026f0:	d156      	bne.n	80027a0 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d002      	beq.n	80026fe <HAL_UART_Transmit_DMA+0x26>
 80026f8:	88fb      	ldrh	r3, [r7, #6]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e04f      	b.n	80027a2 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	88fa      	ldrh	r2, [r7, #6]
 800270c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	88fa      	ldrh	r2, [r7, #6]
 8002712:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2221      	movs	r2, #33	@ 0x21
 800271e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002726:	4a21      	ldr	r2, [pc, #132]	@ (80027ac <HAL_UART_Transmit_DMA+0xd4>)
 8002728:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272e:	4a20      	ldr	r2, [pc, #128]	@ (80027b0 <HAL_UART_Transmit_DMA+0xd8>)
 8002730:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002736:	4a1f      	ldr	r2, [pc, #124]	@ (80027b4 <HAL_UART_Transmit_DMA+0xdc>)
 8002738:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800273e:	2200      	movs	r2, #0
 8002740:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8002742:	f107 0308 	add.w	r3, r7, #8
 8002746:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800274c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800274e:	6819      	ldr	r1, [r3, #0]
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3304      	adds	r3, #4
 8002756:	461a      	mov	r2, r3
 8002758:	88fb      	ldrh	r3, [r7, #6]
 800275a:	f7fe ff5f 	bl	800161c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002766:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	3314      	adds	r3, #20
 800276e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	e853 3f00 	ldrex	r3, [r3]
 8002776:	617b      	str	r3, [r7, #20]
   return(result);
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800277e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	3314      	adds	r3, #20
 8002786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002788:	627a      	str	r2, [r7, #36]	@ 0x24
 800278a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800278c:	6a39      	ldr	r1, [r7, #32]
 800278e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002790:	e841 2300 	strex	r3, r2, [r1]
 8002794:	61fb      	str	r3, [r7, #28]
   return(result);
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1e5      	bne.n	8002768 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	e000      	b.n	80027a2 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 80027a0:	2302      	movs	r3, #2
  }
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3730      	adds	r7, #48	@ 0x30
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	08002d3b 	.word	0x08002d3b
 80027b0:	08002dd5 	.word	0x08002dd5
 80027b4:	08002f59 	.word	0x08002f59

080027b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b0ba      	sub	sp, #232	@ 0xe8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695b      	ldr	r3, [r3, #20]
 80027da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80027de:	2300      	movs	r3, #0
 80027e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80027ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ee:	f003 030f 	and.w	r3, r3, #15
 80027f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80027f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d10f      	bne.n	800281e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002802:	f003 0320 	and.w	r3, r3, #32
 8002806:	2b00      	cmp	r3, #0
 8002808:	d009      	beq.n	800281e <HAL_UART_IRQHandler+0x66>
 800280a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800280e:	f003 0320 	and.w	r3, r3, #32
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 fd86 	bl	8003328 <UART_Receive_IT>
      return;
 800281c:	e25b      	b.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800281e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002822:	2b00      	cmp	r3, #0
 8002824:	f000 80de 	beq.w	80029e4 <HAL_UART_IRQHandler+0x22c>
 8002828:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	2b00      	cmp	r3, #0
 8002832:	d106      	bne.n	8002842 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002834:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002838:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800283c:	2b00      	cmp	r3, #0
 800283e:	f000 80d1 	beq.w	80029e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00b      	beq.n	8002866 <HAL_UART_IRQHandler+0xae>
 800284e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002856:	2b00      	cmp	r3, #0
 8002858:	d005      	beq.n	8002866 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800285e:	f043 0201 	orr.w	r2, r3, #1
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002866:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00b      	beq.n	800288a <HAL_UART_IRQHandler+0xd2>
 8002872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d005      	beq.n	800288a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002882:	f043 0202 	orr.w	r2, r3, #2
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800288a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800288e:	f003 0302 	and.w	r3, r3, #2
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00b      	beq.n	80028ae <HAL_UART_IRQHandler+0xf6>
 8002896:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d005      	beq.n	80028ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a6:	f043 0204 	orr.w	r2, r3, #4
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80028ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028b2:	f003 0308 	and.w	r3, r3, #8
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d011      	beq.n	80028de <HAL_UART_IRQHandler+0x126>
 80028ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028be:	f003 0320 	and.w	r3, r3, #32
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d105      	bne.n	80028d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80028c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80028ca:	f003 0301 	and.w	r3, r3, #1
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d005      	beq.n	80028de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d6:	f043 0208 	orr.w	r2, r3, #8
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	f000 81f2 	beq.w	8002ccc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80028e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80028ec:	f003 0320 	and.w	r3, r3, #32
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d008      	beq.n	8002906 <HAL_UART_IRQHandler+0x14e>
 80028f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028f8:	f003 0320 	and.w	r3, r3, #32
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d002      	beq.n	8002906 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fd11 	bl	8003328 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002910:	2b00      	cmp	r3, #0
 8002912:	bf14      	ite	ne
 8002914:	2301      	movne	r3, #1
 8002916:	2300      	moveq	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002922:	f003 0308 	and.w	r3, r3, #8
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <HAL_UART_IRQHandler+0x17a>
 800292a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800292e:	2b00      	cmp	r3, #0
 8002930:	d04f      	beq.n	80029d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fc1b 	bl	800316e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002942:	2b00      	cmp	r3, #0
 8002944:	d041      	beq.n	80029ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	3314      	adds	r3, #20
 800294c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002950:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002954:	e853 3f00 	ldrex	r3, [r3]
 8002958:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800295c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002960:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002964:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3314      	adds	r3, #20
 800296e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002972:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800297a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800297e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002982:	e841 2300 	strex	r3, r2, [r1]
 8002986:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800298a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1d9      	bne.n	8002946 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002996:	2b00      	cmp	r3, #0
 8002998:	d013      	beq.n	80029c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b98 <HAL_UART_IRQHandler+0x3e0>)
 80029a0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7fe fed4 	bl	8001754 <HAL_DMA_Abort_IT>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d016      	beq.n	80029e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029bc:	4610      	mov	r0, r2
 80029be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c0:	e00e      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f9a5 	bl	8002d12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c8:	e00a      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f000 f9a1 	bl	8002d12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d0:	e006      	b.n	80029e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 f99d 	bl	8002d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2200      	movs	r2, #0
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80029de:	e175      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029e0:	bf00      	nop
    return;
 80029e2:	e173      	b.n	8002ccc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	f040 814f 	bne.w	8002c8c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80029ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8148 	beq.w	8002c8c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80029fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 8141 	beq.w	8002c8c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	60bb      	str	r3, [r7, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	695b      	ldr	r3, [r3, #20]
 8002a26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 80b6 	beq.w	8002b9c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8145 	beq.w	8002cd0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002a4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	f080 813e 	bcs.w	8002cd0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a5a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	f000 8088 	beq.w	8002b78 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	330c      	adds	r3, #12
 8002a6e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a76:	e853 3f00 	ldrex	r3, [r3]
 8002a7a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a82:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a86:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	330c      	adds	r3, #12
 8002a90:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a94:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a9c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002aa0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002aa4:	e841 2300 	strex	r3, r2, [r1]
 8002aa8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002aac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1d9      	bne.n	8002a68 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	3314      	adds	r3, #20
 8002aba:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002abc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002abe:	e853 3f00 	ldrex	r3, [r3]
 8002ac2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002ac4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ac6:	f023 0301 	bic.w	r3, r3, #1
 8002aca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	3314      	adds	r3, #20
 8002ad4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ad8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002adc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ade:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002ae0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002ae4:	e841 2300 	strex	r3, r2, [r1]
 8002ae8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002aea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d1e1      	bne.n	8002ab4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3314      	adds	r3, #20
 8002af6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002af8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002afa:	e853 3f00 	ldrex	r3, [r3]
 8002afe:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002b00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	3314      	adds	r3, #20
 8002b10:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002b14:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002b16:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b18:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002b1a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002b1c:	e841 2300 	strex	r3, r2, [r1]
 8002b20:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002b22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d1e3      	bne.n	8002af0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2220      	movs	r2, #32
 8002b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	330c      	adds	r3, #12
 8002b3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002b46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b48:	f023 0310 	bic.w	r3, r3, #16
 8002b4c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	330c      	adds	r3, #12
 8002b56:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b5a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b5c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b60:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e3      	bne.n	8002b36 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe fdb2 	bl	80016dc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2202      	movs	r2, #2
 8002b7c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	1ad3      	subs	r3, r2, r3
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f000 f8c8 	bl	8002d24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b94:	e09c      	b.n	8002cd0 <HAL_UART_IRQHandler+0x518>
 8002b96:	bf00      	nop
 8002b98:	08003233 	.word	0x08003233
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002bb0:	b29b      	uxth	r3, r3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	f000 808e 	beq.w	8002cd4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002bb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 8089 	beq.w	8002cd4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	330c      	adds	r3, #12
 8002bc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bcc:	e853 3f00 	ldrex	r3, [r3]
 8002bd0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002bd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bd8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	330c      	adds	r3, #12
 8002be2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002be6:	647a      	str	r2, [r7, #68]	@ 0x44
 8002be8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002bec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002bee:	e841 2300 	strex	r3, r2, [r1]
 8002bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1e3      	bne.n	8002bc2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	623b      	str	r3, [r7, #32]
   return(result);
 8002c0a:	6a3b      	ldr	r3, [r7, #32]
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3314      	adds	r3, #20
 8002c1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002c1e:	633a      	str	r2, [r7, #48]	@ 0x30
 8002c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c22:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002c24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c26:	e841 2300 	strex	r3, r2, [r1]
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1e3      	bne.n	8002bfa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	330c      	adds	r3, #12
 8002c46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	e853 3f00 	ldrex	r3, [r3]
 8002c4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f023 0310 	bic.w	r3, r3, #16
 8002c56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	330c      	adds	r3, #12
 8002c60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c64:	61fa      	str	r2, [r7, #28]
 8002c66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c68:	69b9      	ldr	r1, [r7, #24]
 8002c6a:	69fa      	ldr	r2, [r7, #28]
 8002c6c:	e841 2300 	strex	r3, r2, [r1]
 8002c70:	617b      	str	r3, [r7, #20]
   return(result);
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1e3      	bne.n	8002c40 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2202      	movs	r2, #2
 8002c7c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c82:	4619      	mov	r1, r3
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 f84d 	bl	8002d24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c8a:	e023      	b.n	8002cd4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d009      	beq.n	8002cac <HAL_UART_IRQHandler+0x4f4>
 8002c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d003      	beq.n	8002cac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f000 fad8 	bl	800325a <UART_Transmit_IT>
    return;
 8002caa:	e014      	b.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d00e      	beq.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
 8002cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d008      	beq.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002cc4:	6878      	ldr	r0, [r7, #4]
 8002cc6:	f000 fb17 	bl	80032f8 <UART_EndTransmit_IT>
    return;
 8002cca:	e004      	b.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
    return;
 8002ccc:	bf00      	nop
 8002cce:	e002      	b.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002cd0:	bf00      	nop
 8002cd2:	e000      	b.n	8002cd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8002cd4:	bf00      	nop
  }
}
 8002cd6:	37e8      	adds	r7, #232	@ 0xe8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b083      	sub	sp, #12
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8002ce4:	bf00      	nop
 8002ce6:	370c      	adds	r7, #12
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bc80      	pop	{r7}
 8002cec:	4770      	bx	lr

08002cee <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002cee:	b480      	push	{r7}
 8002cf0:	b083      	sub	sp, #12
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bc80      	pop	{r7}
 8002cfe:	4770      	bx	lr

08002d00 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002d00:	b480      	push	{r7}
 8002d02:	b083      	sub	sp, #12
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr

08002d12 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bc80      	pop	{r7}
 8002d22:	4770      	bx	lr

08002d24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr

08002d3a <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b090      	sub	sp, #64	@ 0x40
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0320 	and.w	r3, r3, #32
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d137      	bne.n	8002dc6 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8002d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d58:	2200      	movs	r2, #0
 8002d5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	3314      	adds	r3, #20
 8002d62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d66:	e853 3f00 	ldrex	r3, [r3]
 8002d6a:	623b      	str	r3, [r7, #32]
   return(result);
 8002d6c:	6a3b      	ldr	r3, [r7, #32]
 8002d6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	3314      	adds	r3, #20
 8002d7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d7c:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d80:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d84:	e841 2300 	strex	r3, r2, [r1]
 8002d88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1e5      	bne.n	8002d5c <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	330c      	adds	r3, #12
 8002d96:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	e853 3f00 	ldrex	r3, [r3]
 8002d9e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002da6:	637b      	str	r3, [r7, #52]	@ 0x34
 8002da8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	330c      	adds	r3, #12
 8002dae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002db0:	61fa      	str	r2, [r7, #28]
 8002db2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002db4:	69b9      	ldr	r1, [r7, #24]
 8002db6:	69fa      	ldr	r2, [r7, #28]
 8002db8:	e841 2300 	strex	r3, r2, [r1]
 8002dbc:	617b      	str	r3, [r7, #20]
   return(result);
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d1e5      	bne.n	8002d90 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002dc4:	e002      	b.n	8002dcc <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8002dc6:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8002dc8:	f7fd fd50 	bl	800086c <HAL_UART_TxCpltCallback>
}
 8002dcc:	bf00      	nop
 8002dce:	3740      	adds	r7, #64	@ 0x40
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002de2:	68f8      	ldr	r0, [r7, #12]
 8002de4:	f7ff ff7a 	bl	8002cdc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002de8:	bf00      	nop
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b09c      	sub	sp, #112	@ 0x70
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dfc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f003 0320 	and.w	r3, r3, #32
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d172      	bne.n	8002ef2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8002e0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e0e:	2200      	movs	r2, #0
 8002e10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002e12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	330c      	adds	r3, #12
 8002e18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e1c:	e853 3f00 	ldrex	r3, [r3]
 8002e20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002e22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	330c      	adds	r3, #12
 8002e30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8002e32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002e34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002e38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e3a:	e841 2300 	strex	r3, r2, [r1]
 8002e3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002e40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1e5      	bne.n	8002e12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3314      	adds	r3, #20
 8002e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e50:	e853 3f00 	ldrex	r3, [r3]
 8002e54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002e56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e58:	f023 0301 	bic.w	r3, r3, #1
 8002e5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8002e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	3314      	adds	r3, #20
 8002e64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8002e66:	647a      	str	r2, [r7, #68]	@ 0x44
 8002e68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002e6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e6e:	e841 2300 	strex	r3, r2, [r1]
 8002e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002e74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d1e5      	bne.n	8002e46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	3314      	adds	r3, #20
 8002e80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	e853 3f00 	ldrex	r3, [r3]
 8002e88:	623b      	str	r3, [r7, #32]
   return(result);
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002e90:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	3314      	adds	r3, #20
 8002e98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002e9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ea0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ea2:	e841 2300 	strex	r3, r2, [r1]
 8002ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1e5      	bne.n	8002e7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002eae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eb0:	2220      	movs	r2, #32
 8002eb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d119      	bne.n	8002ef2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ebe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	330c      	adds	r3, #12
 8002ec4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	e853 3f00 	ldrex	r3, [r3]
 8002ecc:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f023 0310 	bic.w	r3, r3, #16
 8002ed4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ed6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	330c      	adds	r3, #12
 8002edc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002ede:	61fa      	str	r2, [r7, #28]
 8002ee0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee2:	69b9      	ldr	r1, [r7, #24]
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	e841 2300 	strex	r3, r2, [r1]
 8002eea:	617b      	str	r3, [r7, #20]
   return(result);
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d1e5      	bne.n	8002ebe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ef2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ef8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d106      	bne.n	8002f0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002f02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f04:	4619      	mov	r1, r3
 8002f06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f08:	f7ff ff0c 	bl	8002d24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f0c:	e002      	b.n	8002f14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8002f0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8002f10:	f7ff feed 	bl	8002cee <HAL_UART_RxCpltCallback>
}
 8002f14:	bf00      	nop
 8002f16:	3770      	adds	r7, #112	@ 0x70
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d108      	bne.n	8002f4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f3c:	085b      	lsrs	r3, r3, #1
 8002f3e:	b29b      	uxth	r3, r3
 8002f40:	4619      	mov	r1, r3
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f7ff feee 	bl	8002d24 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8002f48:	e002      	b.n	8002f50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f7ff fed8 	bl	8002d00 <HAL_UART_RxHalfCpltCallback>
}
 8002f50:	bf00      	nop
 8002f52:	3710      	adds	r7, #16
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}

08002f58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bf14      	ite	ne
 8002f78:	2301      	movne	r3, #1
 8002f7a:	2300      	moveq	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b21      	cmp	r3, #33	@ 0x21
 8002f8a:	d108      	bne.n	8002f9e <UART_DMAError+0x46>
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d005      	beq.n	8002f9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	2200      	movs	r2, #0
 8002f96:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8002f98:	68b8      	ldr	r0, [r7, #8]
 8002f9a:	f000 f8c1 	bl	8003120 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	bf14      	ite	ne
 8002fac:	2301      	movne	r3, #1
 8002fae:	2300      	moveq	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2b22      	cmp	r3, #34	@ 0x22
 8002fbe:	d108      	bne.n	8002fd2 <UART_DMAError+0x7a>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d005      	beq.n	8002fd2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8002fcc:	68b8      	ldr	r0, [r7, #8]
 8002fce:	f000 f8ce 	bl	800316e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd6:	f043 0210 	orr.w	r2, r3, #16
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002fde:	68b8      	ldr	r0, [r7, #8]
 8002fe0:	f7ff fe97 	bl	8002d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002fe4:	bf00      	nop
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b098      	sub	sp, #96	@ 0x60
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60f8      	str	r0, [r7, #12]
 8002ff4:	60b9      	str	r1, [r7, #8]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	88fa      	ldrh	r2, [r7, #6]
 8003004:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2200      	movs	r2, #0
 800300a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2222      	movs	r2, #34	@ 0x22
 8003010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003018:	4a3e      	ldr	r2, [pc, #248]	@ (8003114 <UART_Start_Receive_DMA+0x128>)
 800301a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003020:	4a3d      	ldr	r2, [pc, #244]	@ (8003118 <UART_Start_Receive_DMA+0x12c>)
 8003022:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	4a3c      	ldr	r2, [pc, #240]	@ (800311c <UART_Start_Receive_DMA+0x130>)
 800302a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003030:	2200      	movs	r2, #0
 8003032:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003034:	f107 0308 	add.w	r3, r7, #8
 8003038:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	3304      	adds	r3, #4
 8003044:	4619      	mov	r1, r3
 8003046:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	f7fe fae6 	bl	800161c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003050:	2300      	movs	r3, #0
 8003052:	613b      	str	r3, [r7, #16]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	613b      	str	r3, [r7, #16]
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d019      	beq.n	80030a2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	330c      	adds	r3, #12
 8003074:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003076:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003078:	e853 3f00 	ldrex	r3, [r3]
 800307c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800307e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003084:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	330c      	adds	r3, #12
 800308c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800308e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003090:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003092:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003094:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003096:	e841 2300 	strex	r3, r2, [r1]
 800309a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800309c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1e5      	bne.n	800306e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	3314      	adds	r3, #20
 80030a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ac:	e853 3f00 	ldrex	r3, [r3]
 80030b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80030b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	657b      	str	r3, [r7, #84]	@ 0x54
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	3314      	adds	r3, #20
 80030c0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80030c2:	63ba      	str	r2, [r7, #56]	@ 0x38
 80030c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80030c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80030ca:	e841 2300 	strex	r3, r2, [r1]
 80030ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80030d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1e5      	bne.n	80030a2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	3314      	adds	r3, #20
 80030dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	e853 3f00 	ldrex	r3, [r3]
 80030e4:	617b      	str	r3, [r7, #20]
   return(result);
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030ec:	653b      	str	r3, [r7, #80]	@ 0x50
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	3314      	adds	r3, #20
 80030f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80030f6:	627a      	str	r2, [r7, #36]	@ 0x24
 80030f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030fa:	6a39      	ldr	r1, [r7, #32]
 80030fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030fe:	e841 2300 	strex	r3, r2, [r1]
 8003102:	61fb      	str	r3, [r7, #28]
   return(result);
 8003104:	69fb      	ldr	r3, [r7, #28]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1e5      	bne.n	80030d6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3760      	adds	r7, #96	@ 0x60
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	08002df1 	.word	0x08002df1
 8003118:	08002f1d 	.word	0x08002f1d
 800311c:	08002f59 	.word	0x08002f59

08003120 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003120:	b480      	push	{r7}
 8003122:	b089      	sub	sp, #36	@ 0x24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	330c      	adds	r3, #12
 800312e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	e853 3f00 	ldrex	r3, [r3]
 8003136:	60bb      	str	r3, [r7, #8]
   return(result);
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800313e:	61fb      	str	r3, [r7, #28]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	330c      	adds	r3, #12
 8003146:	69fa      	ldr	r2, [r7, #28]
 8003148:	61ba      	str	r2, [r7, #24]
 800314a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800314c:	6979      	ldr	r1, [r7, #20]
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	e841 2300 	strex	r3, r2, [r1]
 8003154:	613b      	str	r3, [r7, #16]
   return(result);
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d1e5      	bne.n	8003128 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8003164:	bf00      	nop
 8003166:	3724      	adds	r7, #36	@ 0x24
 8003168:	46bd      	mov	sp, r7
 800316a:	bc80      	pop	{r7}
 800316c:	4770      	bx	lr

0800316e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800316e:	b480      	push	{r7}
 8003170:	b095      	sub	sp, #84	@ 0x54
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	330c      	adds	r3, #12
 800317c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003180:	e853 3f00 	ldrex	r3, [r3]
 8003184:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003188:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800318c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003196:	643a      	str	r2, [r7, #64]	@ 0x40
 8003198:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800319c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800319e:	e841 2300 	strex	r3, r2, [r1]
 80031a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80031a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1e5      	bne.n	8003176 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3314      	adds	r3, #20
 80031b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b2:	6a3b      	ldr	r3, [r7, #32]
 80031b4:	e853 3f00 	ldrex	r3, [r3]
 80031b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	f023 0301 	bic.w	r3, r3, #1
 80031c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	3314      	adds	r3, #20
 80031c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80031cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1e5      	bne.n	80031aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	2b01      	cmp	r3, #1
 80031e4:	d119      	bne.n	800321a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	330c      	adds	r3, #12
 80031ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	e853 3f00 	ldrex	r3, [r3]
 80031f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	f023 0310 	bic.w	r3, r3, #16
 80031fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	330c      	adds	r3, #12
 8003204:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003206:	61ba      	str	r2, [r7, #24]
 8003208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800320a:	6979      	ldr	r1, [r7, #20]
 800320c:	69ba      	ldr	r2, [r7, #24]
 800320e:	e841 2300 	strex	r3, r2, [r1]
 8003212:	613b      	str	r3, [r7, #16]
   return(result);
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1e5      	bne.n	80031e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003228:	bf00      	nop
 800322a:	3754      	adds	r7, #84	@ 0x54
 800322c:	46bd      	mov	sp, r7
 800322e:	bc80      	pop	{r7}
 8003230:	4770      	bx	lr

08003232 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003232:	b580      	push	{r7, lr}
 8003234:	b084      	sub	sp, #16
 8003236:	af00      	add	r7, sp, #0
 8003238:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800324c:	68f8      	ldr	r0, [r7, #12]
 800324e:	f7ff fd60 	bl	8002d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003252:	bf00      	nop
 8003254:	3710      	adds	r7, #16
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b21      	cmp	r3, #33	@ 0x21
 800326c:	d13e      	bne.n	80032ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003276:	d114      	bne.n	80032a2 <UART_Transmit_IT+0x48>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691b      	ldr	r3, [r3, #16]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d110      	bne.n	80032a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	461a      	mov	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003294:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a1b      	ldr	r3, [r3, #32]
 800329a:	1c9a      	adds	r2, r3, #2
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	621a      	str	r2, [r3, #32]
 80032a0:	e008      	b.n	80032b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	1c59      	adds	r1, r3, #1
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	6211      	str	r1, [r2, #32]
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29b      	uxth	r3, r3
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	4619      	mov	r1, r3
 80032c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d10f      	bne.n	80032e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	68da      	ldr	r2, [r3, #12]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80032e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80032e8:	2300      	movs	r3, #0
 80032ea:	e000      	b.n	80032ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
  }
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	68da      	ldr	r2, [r3, #12]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800330e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2220      	movs	r2, #32
 8003314:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7fd faa7 	bl	800086c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	3708      	adds	r7, #8
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b08c      	sub	sp, #48	@ 0x30
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b22      	cmp	r3, #34	@ 0x22
 800333a:	f040 80ae 	bne.w	800349a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	689b      	ldr	r3, [r3, #8]
 8003342:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003346:	d117      	bne.n	8003378 <UART_Receive_IT+0x50>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	691b      	ldr	r3, [r3, #16]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d113      	bne.n	8003378 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003350:	2300      	movs	r3, #0
 8003352:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003358:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	b29b      	uxth	r3, r3
 8003362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003366:	b29a      	uxth	r2, r3
 8003368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800336a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	1c9a      	adds	r2, r3, #2
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	629a      	str	r2, [r3, #40]	@ 0x28
 8003376:	e026      	b.n	80033c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800338a:	d007      	beq.n	800339c <UART_Receive_IT+0x74>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d10a      	bne.n	80033aa <UART_Receive_IT+0x82>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d106      	bne.n	80033aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	b2da      	uxtb	r2, r3
 80033a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033a6:	701a      	strb	r2, [r3, #0]
 80033a8:	e008      	b.n	80033bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033b6:	b2da      	uxtb	r2, r3
 80033b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c0:	1c5a      	adds	r2, r3, #1
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	4619      	mov	r1, r3
 80033d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d15d      	bne.n	8003496 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0220 	bic.w	r2, r2, #32
 80033e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68da      	ldr	r2, [r3, #12]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80033f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695a      	ldr	r2, [r3, #20]
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f022 0201 	bic.w	r2, r2, #1
 8003408:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341c:	2b01      	cmp	r3, #1
 800341e:	d135      	bne.n	800348c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	330c      	adds	r3, #12
 800342c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	e853 3f00 	ldrex	r3, [r3]
 8003434:	613b      	str	r3, [r7, #16]
   return(result);
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	f023 0310 	bic.w	r3, r3, #16
 800343c:	627b      	str	r3, [r7, #36]	@ 0x24
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	330c      	adds	r3, #12
 8003444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003446:	623a      	str	r2, [r7, #32]
 8003448:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800344a:	69f9      	ldr	r1, [r7, #28]
 800344c:	6a3a      	ldr	r2, [r7, #32]
 800344e:	e841 2300 	strex	r3, r2, [r1]
 8003452:	61bb      	str	r3, [r7, #24]
   return(result);
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d1e5      	bne.n	8003426 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b10      	cmp	r3, #16
 8003466:	d10a      	bne.n	800347e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60fb      	str	r3, [r7, #12]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003482:	4619      	mov	r1, r3
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7ff fc4d 	bl	8002d24 <HAL_UARTEx_RxEventCallback>
 800348a:	e002      	b.n	8003492 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff fc2e 	bl	8002cee <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	e002      	b.n	800349c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003496:	2300      	movs	r3, #0
 8003498:	e000      	b.n	800349c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800349a:	2302      	movs	r3, #2
  }
}
 800349c:	4618      	mov	r0, r3
 800349e:	3730      	adds	r7, #48	@ 0x30
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689a      	ldr	r2, [r3, #8]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	4313      	orrs	r3, r2
 80034d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80034de:	f023 030c 	bic.w	r3, r3, #12
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6812      	ldr	r2, [r2, #0]
 80034e6:	68b9      	ldr	r1, [r7, #8]
 80034e8:	430b      	orrs	r3, r1
 80034ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699a      	ldr	r2, [r3, #24]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	430a      	orrs	r2, r1
 8003500:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a2c      	ldr	r2, [pc, #176]	@ (80035b8 <UART_SetConfig+0x114>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d103      	bne.n	8003514 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800350c:	f7ff f862 	bl	80025d4 <HAL_RCC_GetPCLK2Freq>
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	e002      	b.n	800351a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003514:	f7ff f84a 	bl	80025ac <HAL_RCC_GetPCLK1Freq>
 8003518:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800351a:	68fa      	ldr	r2, [r7, #12]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	009a      	lsls	r2, r3, #2
 8003524:	441a      	add	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003530:	4a22      	ldr	r2, [pc, #136]	@ (80035bc <UART_SetConfig+0x118>)
 8003532:	fba2 2303 	umull	r2, r3, r2, r3
 8003536:	095b      	lsrs	r3, r3, #5
 8003538:	0119      	lsls	r1, r3, #4
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	4613      	mov	r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	4413      	add	r3, r2
 8003542:	009a      	lsls	r2, r3, #2
 8003544:	441a      	add	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003550:	4b1a      	ldr	r3, [pc, #104]	@ (80035bc <UART_SetConfig+0x118>)
 8003552:	fba3 0302 	umull	r0, r3, r3, r2
 8003556:	095b      	lsrs	r3, r3, #5
 8003558:	2064      	movs	r0, #100	@ 0x64
 800355a:	fb00 f303 	mul.w	r3, r0, r3
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	011b      	lsls	r3, r3, #4
 8003562:	3332      	adds	r3, #50	@ 0x32
 8003564:	4a15      	ldr	r2, [pc, #84]	@ (80035bc <UART_SetConfig+0x118>)
 8003566:	fba2 2303 	umull	r2, r3, r2, r3
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003570:	4419      	add	r1, r3
 8003572:	68fa      	ldr	r2, [r7, #12]
 8003574:	4613      	mov	r3, r2
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	4413      	add	r3, r2
 800357a:	009a      	lsls	r2, r3, #2
 800357c:	441a      	add	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	fbb2 f2f3 	udiv	r2, r2, r3
 8003588:	4b0c      	ldr	r3, [pc, #48]	@ (80035bc <UART_SetConfig+0x118>)
 800358a:	fba3 0302 	umull	r0, r3, r3, r2
 800358e:	095b      	lsrs	r3, r3, #5
 8003590:	2064      	movs	r0, #100	@ 0x64
 8003592:	fb00 f303 	mul.w	r3, r0, r3
 8003596:	1ad3      	subs	r3, r2, r3
 8003598:	011b      	lsls	r3, r3, #4
 800359a:	3332      	adds	r3, #50	@ 0x32
 800359c:	4a07      	ldr	r2, [pc, #28]	@ (80035bc <UART_SetConfig+0x118>)
 800359e:	fba2 2303 	umull	r2, r3, r2, r3
 80035a2:	095b      	lsrs	r3, r3, #5
 80035a4:	f003 020f 	and.w	r2, r3, #15
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	440a      	add	r2, r1
 80035ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80035b0:	bf00      	nop
 80035b2:	3710      	adds	r7, #16
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40013800 	.word	0x40013800
 80035bc:	51eb851f 	.word	0x51eb851f

080035c0 <memset>:
 80035c0:	4603      	mov	r3, r0
 80035c2:	4402      	add	r2, r0
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d100      	bne.n	80035ca <memset+0xa>
 80035c8:	4770      	bx	lr
 80035ca:	f803 1b01 	strb.w	r1, [r3], #1
 80035ce:	e7f9      	b.n	80035c4 <memset+0x4>

080035d0 <__libc_init_array>:
 80035d0:	b570      	push	{r4, r5, r6, lr}
 80035d2:	2600      	movs	r6, #0
 80035d4:	4d0c      	ldr	r5, [pc, #48]	@ (8003608 <__libc_init_array+0x38>)
 80035d6:	4c0d      	ldr	r4, [pc, #52]	@ (800360c <__libc_init_array+0x3c>)
 80035d8:	1b64      	subs	r4, r4, r5
 80035da:	10a4      	asrs	r4, r4, #2
 80035dc:	42a6      	cmp	r6, r4
 80035de:	d109      	bne.n	80035f4 <__libc_init_array+0x24>
 80035e0:	f000 f81a 	bl	8003618 <_init>
 80035e4:	2600      	movs	r6, #0
 80035e6:	4d0a      	ldr	r5, [pc, #40]	@ (8003610 <__libc_init_array+0x40>)
 80035e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003614 <__libc_init_array+0x44>)
 80035ea:	1b64      	subs	r4, r4, r5
 80035ec:	10a4      	asrs	r4, r4, #2
 80035ee:	42a6      	cmp	r6, r4
 80035f0:	d105      	bne.n	80035fe <__libc_init_array+0x2e>
 80035f2:	bd70      	pop	{r4, r5, r6, pc}
 80035f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80035f8:	4798      	blx	r3
 80035fa:	3601      	adds	r6, #1
 80035fc:	e7ee      	b.n	80035dc <__libc_init_array+0xc>
 80035fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003602:	4798      	blx	r3
 8003604:	3601      	adds	r6, #1
 8003606:	e7f2      	b.n	80035ee <__libc_init_array+0x1e>
 8003608:	0800385c 	.word	0x0800385c
 800360c:	0800385c 	.word	0x0800385c
 8003610:	0800385c 	.word	0x0800385c
 8003614:	08003860 	.word	0x08003860

08003618 <_init>:
 8003618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800361a:	bf00      	nop
 800361c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800361e:	bc08      	pop	{r3}
 8003620:	469e      	mov	lr, r3
 8003622:	4770      	bx	lr

08003624 <_fini>:
 8003624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003626:	bf00      	nop
 8003628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800362a:	bc08      	pop	{r3}
 800362c:	469e      	mov	lr, r3
 800362e:	4770      	bx	lr
