/**
 * @file cs47l15_spec.h
 *
 * @brief Constants and Types from CS47L15 datasheet
 *
 * @copyright
 * Copyright (c) Cirrus Logic 2019, 2020 All Rights Reserved, http://www.cirrus.com/
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

#ifndef CS47L15_SPEC_H
#define CS47L15_SPEC_H

#ifdef __cplusplus
extern "C" {
#endif

/***********************************************************************************************************************
 * INCLUDES
 **********************************************************************************************************************/
#include <stdint.h>

/***********************************************************************************************************************
 * GENERIC ENUMS, STRUCTS, UNIONS, TYPEDEFS
 **********************************************************************************************************************/
/**
 * Generic Value-to-Code Encoding Data Structure
 */
struct cs47l15_register_encoding
{
    uint32_t value; ///< Real-world value needing to be encoded
    uint8_t code;   ///< Code corresponding to value
};

typedef union
{
    uint32_t word;

    struct {
        uint32_t halo_word    : 24;
        uint32_t reserved     : 8;
    };
} dsp_reg_t;

/***********************************************************************************************************************
 * LITERALS, CONSTANTS, MACROS, ENUMS, STRUCTS, UNIONS, TYPEDEFS
 **********************************************************************************************************************/
/**
 * @defgroup CS47L15_DATASHEET
 * @brief All stuff from the datasheet
 *
 * @{
 */

#define CS47L15_SOFTWARE_RESET				0x00
#define CS47L15_HARDWARE_REVISION			0x01
#define CS47L15_SOFTWARE_REVISION			0x02
#define CS47L15_OTP_REVISION				0x03
#define CS47L15_CTRL_IF_CFG_1				0x08
#define CS47L15_CTRL_IF_PIN_CFG_1			0x12
#define CS47L15_WRITE_SEQUENCER_CTRL_0			0x16
#define CS47L15_WRITE_SEQUENCER_CTRL_1			0x17
#define CS47L15_WRITE_SEQUENCER_CTRL_2			0x18
#define CS47L15_TONE_GENERATOR_1			0x20
#define CS47L15_TONE_GENERATOR_2			0x21
#define CS47L15_TONE_GENERATOR_3			0x22
#define CS47L15_TONE_GENERATOR_4			0x23
#define CS47L15_TONE_GENERATOR_5			0x24
#define CS47L15_PWM_DRIVE_1				0x30
#define CS47L15_PWM_DRIVE_2				0x31
#define CS47L15_PWM_DRIVE_3				0x32
#define CS47L15_SEQUENCE_CONTROL			0x41
#define CS47L15_SPARE_TRIGGERS				0x42
#define CS47L15_SPARE_SEQUENCE_SELECT_1			0x4b
#define CS47L15_SPARE_SEQUENCE_SELECT_2			0x4c
#define CS47L15_SPARE_SEQUENCE_SELECT_3			0x4d
#define CS47L15_SPARE_SEQUENCE_SELECT_4			0x4e
#define CS47L15_SPARE_SEQUENCE_SELECT_5			0x4f
#define CS47L15_SPARE_SEQUENCE_SELECT_6			0x50
#define CS47L15_SPARE_SEQUENCE_SELECT_7			0x59
#define CS47L15_SPARE_SEQUENCE_SELECT_8			0x5a
#define CS47L15_SPARE_SEQUENCE_SELECT_9			0x5b
#define CS47L15_SPARE_SEQUENCE_SELECT_10		0x5c
#define CS47L15_SPARE_SEQUENCE_SELECT_11		0x5d
#define CS47L15_SPARE_SEQUENCE_SELECT_12		0x5e
#define CS47L15_SAMPLE_RATE_SEQUENCE_SELECT_1		0x61
#define CS47L15_SAMPLE_RATE_SEQUENCE_SELECT_2		0x62
#define CS47L15_SAMPLE_RATE_SEQUENCE_SELECT_3		0x63
#define CS47L15_SAMPLE_RATE_SEQUENCE_SELECT_4		0x64
#define CS47L15_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_1	0x66
#define CS47L15_ALWAYS_ON_TRIGGERS_SEQUENCE_SELECT_2	0x67
#define CS47L15_SPARE_SEQUENCE_SELECT_13		0x68
#define CS47L15_SPARE_SEQUENCE_SELECT_14		0x69
#define CS47L15_SPARE_SEQUENCE_SELECT_15		0x6a
#define CS47L15_SPARE_SEQUENCE_SELECT_16		0x6b
#define CS47L15_TRIGGER_SEQUENCE_SELECT_32		0x6e
#define CS47L15_TRIGGER_SEQUENCE_SELECT_33		0x6f
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_1		0x78
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_2		0x79
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_3		0x7a
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_4		0x7b
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_5		0x7c
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_6		0x7d
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_7		0x7e
#define CS47L15_EVENTLOG_SEQUENCE_SELECT_8		0x7f
#define CS47L15_USER_KEY_CTRL				0x8c
#define CS47L15_HAPTICS_CONTROL_1			0x90
#define CS47L15_HAPTICS_CONTROL_2			0x91
#define CS47L15_HAPTICS_PHASE_1_INTENSITY		0x92
#define CS47L15_HAPTICS_PHASE_1_DURATION		0x93
#define CS47L15_HAPTICS_PHASE_2_INTENSITY		0x94
#define CS47L15_HAPTICS_PHASE_2_DURATION		0x95
#define CS47L15_HAPTICS_PHASE_3_INTENSITY		0x96
#define CS47L15_HAPTICS_PHASE_3_DURATION		0x97
#define CS47L15_HAPTICS_STATUS				0x98
#define CS47L15_COMFORT_NOISE_GENERATOR			0xa0
#define CS47L15_CLOCK_32K_1				0x100
#define CS47L15_SYSTEM_CLOCK_1				0x101
#define CS47L15_SAMPLE_RATE_1				0x102
#define CS47L15_SAMPLE_RATE_2				0x103
#define CS47L15_SAMPLE_RATE_3				0x104
#define CS47L15_SAMPLE_RATE_1_STATUS			0x10a
#define CS47L15_SAMPLE_RATE_2_STATUS			0x10b
#define CS47L15_SAMPLE_RATE_3_STATUS			0x10c
#define CS47L15_DSP_CLOCK_1				0x120
#define CS47L15_DSP_CLOCK_2				0x122
#define CS47L15_DSP_CLOCK_3				0x124
#define CS47L15_DSP_CLOCK_4				0x126
#define CS47L15_DSP_CLOCK_5				0x127
#define CS47L15_OUTPUT_SYSTEM_CLOCK			0x149
#define CS47L15_CLOCK_GEN_PAD_CTRL			0x14e
#define CS47L15_RATE_ESTIMATOR_1			0x152
#define CS47L15_RATE_ESTIMATOR_2			0x153
#define CS47L15_RATE_ESTIMATOR_3			0x154
#define CS47L15_RATE_ESTIMATOR_4			0x155
#define CS47L15_RATE_ESTIMATOR_5			0x156
#define CS47L15_CLOCKING_DEBUG_5			0x160
#define CS47L15_FLL1_CONTROL_1				0x171
#define CS47L15_FLL1_CONTROL_2				0x172
#define CS47L15_FLL1_CONTROL_3				0x173
#define CS47L15_FLL1_CONTROL_4				0x174
#define CS47L15_FLL1_CONTROL_5				0x175
#define CS47L15_FLL1_CONTROL_6				0x176
#define CS47L15_FLL1_LOOP_FILTER_TEST_1			0x177
#define CS47L15_FLL1_NCO_TEST_0				0x178
#define CS47L15_FLL1_CONTROL_7				0x179
#define CS47L15_FLL1_EFS_2				0x17a
#define CS47L15_FLL1_SYNCHRONISER_1			0x181
#define CS47L15_FLL1_SYNCHRONISER_2			0x182
#define CS47L15_FLL1_SYNCHRONISER_3			0x183
#define CS47L15_FLL1_SYNCHRONISER_4			0x184
#define CS47L15_FLL1_SYNCHRONISER_5			0x185
#define CS47L15_FLL1_SYNCHRONISER_6			0x186
#define CS47L15_FLL1_SYNCHRONISER_7			0x187
#define CS47L15_FLL1_SPREAD_SPECTRUM			0x189
#define CS47L15_FLL1_GPIO_CLOCK				0x18a
#define CS47L15_FLL_AO_CONTROL_1			0x1d1
#define CS47L15_FLL_AO_CONTROL_2			0x1d2
#define CS47L15_FLL_AO_CONTROL_3			0x1d3
#define CS47L15_FLL_AO_CONTROL_4			0x1d4
#define CS47L15_FLL_AO_CONTROL_5			0x1d5
#define CS47L15_FLL_AO_CONTROL_6			0x1d6
#define CS47L15_FLL_AO_LOOP_FILTER_TEST_1		0x1d7
#define CS47L15_FLL_AO_CONTROL_7			0x1d8
#define CS47L15_FLL_AO_LOOP_FILTER_TEST_2		0x1d9
#define CS47L15_FLL_AO_CONTROL_8			0x1da
#define CS47L15_FLL_AO_CONTROL_9			0x1db
#define CS47L15_FLL_AO_CONTROL_10			0x1dc
#define CS47L15_FLL_AO_CONTROL_11			0x1dd
#define CS47L15_FLL_AO_DIGITAL_TEST_1			0x1df
#define CS47L15_FLL_AO_GPIO_CLOCK			0x1ea
#define CS47L15_MIC_BIAS_CTRL_1				0x218
#define CS47L15_MIC_BIAS_CTRL_5				0x21c
#define CS47L15_SPK_WATCHDOG_1				0x26c
#define CS47L15_HEADPHONE_DETECT_0			0x299
#define CS47L15_HEADPHONE_DETECT_1			0x29b
#define CS47L15_HEADPHONE_DETECT_2			0x29c
#define CS47L15_HEADPHONE_DETECT_3			0x29d
#define CS47L15_MIC_DETECT_1_CONTROL_0			0x2a2
#define CS47L15_MIC_DETECT_1_CONTROL_1			0x2a3
#define CS47L15_MIC_DETECT_1_CONTROL_2			0x2a4
#define CS47L15_MIC_DETECT_1_CONTROL_3			0x2a5
#define CS47L15_MIC_DETECT_1_CONTROL_4			0x2ab
#define CS47L15_MIC_DETECT_2_CONTROL_0			0x2b2
#define CS47L15_MIC_DETECT_2_CONTROL_1			0x2b3
#define CS47L15_MIC_DETECT_2_CONTROL_2			0x2b4
#define CS47L15_MIC_DETECT_2_CONTROL_3			0x2b5
#define CS47L15_MIC_DETECT_2_CONTROL_4			0x2bb
#define CS47L15_MICD_CLAMP_CONTROL			0x2c6
#define CS47L15_GP_SWITCH_1				0x2c8
#define CS47L15_JACK_DETECT_ANALOGUE			0x2d3
#define CS47L15_INPUT_ENABLES				0x300
#define CS47L15_INPUT_ENABLES_STATUS			0x301
#define CS47L15_INPUT_RATE				0x308
#define CS47L15_INPUT_VOLUME_RAMP			0x309
#define CS47L15_HPF_CONTROL				0x30c
#define CS47L15_IN1L_CONTROL				0x310
#define CS47L15_ADC_DIGITAL_VOLUME_1L			0x311
#define CS47L15_DMIC1L_CONTROL				0x312
#define CS47L15_IN1R_CONTROL				0x314
#define CS47L15_ADC_DIGITAL_VOLUME_1R			0x315
#define CS47L15_DMIC1R_CONTROL				0x316
#define CS47L15_IN2L_CONTROL				0x318
#define CS47L15_ADC_DIGITAL_VOLUME_2L			0x319
#define CS47L15_DMIC2L_CONTROL				0x31a
#define CS47L15_IN2R_CONTROL				0x31c
#define CS47L15_ADC_DIGITAL_VOLUME_2R			0x31d
#define CS47L15_DMIC2R_CONTROL				0x31e
#define CS47L15_SIGNAL_DETECT_GLOBALS			0x340
#define CS47L15_DIG_MIC_PAD_CTRL			0x348
#define CS47L15_OUTPUT_ENABLES_1			0x400
#define CS47L15_OUTPUT_STATUS_1				0x401
#define CS47L15_RAW_OUTPUT_STATUS_1			0x406
#define CS47L15_OUTPUT_RATE_1				0x408
#define CS47L15_OUTPUT_VOLUME_RAMP			0x409
#define CS47L15_OUTPUT_PATH_CONFIG_1L			0x410
#define CS47L15_DAC_DIGITAL_VOLUME_1L			0x411
#define CS47L15_OUTPUT_PATH_CONFIG_1			0x412
#define CS47L15_NOISE_GATE_SELECT_1L			0x413
#define CS47L15_OUTPUT_PATH_CONFIG_1R			0x414
#define CS47L15_DAC_DIGITAL_VOLUME_1R			0x415
#define CS47L15_NOISE_GATE_SELECT_1R			0x417
#define CS47L15_OUTPUT_PATH_CONFIG_2			0x41a
#define CS47L15_OUTPUT_PATH_CONFIG_3			0x41b
#define CS47L15_OUTPUT_PATH_CONFIG_4L			0x428
#define CS47L15_DAC_DIGITAL_VOLUME_4L			0x429
#define CS47L15_NOISE_GATE_SELECT_4L			0x42b
#define CS47L15_OUTPUT_PATH_CONFIG_5L			0x430
#define CS47L15_DAC_DIGITAL_VOLUME_5L			0x431
#define CS47L15_NOISE_GATE_SELECT_5L			0x433
#define CS47L15_OUTPUT_PATH_CONFIG_5R			0x434
#define CS47L15_DAC_DIGITAL_VOLUME_5R			0x435
#define CS47L15_NOISE_GATE_SELECT_5R			0x437
#define CS47L15_DAC_AEC_CONTROL_1			0x450
#define CS47L15_DAC_AEC_CONTROL_2			0x451
#define CS47L15_NOISE_GATE_CONTROL			0x458
#define CS47L15_PDM_SPK1_CTRL_1				0x490
#define CS47L15_PDM_SPK1_CTRL_2				0x491
#define CS47L15_AIF1_BCLK_CTRL				0x500
#define CS47L15_AIF1_TX_PIN_CTRL			0x501
#define CS47L15_AIF1_RX_PIN_CTRL			0x502
#define CS47L15_AIF1_RATE_CTRL				0x503
#define CS47L15_AIF1_FORMAT				0x504
#define CS47L15_AIF1_RX_BCLK_RATE			0x506
#define CS47L15_AIF1_FRAME_CTRL_1			0x507
#define CS47L15_AIF1_FRAME_CTRL_2			0x508
#define CS47L15_AIF1_FRAME_CTRL_3			0x509
#define CS47L15_AIF1_FRAME_CTRL_4			0x50a
#define CS47L15_AIF1_FRAME_CTRL_5			0x50b
#define CS47L15_AIF1_FRAME_CTRL_6			0x50c
#define CS47L15_AIF1_FRAME_CTRL_7			0x50d
#define CS47L15_AIF1_FRAME_CTRL_8			0x50e
#define CS47L15_AIF1_FRAME_CTRL_11			0x511
#define CS47L15_AIF1_FRAME_CTRL_12			0x512
#define CS47L15_AIF1_FRAME_CTRL_13			0x513
#define CS47L15_AIF1_FRAME_CTRL_14			0x514
#define CS47L15_AIF1_FRAME_CTRL_15			0x515
#define CS47L15_AIF1_FRAME_CTRL_16			0x516
#define CS47L15_AIF1_TX_ENABLES				0x519
#define CS47L15_AIF1_RX_ENABLES				0x51a
#define CS47L15_AIF2_BCLK_CTRL				0x540
#define CS47L15_AIF2_TX_PIN_CTRL			0x541
#define CS47L15_AIF2_RX_PIN_CTRL			0x542
#define CS47L15_AIF2_RATE_CTRL				0x543
#define CS47L15_AIF2_FORMAT				0x544
#define CS47L15_AIF2_RX_BCLK_RATE			0x546
#define CS47L15_AIF2_FRAME_CTRL_1			0x547
#define CS47L15_AIF2_FRAME_CTRL_2			0x548
#define CS47L15_AIF2_FRAME_CTRL_3			0x549
#define CS47L15_AIF2_FRAME_CTRL_4			0x54a
#define CS47L15_AIF2_FRAME_CTRL_5			0x54b
#define CS47L15_AIF2_FRAME_CTRL_6			0x54c
#define CS47L15_AIF2_FRAME_CTRL_11			0x551
#define CS47L15_AIF2_FRAME_CTRL_12			0x552
#define CS47L15_AIF2_FRAME_CTRL_13			0x553
#define CS47L15_AIF2_FRAME_CTRL_14			0x554
#define CS47L15_AIF2_TX_ENABLES				0x559
#define CS47L15_AIF2_RX_ENABLES				0x55a
#define CS47L15_AIF3_BCLK_CTRL				0x580
#define CS47L15_AIF3_TX_PIN_CTRL			0x581
#define CS47L15_AIF3_RX_PIN_CTRL			0x582
#define CS47L15_AIF3_RATE_CTRL				0x583
#define CS47L15_AIF3_FORMAT				0x584
#define CS47L15_AIF3_RX_BCLK_RATE			0x586
#define CS47L15_AIF3_FRAME_CTRL_1			0x587
#define CS47L15_AIF3_FRAME_CTRL_2			0x588
#define CS47L15_AIF3_FRAME_CTRL_3			0x589
#define CS47L15_AIF3_FRAME_CTRL_4			0x58a
#define CS47L15_AIF3_FRAME_CTRL_11			0x591
#define CS47L15_AIF3_FRAME_CTRL_12			0x592
#define CS47L15_AIF3_TX_ENABLES				0x599
#define CS47L15_AIF3_RX_ENABLES				0x59a
#define CS47L15_SPD1_TX_CONTROL				0x5c2
#define CS47L15_SPD1_TX_CHANNEL_STATUS_1		0x5c3
#define CS47L15_SPD1_TX_CHANNEL_STATUS_2		0x5c4
#define CS47L15_SPD1_TX_CHANNEL_STATUS_3		0x5c5
#define CS47L15_MIXER_BYPASS				0x601
#define CS47L15_PWM1MIX_INPUT_1_SOURCE			0x640
#define CS47L15_PWM1MIX_INPUT_1_VOLUME			0x641
#define CS47L15_PWM1MIX_INPUT_2_SOURCE			0x642
#define CS47L15_PWM1MIX_INPUT_2_VOLUME			0x643
#define CS47L15_PWM1MIX_INPUT_3_SOURCE			0x644
#define CS47L15_PWM1MIX_INPUT_3_VOLUME			0x645
#define CS47L15_PWM1MIX_INPUT_4_SOURCE			0x646
#define CS47L15_PWM1MIX_INPUT_4_VOLUME			0x647
#define CS47L15_PWM2MIX_INPUT_1_SOURCE			0x648
#define CS47L15_PWM2MIX_INPUT_1_VOLUME			0x649
#define CS47L15_PWM2MIX_INPUT_2_SOURCE			0x64a
#define CS47L15_PWM2MIX_INPUT_2_VOLUME			0x64b
#define CS47L15_PWM2MIX_INPUT_3_SOURCE			0x64c
#define CS47L15_PWM2MIX_INPUT_3_VOLUME			0x64d
#define CS47L15_PWM2MIX_INPUT_4_SOURCE			0x64e
#define CS47L15_PWM2MIX_INPUT_4_VOLUME			0x64f
#define CS47L15_OUT1LMIX_INPUT_1_SOURCE			0x680
#define CS47L15_OUT1LMIX_INPUT_1_VOLUME			0x681
#define CS47L15_OUT1LMIX_INPUT_2_SOURCE			0x682
#define CS47L15_OUT1LMIX_INPUT_2_VOLUME			0x683
#define CS47L15_OUT1LMIX_INPUT_3_SOURCE			0x684
#define CS47L15_OUT1LMIX_INPUT_3_VOLUME			0x685
#define CS47L15_OUT1LMIX_INPUT_4_SOURCE			0x686
#define CS47L15_OUT1LMIX_INPUT_4_VOLUME			0x687
#define CS47L15_OUT1RMIX_INPUT_1_SOURCE			0x688
#define CS47L15_OUT1RMIX_INPUT_1_VOLUME			0x689
#define CS47L15_OUT1RMIX_INPUT_2_SOURCE			0x68a
#define CS47L15_OUT1RMIX_INPUT_2_VOLUME			0x68b
#define CS47L15_OUT1RMIX_INPUT_3_SOURCE			0x68c
#define CS47L15_OUT1RMIX_INPUT_3_VOLUME			0x68d
#define CS47L15_OUT1RMIX_INPUT_4_SOURCE			0x68e
#define CS47L15_OUT1RMIX_INPUT_4_VOLUME			0x68f
#define CS47L15_OUT4LMIX_INPUT_1_SOURCE			0x6b0
#define CS47L15_OUT4LMIX_INPUT_1_VOLUME			0x6b1
#define CS47L15_OUT4LMIX_INPUT_2_SOURCE			0x6b2
#define CS47L15_OUT4LMIX_INPUT_2_VOLUME			0x6b3
#define CS47L15_OUT4LMIX_INPUT_3_SOURCE			0x6b4
#define CS47L15_OUT4LMIX_INPUT_3_VOLUME			0x6b5
#define CS47L15_OUT4LMIX_INPUT_4_SOURCE			0x6b6
#define CS47L15_OUT4LMIX_INPUT_4_VOLUME			0x6b7
#define CS47L15_OUT5LMIX_INPUT_1_SOURCE			0x6c0
#define CS47L15_OUT5LMIX_INPUT_1_VOLUME			0x6c1
#define CS47L15_OUT5LMIX_INPUT_2_SOURCE			0x6c2
#define CS47L15_OUT5LMIX_INPUT_2_VOLUME			0x6c3
#define CS47L15_OUT5LMIX_INPUT_3_SOURCE			0x6c4
#define CS47L15_OUT5LMIX_INPUT_3_VOLUME			0x6c5
#define CS47L15_OUT5LMIX_INPUT_4_SOURCE			0x6c6
#define CS47L15_OUT5LMIX_INPUT_4_VOLUME			0x6c7
#define CS47L15_OUT5RMIX_INPUT_1_SOURCE			0x6c8
#define CS47L15_OUT5RMIX_INPUT_1_VOLUME			0x6c9
#define CS47L15_OUT5RMIX_INPUT_2_SOURCE			0x6ca
#define CS47L15_OUT5RMIX_INPUT_2_VOLUME			0x6cb
#define CS47L15_OUT5RMIX_INPUT_3_SOURCE			0x6cc
#define CS47L15_OUT5RMIX_INPUT_3_VOLUME			0x6cd
#define CS47L15_OUT5RMIX_INPUT_4_SOURCE			0x6ce
#define CS47L15_OUT5RMIX_INPUT_4_VOLUME			0x6cf
#define CS47L15_AIF1TX1MIX_INPUT_1_SOURCE		0x700
#define CS47L15_AIF1TX1MIX_INPUT_1_VOLUME		0x701
#define CS47L15_AIF1TX1MIX_INPUT_2_SOURCE		0x702
#define CS47L15_AIF1TX1MIX_INPUT_2_VOLUME		0x703
#define CS47L15_AIF1TX1MIX_INPUT_3_SOURCE		0x704
#define CS47L15_AIF1TX1MIX_INPUT_3_VOLUME		0x705
#define CS47L15_AIF1TX1MIX_INPUT_4_SOURCE		0x706
#define CS47L15_AIF1TX1MIX_INPUT_4_VOLUME		0x707
#define CS47L15_AIF1TX2MIX_INPUT_1_SOURCE		0x708
#define CS47L15_AIF1TX2MIX_INPUT_1_VOLUME		0x709
#define CS47L15_AIF1TX2MIX_INPUT_2_SOURCE		0x70a
#define CS47L15_AIF1TX2MIX_INPUT_2_VOLUME		0x70b
#define CS47L15_AIF1TX2MIX_INPUT_3_SOURCE		0x70c
#define CS47L15_AIF1TX2MIX_INPUT_3_VOLUME		0x70d
#define CS47L15_AIF1TX2MIX_INPUT_4_SOURCE		0x70e
#define CS47L15_AIF1TX2MIX_INPUT_4_VOLUME		0x70f
#define CS47L15_AIF1TX3MIX_INPUT_1_SOURCE		0x710
#define CS47L15_AIF1TX3MIX_INPUT_1_VOLUME		0x711
#define CS47L15_AIF1TX3MIX_INPUT_2_SOURCE		0x712
#define CS47L15_AIF1TX3MIX_INPUT_2_VOLUME		0x713
#define CS47L15_AIF1TX3MIX_INPUT_3_SOURCE		0x714
#define CS47L15_AIF1TX3MIX_INPUT_3_VOLUME		0x715
#define CS47L15_AIF1TX3MIX_INPUT_4_SOURCE		0x716
#define CS47L15_AIF1TX3MIX_INPUT_4_VOLUME		0x717
#define CS47L15_AIF1TX4MIX_INPUT_1_SOURCE		0x718
#define CS47L15_AIF1TX4MIX_INPUT_1_VOLUME		0x719
#define CS47L15_AIF1TX4MIX_INPUT_2_SOURCE		0x71a
#define CS47L15_AIF1TX4MIX_INPUT_2_VOLUME		0x71b
#define CS47L15_AIF1TX4MIX_INPUT_3_SOURCE		0x71c
#define CS47L15_AIF1TX4MIX_INPUT_3_VOLUME		0x71d
#define CS47L15_AIF1TX4MIX_INPUT_4_SOURCE		0x71e
#define CS47L15_AIF1TX4MIX_INPUT_4_VOLUME		0x71f
#define CS47L15_AIF1TX5MIX_INPUT_1_SOURCE		0x720
#define CS47L15_AIF1TX5MIX_INPUT_1_VOLUME		0x721
#define CS47L15_AIF1TX5MIX_INPUT_2_SOURCE		0x722
#define CS47L15_AIF1TX5MIX_INPUT_2_VOLUME		0x723
#define CS47L15_AIF1TX5MIX_INPUT_3_SOURCE		0x724
#define CS47L15_AIF1TX5MIX_INPUT_3_VOLUME		0x725
#define CS47L15_AIF1TX5MIX_INPUT_4_SOURCE		0x726
#define CS47L15_AIF1TX5MIX_INPUT_4_VOLUME		0x727
#define CS47L15_AIF1TX6MIX_INPUT_1_SOURCE		0x728
#define CS47L15_AIF1TX6MIX_INPUT_1_VOLUME		0x729
#define CS47L15_AIF1TX6MIX_INPUT_2_SOURCE		0x72a
#define CS47L15_AIF1TX6MIX_INPUT_2_VOLUME		0x72b
#define CS47L15_AIF1TX6MIX_INPUT_3_SOURCE		0x72c
#define CS47L15_AIF1TX6MIX_INPUT_3_VOLUME		0x72d
#define CS47L15_AIF1TX6MIX_INPUT_4_SOURCE		0x72e
#define CS47L15_AIF1TX6MIX_INPUT_4_VOLUME		0x72f
#define CS47L15_AIF2TX1MIX_INPUT_1_SOURCE		0x740
#define CS47L15_AIF2TX1MIX_INPUT_1_VOLUME		0x741
#define CS47L15_AIF2TX1MIX_INPUT_2_SOURCE		0x742
#define CS47L15_AIF2TX1MIX_INPUT_2_VOLUME		0x743
#define CS47L15_AIF2TX1MIX_INPUT_3_SOURCE		0x744
#define CS47L15_AIF2TX1MIX_INPUT_3_VOLUME		0x745
#define CS47L15_AIF2TX1MIX_INPUT_4_SOURCE		0x746
#define CS47L15_AIF2TX1MIX_INPUT_4_VOLUME		0x747
#define CS47L15_AIF2TX2MIX_INPUT_1_SOURCE		0x748
#define CS47L15_AIF2TX2MIX_INPUT_1_VOLUME		0x749
#define CS47L15_AIF2TX2MIX_INPUT_2_SOURCE		0x74a
#define CS47L15_AIF2TX2MIX_INPUT_2_VOLUME		0x74b
#define CS47L15_AIF2TX2MIX_INPUT_3_SOURCE		0x74c
#define CS47L15_AIF2TX2MIX_INPUT_3_VOLUME		0x74d
#define CS47L15_AIF2TX2MIX_INPUT_4_SOURCE		0x74e
#define CS47L15_AIF2TX2MIX_INPUT_4_VOLUME		0x74f
#define CS47L15_AIF2TX3MIX_INPUT_1_SOURCE		0x750
#define CS47L15_AIF2TX3MIX_INPUT_1_VOLUME		0x751
#define CS47L15_AIF2TX3MIX_INPUT_2_SOURCE		0x752
#define CS47L15_AIF2TX3MIX_INPUT_2_VOLUME		0x753
#define CS47L15_AIF2TX3MIX_INPUT_3_SOURCE		0x754
#define CS47L15_AIF2TX3MIX_INPUT_3_VOLUME		0x755
#define CS47L15_AIF2TX3MIX_INPUT_4_SOURCE		0x756
#define CS47L15_AIF2TX3MIX_INPUT_4_VOLUME		0x757
#define CS47L15_AIF2TX4MIX_INPUT_1_SOURCE		0x758
#define CS47L15_AIF2TX4MIX_INPUT_1_VOLUME		0x759
#define CS47L15_AIF2TX4MIX_INPUT_2_SOURCE		0x75a
#define CS47L15_AIF2TX4MIX_INPUT_2_VOLUME		0x75b
#define CS47L15_AIF2TX4MIX_INPUT_3_SOURCE		0x75c
#define CS47L15_AIF2TX4MIX_INPUT_3_VOLUME		0x75d
#define CS47L15_AIF2TX4MIX_INPUT_4_SOURCE		0x75e
#define CS47L15_AIF2TX4MIX_INPUT_4_VOLUME		0x75f
#define CS47L15_AIF3TX1MIX_INPUT_1_SOURCE		0x780
#define CS47L15_AIF3TX1MIX_INPUT_1_VOLUME		0x781
#define CS47L15_AIF3TX1MIX_INPUT_2_SOURCE		0x782
#define CS47L15_AIF3TX1MIX_INPUT_2_VOLUME		0x783
#define CS47L15_AIF3TX1MIX_INPUT_3_SOURCE		0x784
#define CS47L15_AIF3TX1MIX_INPUT_3_VOLUME		0x785
#define CS47L15_AIF3TX1MIX_INPUT_4_SOURCE		0x786
#define CS47L15_AIF3TX1MIX_INPUT_4_VOLUME		0x787
#define CS47L15_AIF3TX2MIX_INPUT_1_SOURCE		0x788
#define CS47L15_AIF3TX2MIX_INPUT_1_VOLUME		0x789
#define CS47L15_AIF3TX2MIX_INPUT_2_SOURCE		0x78a
#define CS47L15_AIF3TX2MIX_INPUT_2_VOLUME		0x78b
#define CS47L15_AIF3TX2MIX_INPUT_3_SOURCE		0x78c
#define CS47L15_AIF3TX2MIX_INPUT_3_VOLUME		0x78d
#define CS47L15_AIF3TX2MIX_INPUT_4_SOURCE		0x78e
#define CS47L15_AIF3TX2MIX_INPUT_4_VOLUME		0x78f
#define CS47L15_SPDIF1TX1MIX_INPUT_1_SOURCE		0x800
#define CS47L15_SPDIF1TX1MIX_INPUT_1_VOLUME		0x801
#define CS47L15_SPDIF1TX2MIX_INPUT_1_SOURCE		0x808
#define CS47L15_SPDIF1TX2MIX_INPUT_1_VOLUME		0x809
#define CS47L15_EQ1MIX_INPUT_1_SOURCE			0x880
#define CS47L15_EQ1MIX_INPUT_1_VOLUME			0x881
#define CS47L15_EQ1MIX_INPUT_2_SOURCE			0x882
#define CS47L15_EQ1MIX_INPUT_2_VOLUME			0x883
#define CS47L15_EQ1MIX_INPUT_3_SOURCE			0x884
#define CS47L15_EQ1MIX_INPUT_3_VOLUME			0x885
#define CS47L15_EQ1MIX_INPUT_4_SOURCE			0x886
#define CS47L15_EQ1MIX_INPUT_4_VOLUME			0x887
#define CS47L15_EQ2MIX_INPUT_1_SOURCE			0x888
#define CS47L15_EQ2MIX_INPUT_1_VOLUME			0x889
#define CS47L15_EQ2MIX_INPUT_2_SOURCE			0x88a
#define CS47L15_EQ2MIX_INPUT_2_VOLUME			0x88b
#define CS47L15_EQ2MIX_INPUT_3_SOURCE			0x88c
#define CS47L15_EQ2MIX_INPUT_3_VOLUME			0x88d
#define CS47L15_EQ2MIX_INPUT_4_SOURCE			0x88e
#define CS47L15_EQ2MIX_INPUT_4_VOLUME			0x88f
#define CS47L15_EQ3MIX_INPUT_1_SOURCE			0x890
#define CS47L15_EQ3MIX_INPUT_1_VOLUME			0x891
#define CS47L15_EQ3MIX_INPUT_2_SOURCE			0x892
#define CS47L15_EQ3MIX_INPUT_2_VOLUME			0x893
#define CS47L15_EQ3MIX_INPUT_3_SOURCE			0x894
#define CS47L15_EQ3MIX_INPUT_3_VOLUME			0x895
#define CS47L15_EQ3MIX_INPUT_4_SOURCE			0x896
#define CS47L15_EQ3MIX_INPUT_4_VOLUME			0x897
#define CS47L15_EQ4MIX_INPUT_1_SOURCE			0x898
#define CS47L15_EQ4MIX_INPUT_1_VOLUME			0x899
#define CS47L15_EQ4MIX_INPUT_2_SOURCE			0x89a
#define CS47L15_EQ4MIX_INPUT_2_VOLUME			0x89b
#define CS47L15_EQ4MIX_INPUT_3_SOURCE			0x89c
#define CS47L15_EQ4MIX_INPUT_3_VOLUME			0x89d
#define CS47L15_EQ4MIX_INPUT_4_SOURCE			0x89e
#define CS47L15_EQ4MIX_INPUT_4_VOLUME			0x89f
#define CS47L15_DRC1LMIX_INPUT_1_SOURCE			0x8c0
#define CS47L15_DRC1LMIX_INPUT_1_VOLUME			0x8c1
#define CS47L15_DRC1LMIX_INPUT_2_SOURCE			0x8c2
#define CS47L15_DRC1LMIX_INPUT_2_VOLUME			0x8c3
#define CS47L15_DRC1LMIX_INPUT_3_SOURCE			0x8c4
#define CS47L15_DRC1LMIX_INPUT_3_VOLUME			0x8c5
#define CS47L15_DRC1LMIX_INPUT_4_SOURCE			0x8c6
#define CS47L15_DRC1LMIX_INPUT_4_VOLUME			0x8c7
#define CS47L15_DRC1RMIX_INPUT_1_SOURCE			0x8c8
#define CS47L15_DRC1RMIX_INPUT_1_VOLUME			0x8c9
#define CS47L15_DRC1RMIX_INPUT_2_SOURCE			0x8ca
#define CS47L15_DRC1RMIX_INPUT_2_VOLUME			0x8cb
#define CS47L15_DRC1RMIX_INPUT_3_SOURCE			0x8cc
#define CS47L15_DRC1RMIX_INPUT_3_VOLUME			0x8cd
#define CS47L15_DRC1RMIX_INPUT_4_SOURCE			0x8ce
#define CS47L15_DRC1RMIX_INPUT_4_VOLUME			0x8cf
#define CS47L15_DRC2LMIX_INPUT_1_SOURCE			0x8d0
#define CS47L15_DRC2LMIX_INPUT_1_VOLUME			0x8d1
#define CS47L15_DRC2LMIX_INPUT_2_SOURCE			0x8d2
#define CS47L15_DRC2LMIX_INPUT_2_VOLUME			0x8d3
#define CS47L15_DRC2LMIX_INPUT_3_SOURCE			0x8d4
#define CS47L15_DRC2LMIX_INPUT_3_VOLUME			0x8d5
#define CS47L15_DRC2LMIX_INPUT_4_SOURCE			0x8d6
#define CS47L15_DRC2LMIX_INPUT_4_VOLUME			0x8d7
#define CS47L15_DRC2RMIX_INPUT_1_SOURCE			0x8d8
#define CS47L15_DRC2RMIX_INPUT_1_VOLUME			0x8d9
#define CS47L15_DRC2RMIX_INPUT_2_SOURCE			0x8da
#define CS47L15_DRC2RMIX_INPUT_2_VOLUME			0x8db
#define CS47L15_DRC2RMIX_INPUT_3_SOURCE			0x8dc
#define CS47L15_DRC2RMIX_INPUT_3_VOLUME			0x8dd
#define CS47L15_DRC2RMIX_INPUT_4_SOURCE			0x8de
#define CS47L15_DRC2RMIX_INPUT_4_VOLUME			0x8df
#define CS47L15_HPLP1MIX_INPUT_1_SOURCE			0x900
#define CS47L15_HPLP1MIX_INPUT_1_VOLUME			0x901
#define CS47L15_HPLP1MIX_INPUT_2_SOURCE			0x902
#define CS47L15_HPLP1MIX_INPUT_2_VOLUME			0x903
#define CS47L15_HPLP1MIX_INPUT_3_SOURCE			0x904
#define CS47L15_HPLP1MIX_INPUT_3_VOLUME			0x905
#define CS47L15_HPLP1MIX_INPUT_4_SOURCE			0x906
#define CS47L15_HPLP1MIX_INPUT_4_VOLUME			0x907
#define CS47L15_HPLP2MIX_INPUT_1_SOURCE			0x908
#define CS47L15_HPLP2MIX_INPUT_1_VOLUME			0x909
#define CS47L15_HPLP2MIX_INPUT_2_SOURCE			0x90a
#define CS47L15_HPLP2MIX_INPUT_2_VOLUME			0x90b
#define CS47L15_HPLP2MIX_INPUT_3_SOURCE			0x90c
#define CS47L15_HPLP2MIX_INPUT_3_VOLUME			0x90d
#define CS47L15_HPLP2MIX_INPUT_4_SOURCE			0x90e
#define CS47L15_HPLP2MIX_INPUT_4_VOLUME			0x90f
#define CS47L15_HPLP3MIX_INPUT_1_SOURCE			0x910
#define CS47L15_HPLP3MIX_INPUT_1_VOLUME			0x911
#define CS47L15_HPLP3MIX_INPUT_2_SOURCE			0x912
#define CS47L15_HPLP3MIX_INPUT_2_VOLUME			0x913
#define CS47L15_HPLP3MIX_INPUT_3_SOURCE			0x914
#define CS47L15_HPLP3MIX_INPUT_3_VOLUME			0x915
#define CS47L15_HPLP3MIX_INPUT_4_SOURCE			0x916
#define CS47L15_HPLP3MIX_INPUT_4_VOLUME			0x917
#define CS47L15_HPLP4MIX_INPUT_1_SOURCE			0x918
#define CS47L15_HPLP4MIX_INPUT_1_VOLUME			0x919
#define CS47L15_HPLP4MIX_INPUT_2_SOURCE			0x91a
#define CS47L15_HPLP4MIX_INPUT_2_VOLUME			0x91b
#define CS47L15_HPLP4MIX_INPUT_3_SOURCE			0x91c
#define CS47L15_HPLP4MIX_INPUT_3_VOLUME			0x91d
#define CS47L15_HPLP4MIX_INPUT_4_SOURCE			0x91e
#define CS47L15_HPLP4MIX_INPUT_4_VOLUME			0x91f
#define CS47L15_DSP1LMIX_INPUT_1_SOURCE			0x940
#define CS47L15_DSP1LMIX_INPUT_1_VOLUME			0x941
#define CS47L15_DSP1LMIX_INPUT_2_SOURCE			0x942
#define CS47L15_DSP1LMIX_INPUT_2_VOLUME			0x943
#define CS47L15_DSP1LMIX_INPUT_3_SOURCE			0x944
#define CS47L15_DSP1LMIX_INPUT_3_VOLUME			0x945
#define CS47L15_DSP1LMIX_INPUT_4_SOURCE			0x946
#define CS47L15_DSP1LMIX_INPUT_4_VOLUME			0x947
#define CS47L15_DSP1RMIX_INPUT_1_SOURCE			0x948
#define CS47L15_DSP1RMIX_INPUT_1_VOLUME			0x949
#define CS47L15_DSP1RMIX_INPUT_2_SOURCE			0x94a
#define CS47L15_DSP1RMIX_INPUT_2_VOLUME			0x94b
#define CS47L15_DSP1RMIX_INPUT_3_SOURCE			0x94c
#define CS47L15_DSP1RMIX_INPUT_3_VOLUME			0x94d
#define CS47L15_DSP1RMIX_INPUT_4_SOURCE			0x94e
#define CS47L15_DSP1RMIX_INPUT_4_VOLUME			0x94f
#define CS47L15_DSP1AUX1MIX_INPUT_1_SOURCE		0x950
#define CS47L15_DSP1AUX2MIX_INPUT_1_SOURCE		0x958
#define CS47L15_DSP1AUX3MIX_INPUT_1_SOURCE		0x960
#define CS47L15_DSP1AUX4MIX_INPUT_1_SOURCE		0x968
#define CS47L15_DSP1AUX5MIX_INPUT_1_SOURCE		0x970
#define CS47L15_DSP1AUX6MIX_INPUT_1_SOURCE		0x978
#define CS47L15_ISRC1DEC1MIX_INPUT_1_SOURCE		0xb00
#define CS47L15_ISRC1DEC2MIX_INPUT_1_SOURCE		0xb08
#define CS47L15_ISRC1DEC3MIX_INPUT_1_SOURCE		0xb10
#define CS47L15_ISRC1DEC4MIX_INPUT_1_SOURCE		0xb18
#define CS47L15_ISRC1INT1MIX_INPUT_1_SOURCE		0xb20
#define CS47L15_ISRC1INT2MIX_INPUT_1_SOURCE		0xb28
#define CS47L15_ISRC1INT3MIX_INPUT_1_SOURCE		0xb30
#define CS47L15_ISRC1INT4MIX_INPUT_1_SOURCE		0xb38
#define CS47L15_ISRC2DEC1MIX_INPUT_1_SOURCE		0xb40
#define CS47L15_ISRC2DEC2MIX_INPUT_1_SOURCE		0xb48
#define CS47L15_ISRC2DEC3MIX_INPUT_1_SOURCE		0xb50
#define CS47L15_ISRC2DEC4MIX_INPUT_1_SOURCE		0xb58
#define CS47L15_ISRC2INT1MIX_INPUT_1_SOURCE		0xb60
#define CS47L15_ISRC2INT2MIX_INPUT_1_SOURCE		0xb68
#define CS47L15_ISRC2INT3MIX_INPUT_1_SOURCE		0xb70
#define CS47L15_ISRC2INT4MIX_INPUT_1_SOURCE		0xb78
#define CS47L15_FX_CTRL1				0xe00
#define CS47L15_FX_CTRL2				0xe01
#define CS47L15_EQ1_1					0xe10
#define CS47L15_EQ1_2					0xe11
#define CS47L15_EQ1_3					0xe12
#define CS47L15_EQ1_4					0xe13
#define CS47L15_EQ1_5					0xe14
#define CS47L15_EQ1_6					0xe15
#define CS47L15_EQ1_7					0xe16
#define CS47L15_EQ1_8					0xe17
#define CS47L15_EQ1_9					0xe18
#define CS47L15_EQ1_10					0xe19
#define CS47L15_EQ1_11					0xe1a
#define CS47L15_EQ1_12					0xe1b
#define CS47L15_EQ1_13					0xe1c
#define CS47L15_EQ1_14					0xe1d
#define CS47L15_EQ1_15					0xe1e
#define CS47L15_EQ1_16					0xe1f
#define CS47L15_EQ1_17					0xe20
#define CS47L15_EQ1_18					0xe21
#define CS47L15_EQ1_19					0xe22
#define CS47L15_EQ1_20					0xe23
#define CS47L15_EQ1_21					0xe24
#define CS47L15_EQ2_1					0xe26
#define CS47L15_EQ2_2					0xe27
#define CS47L15_EQ2_3					0xe28
#define CS47L15_EQ2_4					0xe29
#define CS47L15_EQ2_5					0xe2a
#define CS47L15_EQ2_6					0xe2b
#define CS47L15_EQ2_7					0xe2c
#define CS47L15_EQ2_8					0xe2d
#define CS47L15_EQ2_9					0xe2e
#define CS47L15_EQ2_10					0xe2f
#define CS47L15_EQ2_11					0xe30
#define CS47L15_EQ2_12					0xe31
#define CS47L15_EQ2_13					0xe32
#define CS47L15_EQ2_14					0xe33
#define CS47L15_EQ2_15					0xe34
#define CS47L15_EQ2_16					0xe35
#define CS47L15_EQ2_17					0xe36
#define CS47L15_EQ2_18					0xe37
#define CS47L15_EQ2_19					0xe38
#define CS47L15_EQ2_20					0xe39
#define CS47L15_EQ2_21					0xe3a
#define CS47L15_EQ3_1					0xe3c
#define CS47L15_EQ3_2					0xe3d
#define CS47L15_EQ3_3					0xe3e
#define CS47L15_EQ3_4					0xe3f
#define CS47L15_EQ3_5					0xe40
#define CS47L15_EQ3_6					0xe41
#define CS47L15_EQ3_7					0xe42
#define CS47L15_EQ3_8					0xe43
#define CS47L15_EQ3_9					0xe44
#define CS47L15_EQ3_10					0xe45
#define CS47L15_EQ3_11					0xe46
#define CS47L15_EQ3_12					0xe47
#define CS47L15_EQ3_13					0xe48
#define CS47L15_EQ3_14					0xe49
#define CS47L15_EQ3_15					0xe4a
#define CS47L15_EQ3_16					0xe4b
#define CS47L15_EQ3_17					0xe4c
#define CS47L15_EQ3_18					0xe4d
#define CS47L15_EQ3_19					0xe4e
#define CS47L15_EQ3_20					0xe4f
#define CS47L15_EQ3_21					0xe50
#define CS47L15_EQ4_1					0xe52
#define CS47L15_EQ4_2					0xe53
#define CS47L15_EQ4_3					0xe54
#define CS47L15_EQ4_4					0xe55
#define CS47L15_EQ4_5					0xe56
#define CS47L15_EQ4_6					0xe57
#define CS47L15_EQ4_7					0xe58
#define CS47L15_EQ4_8					0xe59
#define CS47L15_EQ4_9					0xe5a
#define CS47L15_EQ4_10					0xe5b
#define CS47L15_EQ4_11					0xe5c
#define CS47L15_EQ4_12					0xe5d
#define CS47L15_EQ4_13					0xe5e
#define CS47L15_EQ4_14					0xe5f
#define CS47L15_EQ4_15					0xe60
#define CS47L15_EQ4_16					0xe61
#define CS47L15_EQ4_17					0xe62
#define CS47L15_EQ4_18					0xe63
#define CS47L15_EQ4_19					0xe64
#define CS47L15_EQ4_20					0xe65
#define CS47L15_EQ4_21					0xe66
#define CS47L15_DRC1_CTRL1				0xe80
#define CS47L15_DRC1_CTRL2				0xe81
#define CS47L15_DRC1_CTRL3				0xe82
#define CS47L15_DRC1_CTRL4				0xe83
#define CS47L15_DRC1_CTRL5				0xe84
#define CS47L15_DRC2_CTRL1				0xe88
#define CS47L15_DRC2_CTRL2				0xe89
#define CS47L15_DRC2_CTRL3				0xe8a
#define CS47L15_DRC2_CTRL4				0xe8b
#define CS47L15_DRC2_CTRL5				0xe8c
#define CS47L15_HPLPF1_1				0xec0
#define CS47L15_HPLPF1_2				0xec1
#define CS47L15_HPLPF2_1				0xec4
#define CS47L15_HPLPF2_2				0xec5
#define CS47L15_HPLPF3_1				0xec8
#define CS47L15_HPLPF3_2				0xec9
#define CS47L15_HPLPF4_1				0xecc
#define CS47L15_HPLPF4_2				0xecd
#define CS47L15_ISRC1_CTRL_1				0xef0
#define CS47L15_ISRC1_CTRL_2				0xef1
#define CS47L15_ISRC1_CTRL_3				0xef2
#define CS47L15_ISRC2_CTRL_1				0xef3
#define CS47L15_ISRC2_CTRL_2				0xef4
#define CS47L15_ISRC2_CTRL_3				0xef5
#define CS47L15_ADSP2_IRQ0				0x1600
#define CS47L15_ADSP2_IRQ1				0x1601
#define CS47L15_ADSP2_IRQ2				0x1602
#define CS47L15_ADSP2_IRQ3				0x1603
#define CS47L15_ADSP2_IRQ4				0x1604
#define CS47L15_ADSP2_IRQ5				0x1605
#define CS47L15_ADSP2_IRQ6				0x1606
#define CS47L15_ADSP2_IRQ7				0x1607
#define CS47L15_GPIO1_CTRL_1				0x1700
#define CS47L15_GPIO1_CTRL_2				0x1701
#define CS47L15_GPIO2_CTRL_1				0x1702
#define CS47L15_GPIO2_CTRL_2				0x1703
#define CS47L15_GPIO3_CTRL_1				0x1704
#define CS47L15_GPIO3_CTRL_2				0x1705
#define CS47L15_GPIO4_CTRL_1				0x1706
#define CS47L15_GPIO4_CTRL_2				0x1707
#define CS47L15_GPIO5_CTRL_1				0x1708
#define CS47L15_GPIO5_CTRL_2				0x1709
#define CS47L15_GPIO6_CTRL_1				0x170a
#define CS47L15_GPIO6_CTRL_2				0x170b
#define CS47L15_GPIO7_CTRL_1				0x170c
#define CS47L15_GPIO7_CTRL_2				0x170d
#define CS47L15_GPIO8_CTRL_1				0x170e
#define CS47L15_GPIO8_CTRL_2				0x170f
#define CS47L15_GPIO9_CTRL_1				0x1710
#define CS47L15_GPIO9_CTRL_2				0x1711
#define CS47L15_GPIO10_CTRL_1				0x1712
#define CS47L15_GPIO10_CTRL_2				0x1713
#define CS47L15_GPIO11_CTRL_1				0x1714
#define CS47L15_GPIO11_CTRL_2				0x1715
#define CS47L15_GPIO12_CTRL_1				0x1716
#define CS47L15_GPIO12_CTRL_2				0x1717
#define CS47L15_GPIO13_CTRL_1				0x1718
#define CS47L15_GPIO13_CTRL_2				0x1719
#define CS47L15_GPIO14_CTRL_1				0x171a
#define CS47L15_GPIO14_CTRL_2				0x171b
#define CS47L15_GPIO15_CTRL_1				0x171c
#define CS47L15_GPIO15_CTRL_2				0x171d
#define CS47L15_IRQ1_STATUS_1				0x1800
#define CS47L15_IRQ1_STATUS_2				0x1801
#define CS47L15_IRQ1_STATUS_6				0x1805
#define CS47L15_IRQ1_STATUS_7				0x1806
#define CS47L15_IRQ1_STATUS_9				0x1808
#define CS47L15_IRQ1_STATUS_11				0x180a
#define CS47L15_IRQ1_STATUS_12				0x180b
#define CS47L15_IRQ1_STATUS_13				0x180c
#define CS47L15_IRQ1_STATUS_14				0x180d
#define CS47L15_IRQ1_STATUS_15				0x180e
#define CS47L15_IRQ1_STATUS_16				0x180f
#define CS47L15_IRQ1_STATUS_17				0x1810
#define CS47L15_IRQ1_STATUS_21				0x1814
#define CS47L15_IRQ1_STATUS_22				0x1815
#define CS47L15_IRQ1_STATUS_23				0x1816
#define CS47L15_IRQ1_STATUS_24				0x1817
#define CS47L15_IRQ1_STATUS_25				0x1818
#define CS47L15_IRQ1_STATUS_27				0x181a
#define CS47L15_IRQ1_STATUS_28				0x181b
#define CS47L15_IRQ1_STATUS_30				0x181d
#define CS47L15_IRQ1_STATUS_31				0x181e
#define CS47L15_IRQ1_STATUS_32				0x181f
#define CS47L15_IRQ1_STATUS_33				0x1820
#define CS47L15_IRQ1_MASK_1				0x1840
#define CS47L15_IRQ1_MASK_2				0x1841
#define CS47L15_IRQ1_MASK_6				0x1845
#define CS47L15_IRQ1_MASK_7				0x1846
#define CS47L15_IRQ1_MASK_9				0x1848
#define CS47L15_IRQ1_MASK_11				0x184a
#define CS47L15_IRQ1_MASK_12				0x184b
#define CS47L15_IRQ1_MASK_13				0x184c
#define CS47L15_IRQ1_MASK_14				0x184d
#define CS47L15_IRQ1_MASK_15				0x184e
#define CS47L15_IRQ1_MASK_16				0x184f
#define CS47L15_IRQ1_MASK_17				0x1850
#define CS47L15_IRQ1_MASK_21				0x1854
#define CS47L15_IRQ1_MASK_22				0x1855
#define CS47L15_IRQ1_MASK_23				0x1856
#define CS47L15_IRQ1_MASK_24				0x1857
#define CS47L15_IRQ1_MASK_25				0x1858
#define CS47L15_IRQ1_MASK_27				0x185a
#define CS47L15_IRQ1_MASK_28				0x185b
#define CS47L15_IRQ1_MASK_30				0x185d
#define CS47L15_IRQ1_MASK_31				0x185e
#define CS47L15_IRQ1_MASK_32				0x185f
#define CS47L15_IRQ1_MASK_33				0x1860
#define CS47L15_IRQ1_RAW_STATUS_1			0x1880
#define CS47L15_IRQ1_RAW_STATUS_2			0x1881
#define CS47L15_IRQ1_RAW_STATUS_7			0x1886
#define CS47L15_IRQ1_RAW_STATUS_9			0x1888
#define CS47L15_IRQ1_RAW_STATUS_12			0x188b
#define CS47L15_IRQ1_RAW_STATUS_13			0x188c
#define CS47L15_IRQ1_RAW_STATUS_14			0x188d
#define CS47L15_IRQ1_RAW_STATUS_15			0x188e
#define CS47L15_IRQ1_RAW_STATUS_16			0x188f
#define CS47L15_IRQ1_RAW_STATUS_17			0x1890
#define CS47L15_IRQ1_RAW_STATUS_21			0x1894
#define CS47L15_IRQ1_RAW_STATUS_22			0x1895
#define CS47L15_IRQ1_RAW_STATUS_23			0x1896
#define CS47L15_IRQ1_RAW_STATUS_24			0x1897
#define CS47L15_IRQ1_RAW_STATUS_25			0x1898
#define CS47L15_IRQ1_RAW_STATUS_30			0x189d
#define CS47L15_IRQ1_RAW_STATUS_31			0x189e
#define CS47L15_IRQ1_RAW_STATUS_32			0x189f
#define CS47L15_IRQ1_RAW_STATUS_33			0x18a0
#define CS47L15_DSP1_PMEM_0				0x80000
#define CS47L15_DSP1_PMEM_1				0x80002
#define CS47L15_DSP1_PMEM_2				0x80004
#define CS47L15_DSP1_PMEM_18429				0x88ffa
#define CS47L15_DSP1_PMEM_18430				0x88ffc
#define CS47L15_DSP1_PMEM_18431				0x88ffe
#define CS47L15_DSP1_PMEM_ROM_0				0x95000
#define CS47L15_DSP1_PMEM_ROM_1				0x95002
#define CS47L15_DSP1_PMEM_ROM_2				0x95004
#define CS47L15_DSP1_PMEM_ROM_1533			0x95bfa
#define CS47L15_DSP1_PMEM_ROM_1534			0x95bfc
#define CS47L15_DSP1_PMEM_ROM_1535			0x95bfe
#define CS47L15_DSP1_XMEM_0				0xa0000
#define CS47L15_DSP1_XMEM_1				0xa0002
#define CS47L15_DSP1_XMEM_20478				0xa9ffc
#define CS47L15_DSP1_XMEM_20479				0xa9ffe
#define CS47L15_DSP1_YMEM_0				0xc0000
#define CS47L15_DSP1_YMEM_1				0xc0002
#define CS47L15_DSP1_YMEM_4094				0xc1ffc
#define CS47L15_DSP1_YMEM_4095				0xc1ffe
#define CS47L15_DSP1_ZMEM_0				0xe0000
#define CS47L15_DSP1_ZMEM_1				0xe0002
#define CS47L15_DSP1_ZMEM_4094				0xe1ffc
#define CS47L15_DSP1_ZMEM_4095				0xe1ffe
#define CS47L15_DSP1_CONFIG_1				0xffe00
#define CS47L15_DSP1_CONFIG_2				0xffe02
#define CS47L15_DSP1_STATUS_1				0xffe04
#define CS47L15_DSP1_STATUS_2				0xffe06
#define CS47L15_DSP1_STATUS_3				0xffe08
#define CS47L15_DSP1_WATCHDOG_1				0xffe0a
#define CS47L15_DSP1_SCRATCH_1				0xffe40
#define CS47L15_DSP1_SCRATCH_2				0xffe42
#define CS47L15_DSP1_BUS_ERROR_ADDR			0xffe52

#define CS47L15_DSP_OFF_CONFIG_1			0x0
#define CS47L15_DSP_OFF_CONFIG_2			0x2
#define CS47L15_DSP_OFF_STATUS_1			0x4
#define CS47L15_DSP_OFF_STATUS_2			0x6
#define CS47L15_DSP_OFF_STATUS_3			0x8
#define CS47L15_DSP_OFF_WATCHDOG_1			0xa
#define CS47L15_DSP_OFF_DMA_CONFIG_1			0x30
#define CS47L15_DSP_OFF_DMA_CONFIG_2			0x32
#define CS47L15_DSP_OFF_DMA_CONFIG_3			0x34
#define CS47L15_DSP_OFF_SCRATCH_1			0x40
#define CS47L15_DSP_OFF_SCRATCH_2			0x42
#define CS47L15_DSP_OFF_REGION_LOCK_1_0			0x66
#define CS47L15_DSP_OFF_REGION_LOCK_3_2			0x68

/* (0x0000)  Software_Reset */
#define CS47L15_SW_RST_DEV_ID_MASK			0xffff
#define CS47L15_SW_RST_DEV_ID_SHIFT			     0
#define CS47L15_SW_RST_DEV_ID_WIDTH			    16

/* (0x0001)  Hardware_Revision */
#define CS47L15_HW_REVISION_MASK			0x00ff
#define CS47L15_HW_REVISION_SHIFT			     0
#define CS47L15_HW_REVISION_WIDTH			     8

/* (0x0002)  Software_Revision */
#define CS47L15_SW_REVISION_MASK			0x00ff
#define CS47L15_SW_REVISION_SHIFT			     0
#define CS47L15_SW_REVISION_WIDTH			     8

/* (0x0003)  OTP_Revision */
#define CS47L15_OTP_REVISION_MASK			0xffff
#define CS47L15_OTP_REVISION_SHIFT			     0
#define CS47L15_OTP_REVISION_WIDTH			    16

/* (0x0008)  Ctrl_IF_CFG_1 */
#define CS47L15_IF1_MOSI_SDA_DRV_STR_MASK		0x6000
#define CS47L15_IF1_MOSI_SDA_DRV_STR_SHIFT		    13
#define CS47L15_IF1_MOSI_SDA_DRV_STR_WIDTH		     2
#define CS47L15_IF1_MOSI_SDA_IP_CFG			0x1000
#define CS47L15_IF1_MOSI_SDA_IP_CFG_MASK		0x1000
#define CS47L15_IF1_MOSI_SDA_IP_CFG_SHIFT		    12
#define CS47L15_IF1_MOSI_SDA_IP_CFG_WIDTH		     1
#define CS47L15_IF1_SCLK_DRV_STR_MASK			0x0600
#define CS47L15_IF1_SCLK_DRV_STR_SHIFT			     9
#define CS47L15_IF1_SCLK_DRV_STR_WIDTH			     2
#define CS47L15_IF1_SCLK_IP_CFG				0x0100
#define CS47L15_IF1_SCLK_IP_CFG_MASK			0x0100
#define CS47L15_IF1_SCLK_IP_CFG_SHIFT			     8
#define CS47L15_IF1_SCLK_IP_CFG_WIDTH			     1
#define CS47L15_IF1_MISO_SCL_PD				0x0080
#define CS47L15_IF1_MISO_SCL_PD_MASK			0x0080
#define CS47L15_IF1_MISO_SCL_PD_SHIFT			     7
#define CS47L15_IF1_MISO_SCL_PD_WIDTH			     1
#define CS47L15_IF1_MISO_SCL_DRV_STR_MASK		0x0060
#define CS47L15_IF1_MISO_SCL_DRV_STR_SHIFT		     5
#define CS47L15_IF1_MISO_SCL_DRV_STR_WIDTH		     2
#define CS47L15_IF1_MISO_SCL_IP_CFG			0x0010
#define CS47L15_IF1_MISO_SCL_IP_CFG_MASK		0x0010
#define CS47L15_IF1_MISO_SCL_IP_CFG_SHIFT		     4
#define CS47L15_IF1_MISO_SCL_IP_CFG_WIDTH		     1
#define CS47L15_CIF1_4WIRE				0x0008
#define CS47L15_CIF1_4WIRE_MASK				0x0008
#define CS47L15_CIF1_4WIRE_SHIFT			     3
#define CS47L15_CIF1_4WIRE_WIDTH			     1
#define CS47L15_IF1_SS_N_DRV_STR_MASK			0x0006
#define CS47L15_IF1_SS_N_DRV_STR_SHIFT			     1
#define CS47L15_IF1_SS_N_DRV_STR_WIDTH			     2
#define CS47L15_IF1_SS_N_IP_CFG				0x0001
#define CS47L15_IF1_SS_N_IP_CFG_MASK			0x0001
#define CS47L15_IF1_SS_N_IP_CFG_SHIFT			     0
#define CS47L15_IF1_SS_N_IP_CFG_WIDTH			     1

/* (0x0012)  Ctrl_IF_Pin_Cfg_1 */
#define CS47L15_ALLOW_SPI_SLAVE				0x8000
#define CS47L15_ALLOW_SPI_SLAVE_MASK			0x8000
#define CS47L15_ALLOW_SPI_SLAVE_SHIFT			    15
#define CS47L15_ALLOW_SPI_SLAVE_WIDTH			     1
#define CS47L15_TEST_SPI_SLAVE				0x4000
#define CS47L15_TEST_SPI_SLAVE_MASK			0x4000
#define CS47L15_TEST_SPI_SLAVE_SHIFT			    14
#define CS47L15_TEST_SPI_SLAVE_WIDTH			     1
#define CS47L15_ALLOW_SPI_MASTER			0x2000
#define CS47L15_ALLOW_SPI_MASTER_MASK			0x2000
#define CS47L15_ALLOW_SPI_MASTER_SHIFT			    13
#define CS47L15_ALLOW_SPI_MASTER_WIDTH			     1
#define CS47L15_TEST_SPI_MASTER				0x1000
#define CS47L15_TEST_SPI_MASTER_MASK			0x1000
#define CS47L15_TEST_SPI_MASTER_SHIFT			    12
#define CS47L15_TEST_SPI_MASTER_WIDTH			     1
#define CS47L15_TEST_I2C_DEBUG				0x0800
#define CS47L15_TEST_I2C_DEBUG_MASK			0x0800
#define CS47L15_TEST_I2C_DEBUG_SHIFT			    11
#define CS47L15_TEST_I2C_DEBUG_WIDTH			     1
#define CS47L15_ALLOW_I2C_DEBUG				0x0400
#define CS47L15_ALLOW_I2C_DEBUG_MASK			0x0400
#define CS47L15_ALLOW_I2C_DEBUG_SHIFT			    10
#define CS47L15_ALLOW_I2C_DEBUG_WIDTH			     1
#define CS47L15_CIF1_CFG				0x0001
#define CS47L15_CIF1_CFG_MASK				0x0001
#define CS47L15_CIF1_CFG_SHIFT				     0
#define CS47L15_CIF1_CFG_WIDTH				     1

/* (0x0016)  Write_Sequencer_Ctrl_0 */
#define CS47L15_WSEQ_ABORT				0x0800
#define CS47L15_WSEQ_ABORT_MASK				0x0800
#define CS47L15_WSEQ_ABORT_SHIFT			    11
#define CS47L15_WSEQ_ABORT_WIDTH			     1
#define CS47L15_WSEQ_START				0x0400
#define CS47L15_WSEQ_START_MASK				0x0400
#define CS47L15_WSEQ_START_SHIFT			    10
#define CS47L15_WSEQ_START_WIDTH			     1
#define CS47L15_WSEQ_ENA				0x0200
#define CS47L15_WSEQ_ENA_MASK				0x0200
#define CS47L15_WSEQ_ENA_SHIFT				     9
#define CS47L15_WSEQ_ENA_WIDTH				     1
#define CS47L15_WSEQ_START_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_START_INDEX_SHIFT			     0
#define CS47L15_WSEQ_START_INDEX_WIDTH			     9

/* (0x0017)  Write_Sequencer_Ctrl_1 */
#define CS47L15_WSEQ_BUSY				0x0200
#define CS47L15_WSEQ_BUSY_MASK				0x0200
#define CS47L15_WSEQ_BUSY_SHIFT				     9
#define CS47L15_WSEQ_BUSY_WIDTH				     1
#define CS47L15_WSEQ_CURRENT_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_CURRENT_INDEX_SHIFT		     0
#define CS47L15_WSEQ_CURRENT_INDEX_WIDTH		     9

/* (0x0018)  Write_Sequencer_Ctrl_2 */
#define CS47L15_WSEQ_BOOT_START				0x0002
#define CS47L15_WSEQ_BOOT_START_MASK			0x0002
#define CS47L15_WSEQ_BOOT_START_SHIFT			     1
#define CS47L15_WSEQ_BOOT_START_WIDTH			     1
#define CS47L15_WSEQ_LOAD_MEM				0x0001
#define CS47L15_WSEQ_LOAD_MEM_MASK			0x0001
#define CS47L15_WSEQ_LOAD_MEM_SHIFT			     0
#define CS47L15_WSEQ_LOAD_MEM_WIDTH			     1

/* (0x0020)  Tone_Generator_1 */
#define CS47L15_TONE_RATE_MASK				0x7800
#define CS47L15_TONE_RATE_SHIFT				    11
#define CS47L15_TONE_RATE_WIDTH				     4
#define CS47L15_TONE_OFFSET_MASK			0x0300
#define CS47L15_TONE_OFFSET_SHIFT			     8
#define CS47L15_TONE_OFFSET_WIDTH			     2
#define CS47L15_TONE2_OVD				0x0020
#define CS47L15_TONE2_OVD_MASK				0x0020
#define CS47L15_TONE2_OVD_SHIFT				     5
#define CS47L15_TONE2_OVD_WIDTH				     1
#define CS47L15_TONE1_OVD				0x0010
#define CS47L15_TONE1_OVD_MASK				0x0010
#define CS47L15_TONE1_OVD_SHIFT				     4
#define CS47L15_TONE1_OVD_WIDTH				     1
#define CS47L15_TONE2_ENA				0x0002
#define CS47L15_TONE2_ENA_MASK				0x0002
#define CS47L15_TONE2_ENA_SHIFT				     1
#define CS47L15_TONE2_ENA_WIDTH				     1
#define CS47L15_TONE1_ENA				0x0001
#define CS47L15_TONE1_ENA_MASK				0x0001
#define CS47L15_TONE1_ENA_SHIFT				     0
#define CS47L15_TONE1_ENA_WIDTH				     1

/* (0x0021)  Tone_Generator_2 */
#define CS47L15_TONE1A_LVL_MASK				0xffff
#define CS47L15_TONE1A_LVL_SHIFT			     0
#define CS47L15_TONE1A_LVL_WIDTH			    16

/* (0x0022)  Tone_Generator_3 */
#define CS47L15_TONE1B_LVL_MASK				0x00ff
#define CS47L15_TONE1B_LVL_SHIFT			     0
#define CS47L15_TONE1B_LVL_WIDTH			     8

/* (0x0023)  Tone_Generator_4 */
#define CS47L15_TONE2A_LVL_MASK				0xffff
#define CS47L15_TONE2A_LVL_SHIFT			     0
#define CS47L15_TONE2A_LVL_WIDTH			    16

/* (0x0024)  Tone_Generator_5 */
#define CS47L15_TONE2B_LVL_MASK				0x00ff
#define CS47L15_TONE2B_LVL_SHIFT			     0
#define CS47L15_TONE2B_LVL_WIDTH			     8

/* (0x0030)  PWM_Drive_1 */
#define CS47L15_PWM_RATE_MASK				0x7800
#define CS47L15_PWM_RATE_SHIFT				    11
#define CS47L15_PWM_RATE_WIDTH				     4
#define CS47L15_PWM_CLK_SEL_MASK			0x0700
#define CS47L15_PWM_CLK_SEL_SHIFT			     8
#define CS47L15_PWM_CLK_SEL_WIDTH			     3
#define CS47L15_PWM2_OVD				0x0020
#define CS47L15_PWM2_OVD_MASK				0x0020
#define CS47L15_PWM2_OVD_SHIFT				     5
#define CS47L15_PWM2_OVD_WIDTH				     1
#define CS47L15_PWM1_OVD				0x0010
#define CS47L15_PWM1_OVD_MASK				0x0010
#define CS47L15_PWM1_OVD_SHIFT				     4
#define CS47L15_PWM1_OVD_WIDTH				     1
#define CS47L15_PWM2_ENA				0x0002
#define CS47L15_PWM2_ENA_MASK				0x0002
#define CS47L15_PWM2_ENA_SHIFT				     1
#define CS47L15_PWM2_ENA_WIDTH				     1
#define CS47L15_PWM1_ENA				0x0001
#define CS47L15_PWM1_ENA_MASK				0x0001
#define CS47L15_PWM1_ENA_SHIFT				     0
#define CS47L15_PWM1_ENA_WIDTH				     1

/* (0x0031)  PWM_Drive_2 */
#define CS47L15_PWM1_LVL_MASK				0x03ff
#define CS47L15_PWM1_LVL_SHIFT				     0
#define CS47L15_PWM1_LVL_WIDTH				    10

/* (0x0032)  PWM_Drive_3 */
#define CS47L15_PWM2_LVL_MASK				0x03ff
#define CS47L15_PWM2_LVL_SHIFT				     0
#define CS47L15_PWM2_LVL_WIDTH				    10

/* (0x0041)  Sequence_control */
#define CS47L15_WSEQ_ENA_MICD_CLAMP_FALL		0x0080
#define CS47L15_WSEQ_ENA_MICD_CLAMP_FALL_MASK		0x0080
#define CS47L15_WSEQ_ENA_MICD_CLAMP_FALL_SHIFT		     7
#define CS47L15_WSEQ_ENA_MICD_CLAMP_FALL_WIDTH		     1
#define CS47L15_WSEQ_ENA_MICD_CLAMP_RISE		0x0040
#define CS47L15_WSEQ_ENA_MICD_CLAMP_RISE_MASK		0x0040
#define CS47L15_WSEQ_ENA_MICD_CLAMP_RISE_SHIFT		     6
#define CS47L15_WSEQ_ENA_MICD_CLAMP_RISE_WIDTH		     1

/* (0x0042)  Spare_Triggers */
#define CS47L15_WSEQ_TRG16				0x8000
#define CS47L15_WSEQ_TRG16_MASK				0x8000
#define CS47L15_WSEQ_TRG16_SHIFT			    15
#define CS47L15_WSEQ_TRG16_WIDTH			     1
#define CS47L15_WSEQ_TRG15				0x4000
#define CS47L15_WSEQ_TRG15_MASK				0x4000
#define CS47L15_WSEQ_TRG15_SHIFT			    14
#define CS47L15_WSEQ_TRG15_WIDTH			     1
#define CS47L15_WSEQ_TRG14				0x2000
#define CS47L15_WSEQ_TRG14_MASK				0x2000
#define CS47L15_WSEQ_TRG14_SHIFT			    13
#define CS47L15_WSEQ_TRG14_WIDTH			     1
#define CS47L15_WSEQ_TRG13				0x1000
#define CS47L15_WSEQ_TRG13_MASK				0x1000
#define CS47L15_WSEQ_TRG13_SHIFT			    12
#define CS47L15_WSEQ_TRG13_WIDTH			     1
#define CS47L15_WSEQ_TRG12				0x0800
#define CS47L15_WSEQ_TRG12_MASK				0x0800
#define CS47L15_WSEQ_TRG12_SHIFT			    11
#define CS47L15_WSEQ_TRG12_WIDTH			     1
#define CS47L15_WSEQ_TRG11				0x0400
#define CS47L15_WSEQ_TRG11_MASK				0x0400
#define CS47L15_WSEQ_TRG11_SHIFT			    10
#define CS47L15_WSEQ_TRG11_WIDTH			     1
#define CS47L15_WSEQ_TRG10				0x0200
#define CS47L15_WSEQ_TRG10_MASK				0x0200
#define CS47L15_WSEQ_TRG10_SHIFT			     9
#define CS47L15_WSEQ_TRG10_WIDTH			     1
#define CS47L15_WSEQ_TRG9				0x0100
#define CS47L15_WSEQ_TRG9_MASK				0x0100
#define CS47L15_WSEQ_TRG9_SHIFT				     8
#define CS47L15_WSEQ_TRG9_WIDTH				     1
#define CS47L15_WSEQ_TRG8				0x0080
#define CS47L15_WSEQ_TRG8_MASK				0x0080
#define CS47L15_WSEQ_TRG8_SHIFT				     7
#define CS47L15_WSEQ_TRG8_WIDTH				     1
#define CS47L15_WSEQ_TRG7				0x0040
#define CS47L15_WSEQ_TRG7_MASK				0x0040
#define CS47L15_WSEQ_TRG7_SHIFT				     6
#define CS47L15_WSEQ_TRG7_WIDTH				     1
#define CS47L15_WSEQ_TRG6				0x0020
#define CS47L15_WSEQ_TRG6_MASK				0x0020
#define CS47L15_WSEQ_TRG6_SHIFT				     5
#define CS47L15_WSEQ_TRG6_WIDTH				     1
#define CS47L15_WSEQ_TRG5				0x0010
#define CS47L15_WSEQ_TRG5_MASK				0x0010
#define CS47L15_WSEQ_TRG5_SHIFT				     4
#define CS47L15_WSEQ_TRG5_WIDTH				     1
#define CS47L15_WSEQ_TRG4				0x0008
#define CS47L15_WSEQ_TRG4_MASK				0x0008
#define CS47L15_WSEQ_TRG4_SHIFT				     3
#define CS47L15_WSEQ_TRG4_WIDTH				     1
#define CS47L15_WSEQ_TRG3				0x0004
#define CS47L15_WSEQ_TRG3_MASK				0x0004
#define CS47L15_WSEQ_TRG3_SHIFT				     2
#define CS47L15_WSEQ_TRG3_WIDTH				     1
#define CS47L15_WSEQ_TRG2				0x0002
#define CS47L15_WSEQ_TRG2_MASK				0x0002
#define CS47L15_WSEQ_TRG2_SHIFT				     1
#define CS47L15_WSEQ_TRG2_WIDTH				     1
#define CS47L15_WSEQ_TRG1				0x0001
#define CS47L15_WSEQ_TRG1_MASK				0x0001
#define CS47L15_WSEQ_TRG1_SHIFT				     0
#define CS47L15_WSEQ_TRG1_WIDTH				     1

/* (0x004b)  Spare_Sequence_Select_1 */
#define CS47L15_WSEQ_TRG1_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG1_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG1_INDEX_WIDTH			     9

/* (0x004c)  Spare_Sequence_Select_2 */
#define CS47L15_WSEQ_TRG2_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG2_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG2_INDEX_WIDTH			     9

/* (0x004d)  Spare_Sequence_Select_3 */
#define CS47L15_WSEQ_TRG3_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG3_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG3_INDEX_WIDTH			     9

/* (0x004e)  Spare_Sequence_Select_4 */
#define CS47L15_WSEQ_TRG4_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG4_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG4_INDEX_WIDTH			     9

/* (0x004f)  Spare_Sequence_Select_5 */
#define CS47L15_WSEQ_TRG5_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG5_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG5_INDEX_WIDTH			     9

/* (0x0050)  Spare_Sequence_Select_6 */
#define CS47L15_WSEQ_TRG6_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG6_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG6_INDEX_WIDTH			     9

/* (0x0059)  Spare_Sequence_Select_7 */
#define CS47L15_WSEQ_TRG7_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG7_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG7_INDEX_WIDTH			     9

/* (0x005a)  Spare_Sequence_Select_8 */
#define CS47L15_WSEQ_TRG8_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG8_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG8_INDEX_WIDTH			     9

/* (0x005b)  Spare_Sequence_Select_9 */
#define CS47L15_WSEQ_TRG9_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG9_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG9_INDEX_WIDTH			     9

/* (0x005c)  Spare_Sequence_Select_10 */
#define CS47L15_WSEQ_TRG10_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG10_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG10_INDEX_WIDTH			     9

/* (0x005d)  Spare_Sequence_Select_11 */
#define CS47L15_WSEQ_TRG11_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG11_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG11_INDEX_WIDTH			     9

/* (0x005e)  Spare_Sequence_Select_12 */
#define CS47L15_WSEQ_TRG12_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG12_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG12_INDEX_WIDTH			     9

/* (0x0061)  Sample_Rate_Sequence_Select_1 */
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_A_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_A_INDEX_SHIFT	     0
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_A_INDEX_WIDTH	     9

/* (0x0062)  Sample_Rate_Sequence_Select_2 */
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_B_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_B_INDEX_SHIFT	     0
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_B_INDEX_WIDTH	     9

/* (0x0063)  Sample_Rate_Sequence_Select_3 */
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_C_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_C_INDEX_SHIFT	     0
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_C_INDEX_WIDTH	     9

/* (0x0064)  Sample_Rate_Sequence_Select_4 */
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_D_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_D_INDEX_SHIFT	     0
#define CS47L15_WSEQ_SAMPLE_RATE_DETECT_D_INDEX_WIDTH	     9

/* (0x0066)  Always_On_Triggers_Sequence_Select_1 */
#define CS47L15_WSEQ_MICD_CLAMP_RISE_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_MICD_CLAMP_RISE_INDEX_SHIFT	     0
#define CS47L15_WSEQ_MICD_CLAMP_RISE_INDEX_WIDTH	     9

/* (0x0067)  Always_On_Triggers_Sequence_Select_2 */
#define CS47L15_WSEQ_MICD_CLAMP_FALL_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_MICD_CLAMP_FALL_INDEX_SHIFT	     0
#define CS47L15_WSEQ_MICD_CLAMP_FALL_INDEX_WIDTH	     9

/* (0x0068)  Spare_Sequence_Select_13 */
#define CS47L15_WSEQ_TRG13_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG13_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG13_INDEX_WIDTH			     9

/* (0x0069)  Spare_Sequence_Select_14 */
#define CS47L15_WSEQ_TRG14_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG14_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG14_INDEX_WIDTH			     9

/* (0x006a)  Spare_Sequence_Select_15 */
#define CS47L15_WSEQ_TRG15_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG15_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG15_INDEX_WIDTH			     9

/* (0x006b)  Spare_Sequence_Select_16 */
#define CS47L15_WSEQ_TRG16_INDEX_MASK			0x01ff
#define CS47L15_WSEQ_TRG16_INDEX_SHIFT			     0
#define CS47L15_WSEQ_TRG16_INDEX_WIDTH			     9

/* (0x006e)  Trigger_Sequence_Select_32 */
#define CS47L15_WSEQ_DRC1_SIG_DET_RISE_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_DRC1_SIG_DET_RISE_INDEX_SHIFT	     0
#define CS47L15_WSEQ_DRC1_SIG_DET_RISE_INDEX_WIDTH	     9

/* (0x006f)  Trigger_Sequence_Select_33 */
#define CS47L15_WSEQ_DRC1_SIG_DET_FALL_INDEX_MASK	0x01ff
#define CS47L15_WSEQ_DRC1_SIG_DET_FALL_INDEX_SHIFT	     0
#define CS47L15_WSEQ_DRC1_SIG_DET_FALL_INDEX_WIDTH	     9

/* (0x0078)  Eventlog_Sequence_Select_1 */
#define CS47L15_WSEQ_EVENTLOG1_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG1_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG1_INDEX_WIDTH		     9

/* (0x0079)  Eventlog_Sequence_Select_2 */
#define CS47L15_WSEQ_EVENTLOG2_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG2_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG2_INDEX_WIDTH		     9

/* (0x007a)  Eventlog_Sequence_Select_3 */
#define CS47L15_WSEQ_EVENTLOG3_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG3_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG3_INDEX_WIDTH		     9

/* (0x007b)  Eventlog_Sequence_Select_4 */
#define CS47L15_WSEQ_EVENTLOG4_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG4_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG4_INDEX_WIDTH		     9

/* (0x007c)  Eventlog_Sequence_Select_5 */
#define CS47L15_WSEQ_EVENTLOG5_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG5_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG5_INDEX_WIDTH		     9

/* (0x007d)  Eventlog_Sequence_Select_6 */
#define CS47L15_WSEQ_EVENTLOG6_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG6_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG6_INDEX_WIDTH		     9

/* (0x007e)  Eventlog_Sequence_Select_7 */
#define CS47L15_WSEQ_EVENTLOG7_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG7_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG7_INDEX_WIDTH		     9

/* (0x007f)  Eventlog_Sequence_Select_8 */
#define CS47L15_WSEQ_EVENTLOG8_INDEX_MASK		0x01ff
#define CS47L15_WSEQ_EVENTLOG8_INDEX_SHIFT		     0
#define CS47L15_WSEQ_EVENTLOG8_INDEX_WIDTH		     9

/* (0x008c)  User_Key_Ctrl */
#define CS47L15_USER_KEY_CTRL_MASK			0xffff
#define CS47L15_USER_KEY_CTRL_SHIFT			     0
#define CS47L15_USER_KEY_CTRL_WIDTH			    16

/* (0x0090)  Haptics_Control_1 */
#define CS47L15_HAP_RATE_MASK				0x7800
#define CS47L15_HAP_RATE_SHIFT				    11
#define CS47L15_HAP_RATE_WIDTH				     4
#define CS47L15_ONESHOT_TRIG				0x0010
#define CS47L15_ONESHOT_TRIG_MASK			0x0010
#define CS47L15_ONESHOT_TRIG_SHIFT			     4
#define CS47L15_ONESHOT_TRIG_WIDTH			     1
#define CS47L15_HAP_CTRL_MASK				0x000c
#define CS47L15_HAP_CTRL_SHIFT				     2
#define CS47L15_HAP_CTRL_WIDTH				     2
#define CS47L15_HAP_ACT					0x0002
#define CS47L15_HAP_ACT_MASK				0x0002
#define CS47L15_HAP_ACT_SHIFT				     1
#define CS47L15_HAP_ACT_WIDTH				     1

/* (0x0091)  Haptics_Control_2 */
#define CS47L15_LRA_FREQ_MASK				0x7fff
#define CS47L15_LRA_FREQ_SHIFT				     0
#define CS47L15_LRA_FREQ_WIDTH				    15

/* (0x0092)  Haptics_phase_1_intensity */
#define CS47L15_PHASE1_INTENSITY_MASK			0x00ff
#define CS47L15_PHASE1_INTENSITY_SHIFT			     0
#define CS47L15_PHASE1_INTENSITY_WIDTH			     8

/* (0x0093)  Haptics_phase_1_duration */
#define CS47L15_PHASE1_DURATION_MASK			0x01ff
#define CS47L15_PHASE1_DURATION_SHIFT			     0
#define CS47L15_PHASE1_DURATION_WIDTH			     9

/* (0x0094)  Haptics_phase_2_intensity */
#define CS47L15_PHASE2_INTENSITY_MASK			0x00ff
#define CS47L15_PHASE2_INTENSITY_SHIFT			     0
#define CS47L15_PHASE2_INTENSITY_WIDTH			     8

/* (0x0095)  Haptics_phase_2_duration */
#define CS47L15_PHASE2_DURATION_MASK			0x07ff
#define CS47L15_PHASE2_DURATION_SHIFT			     0
#define CS47L15_PHASE2_DURATION_WIDTH			    11

/* (0x0096)  Haptics_phase_3_intensity */
#define CS47L15_PHASE3_INTENSITY_MASK			0x00ff
#define CS47L15_PHASE3_INTENSITY_SHIFT			     0
#define CS47L15_PHASE3_INTENSITY_WIDTH			     8

/* (0x0097)  Haptics_phase_3_duration */
#define CS47L15_PHASE3_DURATION_MASK			0x01ff
#define CS47L15_PHASE3_DURATION_SHIFT			     0
#define CS47L15_PHASE3_DURATION_WIDTH			     9

/* (0x0098)  Haptics_Status */
#define CS47L15_ONESHOT_STS				0x0001
#define CS47L15_ONESHOT_STS_MASK			0x0001
#define CS47L15_ONESHOT_STS_SHIFT			     0
#define CS47L15_ONESHOT_STS_WIDTH			     1

/* (0x00a0)  Comfort_Noise_Generator */
#define CS47L15_NOISE_GEN_RATE_MASK			0x7800
#define CS47L15_NOISE_GEN_RATE_SHIFT			    11
#define CS47L15_NOISE_GEN_RATE_WIDTH			     4
#define CS47L15_NOISE_GEN_ENA				0x0020
#define CS47L15_NOISE_GEN_ENA_MASK			0x0020
#define CS47L15_NOISE_GEN_ENA_SHIFT			     5
#define CS47L15_NOISE_GEN_ENA_WIDTH			     1
#define CS47L15_NOISE_GEN_GAIN_MASK			0x001f
#define CS47L15_NOISE_GEN_GAIN_SHIFT			     0
#define CS47L15_NOISE_GEN_GAIN_WIDTH			     5

/* (0x0100)  Clock_32k_1 */
#define CS47L15_CLK_32K_ENA				0x0040
#define CS47L15_CLK_32K_ENA_MASK			0x0040
#define CS47L15_CLK_32K_ENA_SHIFT			     6
#define CS47L15_CLK_32K_ENA_WIDTH			     1
#define CS47L15_CLK_32K_SRC_MASK			0x0003
#define CS47L15_CLK_32K_SRC_SHIFT			     0
#define CS47L15_CLK_32K_SRC_WIDTH			     2

/* (0x0101)  System_Clock_1 */
#define CS47L15_SYSCLK_FRAC				0x8000
#define CS47L15_SYSCLK_FRAC_MASK			0x8000
#define CS47L15_SYSCLK_FRAC_SHIFT			    15
#define CS47L15_SYSCLK_FRAC_WIDTH			     1
#define CS47L15_SYSCLK_FREQ_MASK			0x0700
#define CS47L15_SYSCLK_FREQ_SHIFT			     8
#define CS47L15_SYSCLK_FREQ_WIDTH			     3
#define CS47L15_SYSCLK_ENA				0x0040
#define CS47L15_SYSCLK_ENA_MASK				0x0040
#define CS47L15_SYSCLK_ENA_SHIFT			     6
#define CS47L15_SYSCLK_ENA_WIDTH			     1
#define CS47L15_SYSCLK_SRC_MASK				0x000f
#define CS47L15_SYSCLK_SRC_SHIFT			     0
#define CS47L15_SYSCLK_SRC_WIDTH			     4

/* (0x0102)  Sample_rate_1 */
#define CS47L15_SAMPLE_RATE_1_MASK			0x001f
#define CS47L15_SAMPLE_RATE_1_SHIFT			     0
#define CS47L15_SAMPLE_RATE_1_WIDTH			     5

/* (0x0103)  Sample_rate_2 */
#define CS47L15_SAMPLE_RATE_2_MASK			0x001f
#define CS47L15_SAMPLE_RATE_2_SHIFT			     0
#define CS47L15_SAMPLE_RATE_2_WIDTH			     5

/* (0x0104)  Sample_rate_3 */
#define CS47L15_SAMPLE_RATE_3_MASK			0x001f
#define CS47L15_SAMPLE_RATE_3_SHIFT			     0
#define CS47L15_SAMPLE_RATE_3_WIDTH			     5

/* (0x010a)  Sample_rate_1_status */
#define CS47L15_SAMPLE_RATE_1_STS_MASK			0x001f
#define CS47L15_SAMPLE_RATE_1_STS_SHIFT			     0
#define CS47L15_SAMPLE_RATE_1_STS_WIDTH			     5

/* (0x010b)  Sample_rate_2_status */
#define CS47L15_SAMPLE_RATE_2_STS_MASK			0x001f
#define CS47L15_SAMPLE_RATE_2_STS_SHIFT			     0
#define CS47L15_SAMPLE_RATE_2_STS_WIDTH			     5

/* (0x010c)  Sample_rate_3_status */
#define CS47L15_SAMPLE_RATE_3_STS_MASK			0x001f
#define CS47L15_SAMPLE_RATE_3_STS_SHIFT			     0
#define CS47L15_SAMPLE_RATE_3_STS_WIDTH			     5

/* (0x0120)  DSP_Clock_1 */
#define CS47L15_DSP_CLK_ENA				0x0040
#define CS47L15_DSP_CLK_ENA_MASK			0x0040
#define CS47L15_DSP_CLK_ENA_SHIFT			     6
#define CS47L15_DSP_CLK_ENA_WIDTH			     1
#define CS47L15_DSP_CLK_SRC_MASK			0x000f
#define CS47L15_DSP_CLK_SRC_SHIFT			     0
#define CS47L15_DSP_CLK_SRC_WIDTH			     4

/* (0x0122)  DSP_Clock_2 */
#define CS47L15_DSP_CLK_FREQ_MASK			0xffff
#define CS47L15_DSP_CLK_FREQ_SHIFT			     0
#define CS47L15_DSP_CLK_FREQ_WIDTH			    16

/* (0x0124)  DSP_Clock_3 */
#define CS47L15_DSP_CLK_FREQ_AO_MASK			0xffff
#define CS47L15_DSP_CLK_FREQ_AO_SHIFT			     0
#define CS47L15_DSP_CLK_FREQ_AO_WIDTH			    16

/* (0x0126)  DSP_Clock_4 */
#define CS47L15_DSP_CLK_FREQ_STS_MASK			0xffff
#define CS47L15_DSP_CLK_FREQ_STS_SHIFT			     0
#define CS47L15_DSP_CLK_FREQ_STS_WIDTH			    16

/* (0x0127)  DSP_Clock_5 */
#define CS47L15_DSP_CLK_SRC_STS_MASK			0x000f
#define CS47L15_DSP_CLK_SRC_STS_SHIFT			     0
#define CS47L15_DSP_CLK_SRC_STS_WIDTH			     4

/* (0x0149)  Output_system_clock */
#define CS47L15_OPCLK_ENA				0x8000
#define CS47L15_OPCLK_ENA_MASK				0x8000
#define CS47L15_OPCLK_ENA_SHIFT				    15
#define CS47L15_OPCLK_ENA_WIDTH				     1
#define CS47L15_OPCLK_DIV_MASK				0x00f8
#define CS47L15_OPCLK_DIV_SHIFT				     3
#define CS47L15_OPCLK_DIV_WIDTH				     5
#define CS47L15_OPCLK_SEL_MASK				0x0007
#define CS47L15_OPCLK_SEL_SHIFT				     0
#define CS47L15_OPCLK_SEL_WIDTH				     3

/* (0x014e)  Clock_Gen_Pad_Ctrl */
#define CS47L15_DSP_JTAG_MODE				0x0800
#define CS47L15_DSP_JTAG_MODE_MASK			0x0800
#define CS47L15_DSP_JTAG_MODE_SHIFT			    11
#define CS47L15_DSP_JTAG_MODE_WIDTH			     1
#define CS47L15_BOOT_MODE_IP_CFG			0x0400
#define CS47L15_BOOT_MODE_IP_CFG_MASK			0x0400
#define CS47L15_BOOT_MODE_IP_CFG_SHIFT			    10
#define CS47L15_BOOT_MODE_IP_CFG_WIDTH			     1
#define CS47L15_BOOT_MODE_PD				0x0200
#define CS47L15_BOOT_MODE_PD_MASK			0x0200
#define CS47L15_BOOT_MODE_PD_SHIFT			     9
#define CS47L15_BOOT_MODE_PD_WIDTH			     1
#define CS47L15_MCLK2_PD				0x0100
#define CS47L15_MCLK2_PD_MASK				0x0100
#define CS47L15_MCLK2_PD_SHIFT				     8
#define CS47L15_MCLK2_PD_WIDTH				     1
#define CS47L15_MCLK1_PD				0x0080
#define CS47L15_MCLK1_PD_MASK				0x0080
#define CS47L15_MCLK1_PD_SHIFT				     7
#define CS47L15_MCLK1_PD_WIDTH				     1
#define CS47L15_MCLK2_IP_CFG				0x0040
#define CS47L15_MCLK2_IP_CFG_MASK			0x0040
#define CS47L15_MCLK2_IP_CFG_SHIFT			     6
#define CS47L15_MCLK2_IP_CFG_WIDTH			     1
#define CS47L15_MCLK1_IP_CFG				0x0020
#define CS47L15_MCLK1_IP_CFG_MASK			0x0020
#define CS47L15_MCLK1_IP_CFG_SHIFT			     5
#define CS47L15_MCLK1_IP_CFG_WIDTH			     1

/* (0x0152)  Rate_Estimator_1 */
#define CS47L15_TRIG_ON_STARTUP				0x0010
#define CS47L15_TRIG_ON_STARTUP_MASK			0x0010
#define CS47L15_TRIG_ON_STARTUP_SHIFT			     4
#define CS47L15_TRIG_ON_STARTUP_WIDTH			     1
#define CS47L15_LRCLK_SRC_MASK				0x000e
#define CS47L15_LRCLK_SRC_SHIFT				     1
#define CS47L15_LRCLK_SRC_WIDTH				     3
#define CS47L15_RATE_EST_ENA				0x0001
#define CS47L15_RATE_EST_ENA_MASK			0x0001
#define CS47L15_RATE_EST_ENA_SHIFT			     0
#define CS47L15_RATE_EST_ENA_WIDTH			     1

/* (0x0153)  Rate_Estimator_2 */
#define CS47L15_SAMPLE_RATE_DETECT_A_MASK		0x001f
#define CS47L15_SAMPLE_RATE_DETECT_A_SHIFT		     0
#define CS47L15_SAMPLE_RATE_DETECT_A_WIDTH		     5

/* (0x0154)  Rate_Estimator_3 */
#define CS47L15_SAMPLE_RATE_DETECT_B_MASK		0x001f
#define CS47L15_SAMPLE_RATE_DETECT_B_SHIFT		     0
#define CS47L15_SAMPLE_RATE_DETECT_B_WIDTH		     5

/* (0x0155)  Rate_Estimator_4 */
#define CS47L15_SAMPLE_RATE_DETECT_C_MASK		0x001f
#define CS47L15_SAMPLE_RATE_DETECT_C_SHIFT		     0
#define CS47L15_SAMPLE_RATE_DETECT_C_WIDTH		     5

/* (0x0156)  Rate_Estimator_5 */
#define CS47L15_SAMPLE_RATE_DETECT_D_MASK		0x001f
#define CS47L15_SAMPLE_RATE_DETECT_D_SHIFT		     0
#define CS47L15_SAMPLE_RATE_DETECT_D_WIDTH		     5

/* (0x0160)  Clocking_debug_5 */
#define CS47L15_ASYNC_CLK_FREQ_STS_MASK			0xe000
#define CS47L15_ASYNC_CLK_FREQ_STS_SHIFT		    13
#define CS47L15_ASYNC_CLK_FREQ_STS_WIDTH		     3
#define CS47L15_ASYNC_CLK_SRC_STS_MASK			0x1e00
#define CS47L15_ASYNC_CLK_SRC_STS_SHIFT			     9
#define CS47L15_ASYNC_CLK_SRC_STS_WIDTH			     4
#define CS47L15_SYSCLK_FREQ_STS_MASK			0x0070
#define CS47L15_SYSCLK_FREQ_STS_SHIFT			     4
#define CS47L15_SYSCLK_FREQ_STS_WIDTH			     3
#define CS47L15_SYSCLK_SRC_STS_MASK			0x000f
#define CS47L15_SYSCLK_SRC_STS_SHIFT			     0
#define CS47L15_SYSCLK_SRC_STS_WIDTH			     4

/* (0x0171)  FLL1_Control_1 */
#define CS47L15_FLL1_FREERUN				0x0002
#define CS47L15_FLL1_FREERUN_MASK			0x0002
#define CS47L15_FLL1_FREERUN_SHIFT			     1
#define CS47L15_FLL1_FREERUN_WIDTH			     1
#define CS47L15_FLL1_ENA				0x0001
#define CS47L15_FLL1_ENA_MASK				0x0001
#define CS47L15_FLL1_ENA_SHIFT				     0
#define CS47L15_FLL1_ENA_WIDTH				     1

/* (0x0172)  FLL1_Control_2 */
#define CS47L15_FLL1_CTRL_UPD				0x8000
#define CS47L15_FLL1_CTRL_UPD_MASK			0x8000
#define CS47L15_FLL1_CTRL_UPD_SHIFT			    15
#define CS47L15_FLL1_CTRL_UPD_WIDTH			     1
#define CS47L15_FLL1_N_MASK				0x03ff
#define CS47L15_FLL1_N_SHIFT				     0
#define CS47L15_FLL1_N_WIDTH				    10

/* (0x0173)  FLL1_Control_3 */
#define CS47L15_FLL1_THETA_MASK				0xffff
#define CS47L15_FLL1_THETA_SHIFT			     0
#define CS47L15_FLL1_THETA_WIDTH			    16

/* (0x0174)  FLL1_Control_4 */
#define CS47L15_FLL1_LAMBDA_MASK			0xffff
#define CS47L15_FLL1_LAMBDA_SHIFT			     0
#define CS47L15_FLL1_LAMBDA_WIDTH			    16

/* (0x0175)  FLL1_Control_5 */
#define CS47L15_FLL1_FRATIO_MASK			0x0f00
#define CS47L15_FLL1_FRATIO_SHIFT			     8
#define CS47L15_FLL1_FRATIO_WIDTH			     4

/* (0x0176)  FLL1_Control_6 */
#define CS47L15_FLL1_REFCLK_DIV_MASK			0x00c0
#define CS47L15_FLL1_REFCLK_DIV_SHIFT			     6
#define CS47L15_FLL1_REFCLK_DIV_WIDTH			     2
#define CS47L15_FLL1_REFCLK_SRC_MASK			0x000f
#define CS47L15_FLL1_REFCLK_SRC_SHIFT			     0
#define CS47L15_FLL1_REFCLK_SRC_WIDTH			     4

/* (0x0177)  FLL1_Loop_Filter_Test_1 */
#define CS47L15_FLL1_FRC_INTEG_UPD			0x8000
#define CS47L15_FLL1_FRC_INTEG_UPD_MASK			0x8000
#define CS47L15_FLL1_FRC_INTEG_UPD_SHIFT		    15
#define CS47L15_FLL1_FRC_INTEG_UPD_WIDTH		     1
#define CS47L15_FLL1_FRC_INTEG_VAL_MASK			0x0fff
#define CS47L15_FLL1_FRC_INTEG_VAL_SHIFT		     0
#define CS47L15_FLL1_FRC_INTEG_VAL_WIDTH		    12

/* (0x0178)  FLL1_NCO_Test_0 */
#define CS47L15_FLL1_INTEG_VALID			0x8000
#define CS47L15_FLL1_INTEG_VALID_MASK			0x8000
#define CS47L15_FLL1_INTEG_VALID_SHIFT			    15
#define CS47L15_FLL1_INTEG_VALID_WIDTH			     1
#define CS47L15_FLL1_INTEG_MASK				0x0fff
#define CS47L15_FLL1_INTEG_SHIFT			     0
#define CS47L15_FLL1_INTEG_WIDTH			    12

/* (0x0179)  FLL1_Control_7 */
#define CS47L15_FLL1_GAIN_MASK				0x003c
#define CS47L15_FLL1_GAIN_SHIFT				     2
#define CS47L15_FLL1_GAIN_WIDTH				     4

/* (0x017a)  FLL1_EFS_2 */
#define CS47L15_FLL1_PHASE_GAIN_MASK			0xf000
#define CS47L15_FLL1_PHASE_GAIN_SHIFT			    12
#define CS47L15_FLL1_PHASE_GAIN_WIDTH			     4
#define CS47L15_FLL1_PHASE_ENA				0x0800
#define CS47L15_FLL1_PHASE_ENA_MASK			0x0800
#define CS47L15_FLL1_PHASE_ENA_SHIFT			    11
#define CS47L15_FLL1_PHASE_ENA_WIDTH			     1
#define CS47L15_FLL1_CTRL_RATE_MASK			0x0700
#define CS47L15_FLL1_CTRL_RATE_SHIFT			     8
#define CS47L15_FLL1_CTRL_RATE_WIDTH			     3
#define CS47L15_FLL1_EFS_DITHER_SEL_MASK		0x0006
#define CS47L15_FLL1_EFS_DITHER_SEL_SHIFT		     1
#define CS47L15_FLL1_EFS_DITHER_SEL_WIDTH		     2
#define CS47L15_FLL1_DFSAT				0x0001
#define CS47L15_FLL1_DFSAT_MASK				0x0001
#define CS47L15_FLL1_DFSAT_SHIFT			     0
#define CS47L15_FLL1_DFSAT_WIDTH			     1

/* (0x0181)  FLL1_Synchroniser_1 */
#define CS47L15_FLL1_SYNC_ENA				0x0001
#define CS47L15_FLL1_SYNC_ENA_MASK			0x0001
#define CS47L15_FLL1_SYNC_ENA_SHIFT			     0
#define CS47L15_FLL1_SYNC_ENA_WIDTH			     1

/* (0x0182)  FLL1_Synchroniser_2 */
#define CS47L15_FLL1_SYNC_N_MASK			0x03ff
#define CS47L15_FLL1_SYNC_N_SHIFT			     0
#define CS47L15_FLL1_SYNC_N_WIDTH			    10

/* (0x0183)  FLL1_Synchroniser_3 */
#define CS47L15_FLL1_SYNC_THETA_MASK			0xffff
#define CS47L15_FLL1_SYNC_THETA_SHIFT			     0
#define CS47L15_FLL1_SYNC_THETA_WIDTH			    16

/* (0x0184)  FLL1_Synchroniser_4 */
#define CS47L15_FLL1_SYNC_LAMBDA_MASK			0xffff
#define CS47L15_FLL1_SYNC_LAMBDA_SHIFT			     0
#define CS47L15_FLL1_SYNC_LAMBDA_WIDTH			    16

/* (0x0185)  FLL1_Synchroniser_5 */
#define CS47L15_FLL1_SYNC_FRATIO_MASK			0x0700
#define CS47L15_FLL1_SYNC_FRATIO_SHIFT			     8
#define CS47L15_FLL1_SYNC_FRATIO_WIDTH			     3

/* (0x0186)  FLL1_Synchroniser_6 */
#define CS47L15_FLL1_SYNCCLK_DIV_MASK			0x00c0
#define CS47L15_FLL1_SYNCCLK_DIV_SHIFT			     6
#define CS47L15_FLL1_SYNCCLK_DIV_WIDTH			     2
#define CS47L15_FLL1_SYNCCLK_SRC_MASK			0x000f
#define CS47L15_FLL1_SYNCCLK_SRC_SHIFT			     0
#define CS47L15_FLL1_SYNCCLK_SRC_WIDTH			     4

/* (0x0187)  FLL1_Synchroniser_7 */
#define CS47L15_FLL1_SYNC_GAIN_MASK			0x003c
#define CS47L15_FLL1_SYNC_GAIN_SHIFT			     2
#define CS47L15_FLL1_SYNC_GAIN_WIDTH			     4
#define CS47L15_FLL1_SYNC_DFSAT				0x0001
#define CS47L15_FLL1_SYNC_DFSAT_MASK			0x0001
#define CS47L15_FLL1_SYNC_DFSAT_SHIFT			     0
#define CS47L15_FLL1_SYNC_DFSAT_WIDTH			     1

/* (0x0189)  FLL1_Spread_Spectrum */
#define CS47L15_FLL1_SS_AMPL_MASK			0x0030
#define CS47L15_FLL1_SS_AMPL_SHIFT			     4
#define CS47L15_FLL1_SS_AMPL_WIDTH			     2
#define CS47L15_FLL1_SS_FREQ_MASK			0x000c
#define CS47L15_FLL1_SS_FREQ_SHIFT			     2
#define CS47L15_FLL1_SS_FREQ_WIDTH			     2
#define CS47L15_FLL1_SS_SEL_MASK			0x0003
#define CS47L15_FLL1_SS_SEL_SHIFT			     0
#define CS47L15_FLL1_SS_SEL_WIDTH			     2

/* (0x018a)  FLL1_GPIO_Clock */
#define CS47L15_FLL1_GPCLK_DIV_MASK			0x00fe
#define CS47L15_FLL1_GPCLK_DIV_SHIFT			     1
#define CS47L15_FLL1_GPCLK_DIV_WIDTH			     7
#define CS47L15_FLL1_GPCLK_ENA				0x0001
#define CS47L15_FLL1_GPCLK_ENA_MASK			0x0001
#define CS47L15_FLL1_GPCLK_ENA_SHIFT			     0
#define CS47L15_FLL1_GPCLK_ENA_WIDTH			     1

/* (0x01d1)  FLL_AO_Control_1 */
#define CS47L15_FLL_AO_HOLD				0x0004
#define CS47L15_FLL_AO_HOLD_MASK			0x0004
#define CS47L15_FLL_AO_HOLD_SHIFT			     2
#define CS47L15_FLL_AO_HOLD_WIDTH			     1
#define CS47L15_FLL_AO_FREERUN				0x0002
#define CS47L15_FLL_AO_FREERUN_MASK			0x0002
#define CS47L15_FLL_AO_FREERUN_SHIFT			     1
#define CS47L15_FLL_AO_FREERUN_WIDTH			     1
#define CS47L15_FLL_AO_ENA				0x0001
#define CS47L15_FLL_AO_ENA_MASK				0x0001
#define CS47L15_FLL_AO_ENA_SHIFT			     0
#define CS47L15_FLL_AO_ENA_WIDTH			     1

/* (0x01d2)  FLL_AO_Control_2 */
#define CS47L15_FLL_AO_CTRL_UPD				0x8000
#define CS47L15_FLL_AO_CTRL_UPD_MASK			0x8000
#define CS47L15_FLL_AO_CTRL_UPD_SHIFT			    15
#define CS47L15_FLL_AO_CTRL_UPD_WIDTH			     1
#define CS47L15_FLL_AO_N_MASK				0x03ff
#define CS47L15_FLL_AO_N_SHIFT				     0
#define CS47L15_FLL_AO_N_WIDTH				    10

/* (0x01d3)  FLL_AO_Control_3 */
#define CS47L15_FLL_AO_THETA_MASK			0x00ff
#define CS47L15_FLL_AO_THETA_SHIFT			     0
#define CS47L15_FLL_AO_THETA_WIDTH			     8

/* (0x01d4)  FLL_AO_Control_4 */
#define CS47L15_FLL_AO_LAMBDA_MASK			0x00ff
#define CS47L15_FLL_AO_LAMBDA_SHIFT			     0
#define CS47L15_FLL_AO_LAMBDA_WIDTH			     8

/* (0x01d5)  FLL_AO_Control_5 */
#define CS47L15_FLL_AO_FB_DIV_MASK			0x00ff
#define CS47L15_FLL_AO_FB_DIV_SHIFT			     0
#define CS47L15_FLL_AO_FB_DIV_WIDTH			     8

/* (0x01d6)  FLL_AO_Control_6 */
#define CS47L15_FLL_AO_REFDET_ENA			0x8000
#define CS47L15_FLL_AO_REFDET_ENA_MASK			0x8000
#define CS47L15_FLL_AO_REFDET_ENA_SHIFT			    15
#define CS47L15_FLL_AO_REFDET_ENA_WIDTH			     1
#define CS47L15_FLL_AO_REFCLK_DIV_MASK			0x00c0
#define CS47L15_FLL_AO_REFCLK_DIV_SHIFT			     6
#define CS47L15_FLL_AO_REFCLK_DIV_WIDTH			     2
#define CS47L15_FLL_AO_REFCLK_SRC_MASK			0x000f
#define CS47L15_FLL_AO_REFCLK_SRC_SHIFT			     0
#define CS47L15_FLL_AO_REFCLK_SRC_WIDTH			     4

/* (0x01d7)  FLL_AO_Loop_Filter_Test_1 */
#define CS47L15_FLL_AO_FRC_INTEG_UPD			0x8000
#define CS47L15_FLL_AO_FRC_INTEG_UPD_MASK		0x8000
#define CS47L15_FLL_AO_FRC_INTEG_UPD_SHIFT		    15
#define CS47L15_FLL_AO_FRC_INTEG_UPD_WIDTH		     1
#define CS47L15_FLL_AO_FRC_INTEG_VAL_MASK		0x3fff
#define CS47L15_FLL_AO_FRC_INTEG_VAL_SHIFT		     0
#define CS47L15_FLL_AO_FRC_INTEG_VAL_WIDTH		    14

/* (0x01d8)  FLL_AO_Control_7 */
#define CS47L15_FLL_AO_GAIN_MASK			0x000f
#define CS47L15_FLL_AO_GAIN_SHIFT			     0
#define CS47L15_FLL_AO_GAIN_WIDTH			     4

/* (0x01d9)  FLL_AO_Loop_Filter_Test_2 */
#define CS47L15_FLL_AO_INTEG_VALID			0x8000
#define CS47L15_FLL_AO_INTEG_VALID_MASK			0x8000
#define CS47L15_FLL_AO_INTEG_VALID_SHIFT		    15
#define CS47L15_FLL_AO_INTEG_VALID_WIDTH		     1
#define CS47L15_FLL_AO_INTEG_MASK			0x3fff
#define CS47L15_FLL_AO_INTEG_SHIFT			     0
#define CS47L15_FLL_AO_INTEG_WIDTH			    14

/* (0x01da)  FLL_AO_Control_8 */
#define CS47L15_FLL_AO_HS_DITH_TUNE_MASK		0xf000
#define CS47L15_FLL_AO_HS_DITH_TUNE_SHIFT		    12
#define CS47L15_FLL_AO_HS_DITH_TUNE_WIDTH		     4
#define CS47L15_FLL_AO_LS_DITH_TUNE_SHAPED_MASK		0x00f0
#define CS47L15_FLL_AO_LS_DITH_TUNE_SHAPED_SHIFT	     4
#define CS47L15_FLL_AO_LS_DITH_TUNE_SHAPED_WIDTH	     4
#define CS47L15_FLL_AO_LS_DITH_TUNE_NONSHAPED_MASK	0x000f
#define CS47L15_FLL_AO_LS_DITH_TUNE_NONSHAPED_SHIFT	     0
#define CS47L15_FLL_AO_LS_DITH_TUNE_NONSHAPED_WIDTH	     4

/* (0x01db)  FLL_AO_Control_9 */
#define CS47L15_FLL_AO_TR_RATE_MASK			0x000f
#define CS47L15_FLL_AO_TR_RATE_SHIFT			     0
#define CS47L15_FLL_AO_TR_RATE_WIDTH			     4

/* (0x01dc)  FLL_AO_Control_10 */
#define CS47L15_FLL_AO_PHASEDET_ENA			0x1000
#define CS47L15_FLL_AO_PHASEDET_ENA_MASK		0x1000
#define CS47L15_FLL_AO_PHASEDET_ENA_SHIFT		    12
#define CS47L15_FLL_AO_PHASEDET_ENA_WIDTH		     1
#define CS47L15_FLL_AO_WLR_SDM_FRC_ENA			0x0800
#define CS47L15_FLL_AO_WLR_SDM_FRC_ENA_MASK		0x0800
#define CS47L15_FLL_AO_WLR_SDM_FRC_ENA_SHIFT		    11
#define CS47L15_FLL_AO_WLR_SDM_FRC_ENA_WIDTH		     1
#define CS47L15_FLL_AO_WLR_SDM_ENA			0x0400
#define CS47L15_FLL_AO_WLR_SDM_ENA_MASK			0x0400
#define CS47L15_FLL_AO_WLR_SDM_ENA_SHIFT		    10
#define CS47L15_FLL_AO_WLR_SDM_ENA_WIDTH		     1
#define CS47L15_FLL_AO_SYNC_EFS_ENA			0x0200
#define CS47L15_FLL_AO_SYNC_EFS_ENA_MASK		0x0200
#define CS47L15_FLL_AO_SYNC_EFS_ENA_SHIFT		     9
#define CS47L15_FLL_AO_SYNC_EFS_ENA_WIDTH		     1
#define CS47L15_FLL_AO_LS_DITH_ENA			0x0080
#define CS47L15_FLL_AO_LS_DITH_ENA_MASK			0x0080
#define CS47L15_FLL_AO_LS_DITH_ENA_SHIFT		     7
#define CS47L15_FLL_AO_LS_DITH_ENA_WIDTH		     1
#define CS47L15_FLL_AO_HS_DITH_ENA			0x0040
#define CS47L15_FLL_AO_HS_DITH_ENA_MASK			0x0040
#define CS47L15_FLL_AO_HS_DITH_ENA_SHIFT		     6
#define CS47L15_FLL_AO_HS_DITH_ENA_WIDTH		     1
#define CS47L15_FLL_AO_OSF_FRC_ENA			0x0010
#define CS47L15_FLL_AO_OSF_FRC_ENA_MASK			0x0010
#define CS47L15_FLL_AO_OSF_FRC_ENA_SHIFT		     4
#define CS47L15_FLL_AO_OSF_FRC_ENA_WIDTH		     1
#define CS47L15_FLL_AO_OSF_ENA				0x0008
#define CS47L15_FLL_AO_OSF_ENA_MASK			0x0008
#define CS47L15_FLL_AO_OSF_ENA_SHIFT			     3
#define CS47L15_FLL_AO_OSF_ENA_WIDTH			     1
#define CS47L15_FLL_AO_AUTO_DFSAT_ENA			0x0002
#define CS47L15_FLL_AO_AUTO_DFSAT_ENA_MASK		0x0002
#define CS47L15_FLL_AO_AUTO_DFSAT_ENA_SHIFT		     1
#define CS47L15_FLL_AO_AUTO_DFSAT_ENA_WIDTH		     1
#define CS47L15_FLL_AO_DFSAT_ENA			0x0001
#define CS47L15_FLL_AO_DFSAT_ENA_MASK			0x0001
#define CS47L15_FLL_AO_DFSAT_ENA_SHIFT			     0
#define CS47L15_FLL_AO_DFSAT_ENA_WIDTH			     1

/* (0x01dd)  FLL_AO_Control_11 */
#define CS47L15_FLL_AO_LOCKDET_PHASE_MASK		0x0080
#define CS47L15_FLL_AO_LOCKDET_PHASE_MASK_MASK		0x0080
#define CS47L15_FLL_AO_LOCKDET_PHASE_MASK_SHIFT		     7
#define CS47L15_FLL_AO_LOCKDET_PHASE_MASK_WIDTH		     1
#define CS47L15_FLL_AO_LOCKDET_THR_MASK			0x001e
#define CS47L15_FLL_AO_LOCKDET_THR_SHIFT		     1
#define CS47L15_FLL_AO_LOCKDET_THR_WIDTH		     4
#define CS47L15_FLL_AO_LOCKDET_ENA			0x0001
#define CS47L15_FLL_AO_LOCKDET_ENA_MASK			0x0001
#define CS47L15_FLL_AO_LOCKDET_ENA_SHIFT		     0
#define CS47L15_FLL_AO_LOCKDET_ENA_WIDTH		     1

/* (0x01df)  FLL_AO_Digital_Test_1 */
#define CS47L15_FLL_AO_FREERUN_TRIM_MASK		0xfff8
#define CS47L15_FLL_AO_FREERUN_TRIM_SHIFT		     3
#define CS47L15_FLL_AO_FREERUN_TRIM_WIDTH		    13
#define CS47L15_FLL_AO_WLR_DEBUG_ENA			0x0004
#define CS47L15_FLL_AO_WLR_DEBUG_ENA_MASK		0x0004
#define CS47L15_FLL_AO_WLR_DEBUG_ENA_SHIFT		     2
#define CS47L15_FLL_AO_WLR_DEBUG_ENA_WIDTH		     1
#define CS47L15_FLL_AO_NCO_HYST				0x0002
#define CS47L15_FLL_AO_NCO_HYST_MASK			0x0002
#define CS47L15_FLL_AO_NCO_HYST_SHIFT			     1
#define CS47L15_FLL_AO_NCO_HYST_WIDTH			     1
#define CS47L15_FLL_AO_OSC_ENA				0x0001
#define CS47L15_FLL_AO_OSC_ENA_MASK			0x0001
#define CS47L15_FLL_AO_OSC_ENA_SHIFT			     0
#define CS47L15_FLL_AO_OSC_ENA_WIDTH			     1

/* (0x01ea)  FLL_AO_GPIO_Clock */
#define CS47L15_FLL_AO_GPCLK_DIV_MASK			0x00fe
#define CS47L15_FLL_AO_GPCLK_DIV_SHIFT			     1
#define CS47L15_FLL_AO_GPCLK_DIV_WIDTH			     7
#define CS47L15_FLL_AO_GPCLK_ENA			0x0001
#define CS47L15_FLL_AO_GPCLK_ENA_MASK			0x0001
#define CS47L15_FLL_AO_GPCLK_ENA_SHIFT			     0
#define CS47L15_FLL_AO_GPCLK_ENA_WIDTH			     1

/* (0x0218)  Mic_Bias_Ctrl_1 */
#define CS47L15_MICB1_EXT_CAP				0x8000
#define CS47L15_MICB1_EXT_CAP_MASK			0x8000
#define CS47L15_MICB1_EXT_CAP_SHIFT			    15
#define CS47L15_MICB1_EXT_CAP_WIDTH			     1
#define CS47L15_MICB1_SPARE				0x0800
#define CS47L15_MICB1_SPARE_MASK			0x0800
#define CS47L15_MICB1_SPARE_SHIFT			    11
#define CS47L15_MICB1_SPARE_WIDTH			     1
#define CS47L15_MICB1_LVL_MASK				0x01e0
#define CS47L15_MICB1_LVL_SHIFT				     5
#define CS47L15_MICB1_LVL_WIDTH				     4
#define CS47L15_MICB1_FAST				0x0010
#define CS47L15_MICB1_FAST_MASK				0x0010
#define CS47L15_MICB1_FAST_SHIFT			     4
#define CS47L15_MICB1_FAST_WIDTH			     1
#define CS47L15_MICB1_RATE				0x0008
#define CS47L15_MICB1_RATE_MASK				0x0008
#define CS47L15_MICB1_RATE_SHIFT			     3
#define CS47L15_MICB1_RATE_WIDTH			     1
#define CS47L15_MICB1_DISCH				0x0004
#define CS47L15_MICB1_DISCH_MASK			0x0004
#define CS47L15_MICB1_DISCH_SHIFT			     2
#define CS47L15_MICB1_DISCH_WIDTH			     1
#define CS47L15_MICB1_BYPASS				0x0002
#define CS47L15_MICB1_BYPASS_MASK			0x0002
#define CS47L15_MICB1_BYPASS_SHIFT			     1
#define CS47L15_MICB1_BYPASS_WIDTH			     1
#define CS47L15_MICB1_ENA				0x0001
#define CS47L15_MICB1_ENA_MASK				0x0001
#define CS47L15_MICB1_ENA_SHIFT				     0
#define CS47L15_MICB1_ENA_WIDTH				     1

/* (0x021c)  Mic_Bias_Ctrl_5 */
#define CS47L15_MICB1C_BYP				0x0400
#define CS47L15_MICB1C_BYP_MASK				0x0400
#define CS47L15_MICB1C_BYP_SHIFT			    10
#define CS47L15_MICB1C_BYP_WIDTH			     1
#define CS47L15_MICB1C_DISCH				0x0200
#define CS47L15_MICB1C_DISCH_MASK			0x0200
#define CS47L15_MICB1C_DISCH_SHIFT			     9
#define CS47L15_MICB1C_DISCH_WIDTH			     1
#define CS47L15_MICB1C_ENA				0x0100
#define CS47L15_MICB1C_ENA_MASK				0x0100
#define CS47L15_MICB1C_ENA_SHIFT			     8
#define CS47L15_MICB1C_ENA_WIDTH			     1
#define CS47L15_MICB1B_BYP				0x0040
#define CS47L15_MICB1B_BYP_MASK				0x0040
#define CS47L15_MICB1B_BYP_SHIFT			     6
#define CS47L15_MICB1B_BYP_WIDTH			     1
#define CS47L15_MICB1B_DISCH				0x0020
#define CS47L15_MICB1B_DISCH_MASK			0x0020
#define CS47L15_MICB1B_DISCH_SHIFT			     5
#define CS47L15_MICB1B_DISCH_WIDTH			     1
#define CS47L15_MICB1B_ENA				0x0010
#define CS47L15_MICB1B_ENA_MASK				0x0010
#define CS47L15_MICB1B_ENA_SHIFT			     4
#define CS47L15_MICB1B_ENA_WIDTH			     1
#define CS47L15_MICB1A_BYP				0x0004
#define CS47L15_MICB1A_BYP_MASK				0x0004
#define CS47L15_MICB1A_BYP_SHIFT			     2
#define CS47L15_MICB1A_BYP_WIDTH			     1
#define CS47L15_MICB1A_DISCH				0x0002
#define CS47L15_MICB1A_DISCH_MASK			0x0002
#define CS47L15_MICB1A_DISCH_SHIFT			     1
#define CS47L15_MICB1A_DISCH_WIDTH			     1
#define CS47L15_MICB1A_ENA				0x0001
#define CS47L15_MICB1A_ENA_MASK				0x0001
#define CS47L15_MICB1A_ENA_SHIFT			     0
#define CS47L15_MICB1A_ENA_WIDTH			     1

/* (0x026c)  SPK_Watchdog_1 */
#define CS47L15_SPK_SHUTDOWN_TIMER_SEL_MASK		0x000f
#define CS47L15_SPK_SHUTDOWN_TIMER_SEL_SHIFT		     0
#define CS47L15_SPK_SHUTDOWN_TIMER_SEL_WIDTH		     4

/* (0x0299)  Headphone_Detect_0 */
#define CS47L15_HPD_OVD_ENA				0x8000
#define CS47L15_HPD_OVD_ENA_MASK			0x8000
#define CS47L15_HPD_OVD_ENA_SHIFT			    15
#define CS47L15_HPD_OVD_ENA_WIDTH			     1
#define CS47L15_HPD_OUT_SEL_MASK			0x7000
#define CS47L15_HPD_OUT_SEL_SHIFT			    12
#define CS47L15_HPD_OUT_SEL_WIDTH			     3
#define CS47L15_HPD_FRC_SEL_MASK			0x0f00
#define CS47L15_HPD_FRC_SEL_SHIFT			     8
#define CS47L15_HPD_FRC_SEL_WIDTH			     4
#define CS47L15_HPD_SENSE_SEL_MASK			0x00f0
#define CS47L15_HPD_SENSE_SEL_SHIFT			     4
#define CS47L15_HPD_SENSE_SEL_WIDTH			     4
#define CS47L15_HPD_GND_SEL_MASK			0x0007
#define CS47L15_HPD_GND_SEL_SHIFT			     0
#define CS47L15_HPD_GND_SEL_WIDTH			     3

/* (0x029b)  Headphone_Detect_1 */
#define CS47L15_HPD_IMPEDANCE_RANGE_MASK		0x0600
#define CS47L15_HPD_IMPEDANCE_RANGE_SHIFT		     9
#define CS47L15_HPD_IMPEDANCE_RANGE_WIDTH		     2
#define CS47L15_HPD_CLK_DIV_MASK			0x0018
#define CS47L15_HPD_CLK_DIV_SHIFT			     3
#define CS47L15_HPD_CLK_DIV_WIDTH			     2
#define CS47L15_HPD_RATE_MASK				0x0006
#define CS47L15_HPD_RATE_SHIFT				     1
#define CS47L15_HPD_RATE_WIDTH				     2
#define CS47L15_HPD_POLL				0x0001
#define CS47L15_HPD_POLL_MASK				0x0001
#define CS47L15_HPD_POLL_SHIFT				     0
#define CS47L15_HPD_POLL_WIDTH				     1

/* (0x029c)  Headphone_Detect_2 */
#define CS47L15_HPD_DONE				0x8000
#define CS47L15_HPD_DONE_MASK				0x8000
#define CS47L15_HPD_DONE_SHIFT				    15
#define CS47L15_HPD_DONE_WIDTH				     1
#define CS47L15_HPD_LVL_MASK				0x7fff
#define CS47L15_HPD_LVL_SHIFT				     0
#define CS47L15_HPD_LVL_WIDTH				    15

/* (0x029d)  Headphone_Detect_3 */
#define CS47L15_HPD_DACVAL_MASK				0x03ff
#define CS47L15_HPD_DACVAL_SHIFT			     0
#define CS47L15_HPD_DACVAL_WIDTH			    10

/* (0x02a2)  Mic_Detect_1_Control_0 */
#define CS47L15_MICD1_ADC_MODE				0x8000
#define CS47L15_MICD1_ADC_MODE_MASK			0x8000
#define CS47L15_MICD1_ADC_MODE_SHIFT			    15
#define CS47L15_MICD1_ADC_MODE_WIDTH			     1
#define CS47L15_MICD1_SENSE_SEL_MASK			0x00f0
#define CS47L15_MICD1_SENSE_SEL_SHIFT			     4
#define CS47L15_MICD1_SENSE_SEL_WIDTH			     4
#define CS47L15_MICD1_GND_SEL_MASK			0x0007
#define CS47L15_MICD1_GND_SEL_SHIFT			     0
#define CS47L15_MICD1_GND_SEL_WIDTH			     3

/* (0x02a3)  Mic_Detect_1_Control_1 */
#define CS47L15_MICD1_BIAS_STARTTIME_MASK		0xf000
#define CS47L15_MICD1_BIAS_STARTTIME_SHIFT		    12
#define CS47L15_MICD1_BIAS_STARTTIME_WIDTH		     4
#define CS47L15_MICD1_RATE_MASK				0x0f00
#define CS47L15_MICD1_RATE_SHIFT			     8
#define CS47L15_MICD1_RATE_WIDTH			     4
#define CS47L15_MICD1_BIAS_SRC_MASK			0x00f0
#define CS47L15_MICD1_BIAS_SRC_SHIFT			     4
#define CS47L15_MICD1_BIAS_SRC_WIDTH			     4
#define CS47L15_MICD1_DBTIME				0x0002
#define CS47L15_MICD1_DBTIME_MASK			0x0002
#define CS47L15_MICD1_DBTIME_SHIFT			     1
#define CS47L15_MICD1_DBTIME_WIDTH			     1
#define CS47L15_MICD1_ENA				0x0001
#define CS47L15_MICD1_ENA_MASK				0x0001
#define CS47L15_MICD1_ENA_SHIFT				     0
#define CS47L15_MICD1_ENA_WIDTH				     1

/* (0x02a4)  Mic_Detect_1_Control_2 */
#define CS47L15_MICD1_LVL_SEL_MASK			0x00ff
#define CS47L15_MICD1_LVL_SEL_SHIFT			     0
#define CS47L15_MICD1_LVL_SEL_WIDTH			     8

/* (0x02a5)  Mic_Detect_1_Control_3 */
#define CS47L15_MICD1_LVL_MASK				0x07fc
#define CS47L15_MICD1_LVL_SHIFT				     2
#define CS47L15_MICD1_LVL_WIDTH				     9
#define CS47L15_MICD1_VALID				0x0002
#define CS47L15_MICD1_VALID_MASK			0x0002
#define CS47L15_MICD1_VALID_SHIFT			     1
#define CS47L15_MICD1_VALID_WIDTH			     1
#define CS47L15_MICD1_STS				0x0001
#define CS47L15_MICD1_STS_MASK				0x0001
#define CS47L15_MICD1_STS_SHIFT				     0
#define CS47L15_MICD1_STS_WIDTH				     1

/* (0x02ab)  Mic_Detect_1_Control_4 */
#define CS47L15_MICD1_ADCVAL_DIFF_MASK			0xff00
#define CS47L15_MICD1_ADCVAL_DIFF_SHIFT			     8
#define CS47L15_MICD1_ADCVAL_DIFF_WIDTH			     8
#define CS47L15_MICD1_ADCVAL_MASK			0x007f
#define CS47L15_MICD1_ADCVAL_SHIFT			     0
#define CS47L15_MICD1_ADCVAL_WIDTH			     7

/* (0x02b2)  Mic_Detect_2_Control_0 */
#define CS47L15_MICD2_ADC_MODE				0x8000
#define CS47L15_MICD2_ADC_MODE_MASK			0x8000
#define CS47L15_MICD2_ADC_MODE_SHIFT			    15
#define CS47L15_MICD2_ADC_MODE_WIDTH			     1
#define CS47L15_MICD2_SENSE_SEL_MASK			0x00f0
#define CS47L15_MICD2_SENSE_SEL_SHIFT			     4
#define CS47L15_MICD2_SENSE_SEL_WIDTH			     4
#define CS47L15_MICD2_GND_SEL_MASK			0x0007
#define CS47L15_MICD2_GND_SEL_SHIFT			     0
#define CS47L15_MICD2_GND_SEL_WIDTH			     3

/* (0x02b3)  Mic_Detect_2_Control_1 */
#define CS47L15_MICD2_BIAS_STARTTIME_MASK		0xf000
#define CS47L15_MICD2_BIAS_STARTTIME_SHIFT		    12
#define CS47L15_MICD2_BIAS_STARTTIME_WIDTH		     4
#define CS47L15_MICD2_RATE_MASK				0x0f00
#define CS47L15_MICD2_RATE_SHIFT			     8
#define CS47L15_MICD2_RATE_WIDTH			     4
#define CS47L15_MICD2_BIAS_SRC_MASK			0x00f0
#define CS47L15_MICD2_BIAS_SRC_SHIFT			     4
#define CS47L15_MICD2_BIAS_SRC_WIDTH			     4
#define CS47L15_MICD2_DBTIME				0x0002
#define CS47L15_MICD2_DBTIME_MASK			0x0002
#define CS47L15_MICD2_DBTIME_SHIFT			     1
#define CS47L15_MICD2_DBTIME_WIDTH			     1
#define CS47L15_MICD2_ENA				0x0001
#define CS47L15_MICD2_ENA_MASK				0x0001
#define CS47L15_MICD2_ENA_SHIFT				     0
#define CS47L15_MICD2_ENA_WIDTH				     1

/* (0x02b4)  Mic_Detect_2_Control_2 */
#define CS47L15_MICD2_LVL_SEL_MASK			0x00ff
#define CS47L15_MICD2_LVL_SEL_SHIFT			     0
#define CS47L15_MICD2_LVL_SEL_WIDTH			     8

/* (0x02b5)  Mic_Detect_2_Control_3 */
#define CS47L15_MICD2_LVL_MASK				0x07fc
#define CS47L15_MICD2_LVL_SHIFT				     2
#define CS47L15_MICD2_LVL_WIDTH				     9
#define CS47L15_MICD2_VALID				0x0002
#define CS47L15_MICD2_VALID_MASK			0x0002
#define CS47L15_MICD2_VALID_SHIFT			     1
#define CS47L15_MICD2_VALID_WIDTH			     1
#define CS47L15_MICD2_STS				0x0001
#define CS47L15_MICD2_STS_MASK				0x0001
#define CS47L15_MICD2_STS_SHIFT				     0
#define CS47L15_MICD2_STS_WIDTH				     1

/* (0x02bb)  Mic_Detect_2_Control_4 */
#define CS47L15_MICD2_ADCVAL_DIFF_MASK			0xff00
#define CS47L15_MICD2_ADCVAL_DIFF_SHIFT			     8
#define CS47L15_MICD2_ADCVAL_DIFF_WIDTH			     8
#define CS47L15_MICD2_ADCVAL_MASK			0x007f
#define CS47L15_MICD2_ADCVAL_SHIFT			     0
#define CS47L15_MICD2_ADCVAL_WIDTH			     7

/* (0x02c6)  Micd_Clamp_control */
#define CS47L15_AOD_SPARE4				0x0020
#define CS47L15_AOD_SPARE4_MASK				0x0020
#define CS47L15_AOD_SPARE4_SHIFT			     5
#define CS47L15_AOD_SPARE4_WIDTH			     1
#define CS47L15_MICD_CLAMP_OVD				0x0010
#define CS47L15_MICD_CLAMP_OVD_MASK			0x0010
#define CS47L15_MICD_CLAMP_OVD_SHIFT			     4
#define CS47L15_MICD_CLAMP_OVD_WIDTH			     1
#define CS47L15_MICD_CLAMP_MODE_MASK			0x000f
#define CS47L15_MICD_CLAMP_MODE_SHIFT			     0
#define CS47L15_MICD_CLAMP_MODE_WIDTH			     4

/* (0x02c8)  GP_Switch_1 */
#define CS47L15_SW1_MODE_MASK				0x0003
#define CS47L15_SW1_MODE_SHIFT				     0
#define CS47L15_SW1_MODE_WIDTH				     2

/* (0x02d3)  Jack_detect_analogue */
#define CS47L15_JD2_COMP_FRC				0x0800
#define CS47L15_JD2_COMP_FRC_MASK			0x0800
#define CS47L15_JD2_COMP_FRC_SHIFT			    11
#define CS47L15_JD2_COMP_FRC_WIDTH			     1
#define CS47L15_JD1_COMP_FRC				0x0400
#define CS47L15_JD1_COMP_FRC_MASK			0x0400
#define CS47L15_JD1_COMP_FRC_SHIFT			    10
#define CS47L15_JD1_COMP_FRC_WIDTH			     1
#define CS47L15_JD2_COMP_HYST_ENA			0x0200
#define CS47L15_JD2_COMP_HYST_ENA_MASK			0x0200
#define CS47L15_JD2_COMP_HYST_ENA_SHIFT			     9
#define CS47L15_JD2_COMP_HYST_ENA_WIDTH			     1
#define CS47L15_JD1_COMP_HYST_ENA			0x0100
#define CS47L15_JD1_COMP_HYST_ENA_MASK			0x0100
#define CS47L15_JD1_COMP_HYST_ENA_SHIFT			     8
#define CS47L15_JD1_COMP_HYST_ENA_WIDTH			     1
#define CS47L15_JD2_ENA					0x0002
#define CS47L15_JD2_ENA_MASK				0x0002
#define CS47L15_JD2_ENA_SHIFT				     1
#define CS47L15_JD2_ENA_WIDTH				     1
#define CS47L15_JD1_ENA					0x0001
#define CS47L15_JD1_ENA_MASK				0x0001
#define CS47L15_JD1_ENA_SHIFT				     0
#define CS47L15_JD1_ENA_WIDTH				     1

/* (0x0300)  Input_Enables */
#define CS47L15_IN2L_ENA				0x0008
#define CS47L15_IN2L_ENA_MASK				0x0008
#define CS47L15_IN2L_ENA_SHIFT				     3
#define CS47L15_IN2L_ENA_WIDTH				     1
#define CS47L15_IN2R_ENA				0x0004
#define CS47L15_IN2R_ENA_MASK				0x0004
#define CS47L15_IN2R_ENA_SHIFT				     2
#define CS47L15_IN2R_ENA_WIDTH				     1
#define CS47L15_IN1L_ENA				0x0002
#define CS47L15_IN1L_ENA_MASK				0x0002
#define CS47L15_IN1L_ENA_SHIFT				     1
#define CS47L15_IN1L_ENA_WIDTH				     1
#define CS47L15_IN1R_ENA				0x0001
#define CS47L15_IN1R_ENA_MASK				0x0001
#define CS47L15_IN1R_ENA_SHIFT				     0
#define CS47L15_IN1R_ENA_WIDTH				     1

/* (0x0301)  Input_Enables_Status */
#define CS47L15_IN2L_ENA_STS				0x0008
#define CS47L15_IN2L_ENA_STS_MASK			0x0008
#define CS47L15_IN2L_ENA_STS_SHIFT			     3
#define CS47L15_IN2L_ENA_STS_WIDTH			     1
#define CS47L15_IN2R_ENA_STS				0x0004
#define CS47L15_IN2R_ENA_STS_MASK			0x0004
#define CS47L15_IN2R_ENA_STS_SHIFT			     2
#define CS47L15_IN2R_ENA_STS_WIDTH			     1
#define CS47L15_IN1L_ENA_STS				0x0002
#define CS47L15_IN1L_ENA_STS_MASK			0x0002
#define CS47L15_IN1L_ENA_STS_SHIFT			     1
#define CS47L15_IN1L_ENA_STS_WIDTH			     1
#define CS47L15_IN1R_ENA_STS				0x0001
#define CS47L15_IN1R_ENA_STS_MASK			0x0001
#define CS47L15_IN1R_ENA_STS_SHIFT			     0
#define CS47L15_IN1R_ENA_STS_WIDTH			     1

/* (0x0308)  Input_Rate */
#define CS47L15_IN_RATE_MASK				0x7800
#define CS47L15_IN_RATE_SHIFT				    11
#define CS47L15_IN_RATE_WIDTH				     4
#define CS47L15_IN_RATE_MODE				0x0400
#define CS47L15_IN_RATE_MODE_MASK			0x0400
#define CS47L15_IN_RATE_MODE_SHIFT			    10
#define CS47L15_IN_RATE_MODE_WIDTH			     1

/* (0x0309)  Input_Volume_Ramp */
#define CS47L15_IN_VD_RAMP_MASK				0x0070
#define CS47L15_IN_VD_RAMP_SHIFT			     4
#define CS47L15_IN_VD_RAMP_WIDTH			     3
#define CS47L15_IN_VI_RAMP_MASK				0x0007
#define CS47L15_IN_VI_RAMP_SHIFT			     0
#define CS47L15_IN_VI_RAMP_WIDTH			     3

/* (0x030c)  HPF_Control */
#define CS47L15_IN_HPF_CUT_MASK				0x0007
#define CS47L15_IN_HPF_CUT_SHIFT			     0
#define CS47L15_IN_HPF_CUT_WIDTH			     3

/* (0x0310)  IN1L_Control */
#define CS47L15_IN1L_HPF				0x8000
#define CS47L15_IN1L_HPF_MASK				0x8000
#define CS47L15_IN1L_HPF_SHIFT				    15
#define CS47L15_IN1L_HPF_WIDTH				     1
#define CS47L15_IN1_DMIC_SUP_MASK			0x1800
#define CS47L15_IN1_DMIC_SUP_SHIFT			    11
#define CS47L15_IN1_DMIC_SUP_WIDTH			     2
#define CS47L15_IN1_MODE				0x0400
#define CS47L15_IN1_MODE_MASK				0x0400
#define CS47L15_IN1_MODE_SHIFT				    10
#define CS47L15_IN1_MODE_WIDTH				     1
#define CS47L15_IN1L_PGA_VOL_MASK			0x00fe
#define CS47L15_IN1L_PGA_VOL_SHIFT			     1
#define CS47L15_IN1L_PGA_VOL_WIDTH			     7

/* (0x0311)  ADC_Digital_Volume_1L */
#define CS47L15_IN1L_SRC_MASK				0x6000
#define CS47L15_IN1L_SRC_SHIFT				    13
#define CS47L15_IN1L_SRC_WIDTH				     2
#define CS47L15_IN1L_LP_MODE				0x0800
#define CS47L15_IN1L_LP_MODE_MASK			0x0800
#define CS47L15_IN1L_LP_MODE_SHIFT			    11
#define CS47L15_IN1L_LP_MODE_WIDTH			     1
#define CS47L15_IN_VU					0x0200
#define CS47L15_IN_VU_MASK				0x0200
#define CS47L15_IN_VU_SHIFT				     9
#define CS47L15_IN_VU_WIDTH				     1
#define CS47L15_IN1L_MUTE				0x0100
#define CS47L15_IN1L_MUTE_MASK				0x0100
#define CS47L15_IN1L_MUTE_SHIFT				     8
#define CS47L15_IN1L_MUTE_WIDTH				     1
#define CS47L15_IN1L_VOL_MASK				0x00ff
#define CS47L15_IN1L_VOL_SHIFT				     0
#define CS47L15_IN1L_VOL_WIDTH				     8

/* (0x0312)  DMIC1L_Control */
#define CS47L15_IN1L_SIG_DET_ENA			0x8000
#define CS47L15_IN1L_SIG_DET_ENA_MASK			0x8000
#define CS47L15_IN1L_SIG_DET_ENA_SHIFT			    15
#define CS47L15_IN1L_SIG_DET_ENA_WIDTH			     1
#define CS47L15_IN1_OSR_MASK				0x0700
#define CS47L15_IN1_OSR_SHIFT				     8
#define CS47L15_IN1_OSR_WIDTH				     3

/* (0x0314)  IN1R_Control */
#define CS47L15_IN1R_HPF				0x8000
#define CS47L15_IN1R_HPF_MASK				0x8000
#define CS47L15_IN1R_HPF_SHIFT				    15
#define CS47L15_IN1R_HPF_WIDTH				     1
#define CS47L15_IN1_DMICCLK_SRC_MASK			0x1800
#define CS47L15_IN1_DMICCLK_SRC_SHIFT			    11
#define CS47L15_IN1_DMICCLK_SRC_WIDTH			     2
#define CS47L15_IN1R_PGA_VOL_MASK			0x00fe
#define CS47L15_IN1R_PGA_VOL_SHIFT			     1
#define CS47L15_IN1R_PGA_VOL_WIDTH			     7

/* (0x0315)  ADC_Digital_Volume_1R */
#define CS47L15_IN1R_SRC_MASK				0x6000
#define CS47L15_IN1R_SRC_SHIFT				    13
#define CS47L15_IN1R_SRC_WIDTH				     2
#define CS47L15_IN1R_LP_MODE				0x0800
#define CS47L15_IN1R_LP_MODE_MASK			0x0800
#define CS47L15_IN1R_LP_MODE_SHIFT			    11
#define CS47L15_IN1R_LP_MODE_WIDTH			     1
#define CS47L15_IN_VU					0x0200
#define CS47L15_IN_VU_MASK				0x0200
#define CS47L15_IN_VU_SHIFT				     9
#define CS47L15_IN_VU_WIDTH				     1
#define CS47L15_IN1R_MUTE				0x0100
#define CS47L15_IN1R_MUTE_MASK				0x0100
#define CS47L15_IN1R_MUTE_SHIFT				     8
#define CS47L15_IN1R_MUTE_WIDTH				     1
#define CS47L15_IN1R_VOL_MASK				0x00ff
#define CS47L15_IN1R_VOL_SHIFT				     0
#define CS47L15_IN1R_VOL_WIDTH				     8

/* (0x0316)  DMIC1R_Control */
#define CS47L15_IN1R_SIG_DET_ENA			0x8000
#define CS47L15_IN1R_SIG_DET_ENA_MASK			0x8000
#define CS47L15_IN1R_SIG_DET_ENA_SHIFT			    15
#define CS47L15_IN1R_SIG_DET_ENA_WIDTH			     1

/* (0x0318)  IN2L_Control */
#define CS47L15_IN2L_HPF				0x8000
#define CS47L15_IN2L_HPF_MASK				0x8000
#define CS47L15_IN2L_HPF_SHIFT				    15
#define CS47L15_IN2L_HPF_WIDTH				     1
#define CS47L15_IN2_MODE				0x0400
#define CS47L15_IN2_MODE_MASK				0x0400
#define CS47L15_IN2_MODE_SHIFT				    10
#define CS47L15_IN2_MODE_WIDTH				     1

/* (0x0319)  ADC_Digital_Volume_2L */
#define CS47L15_IN2L_LP_MODE				0x0800
#define CS47L15_IN2L_LP_MODE_MASK			0x0800
#define CS47L15_IN2L_LP_MODE_SHIFT			    11
#define CS47L15_IN2L_LP_MODE_WIDTH			     1
#define CS47L15_IN_VU					0x0200
#define CS47L15_IN_VU_MASK				0x0200
#define CS47L15_IN_VU_SHIFT				     9
#define CS47L15_IN_VU_WIDTH				     1
#define CS47L15_IN2L_MUTE				0x0100
#define CS47L15_IN2L_MUTE_MASK				0x0100
#define CS47L15_IN2L_MUTE_SHIFT				     8
#define CS47L15_IN2L_MUTE_WIDTH				     1
#define CS47L15_IN2L_VOL_MASK				0x00ff
#define CS47L15_IN2L_VOL_SHIFT				     0
#define CS47L15_IN2L_VOL_WIDTH				     8

/* (0x031a)  DMIC2L_Control */
#define CS47L15_IN2L_SIG_DET_ENA			0x8000
#define CS47L15_IN2L_SIG_DET_ENA_MASK			0x8000
#define CS47L15_IN2L_SIG_DET_ENA_SHIFT			    15
#define CS47L15_IN2L_SIG_DET_ENA_WIDTH			     1
#define CS47L15_IN2_OSR_MASK				0x0700
#define CS47L15_IN2_OSR_SHIFT				     8
#define CS47L15_IN2_OSR_WIDTH				     3

/* (0x031c)  IN2R_Control */
#define CS47L15_IN2R_HPF				0x8000
#define CS47L15_IN2R_HPF_MASK				0x8000
#define CS47L15_IN2R_HPF_SHIFT				    15
#define CS47L15_IN2R_HPF_WIDTH				     1
#define CS47L15_IN2_DMICCLK_SRC_MASK			0x1800
#define CS47L15_IN2_DMICCLK_SRC_SHIFT			    11
#define CS47L15_IN2_DMICCLK_SRC_WIDTH			     2

/* (0x031d)  ADC_Digital_Volume_2R */
#define CS47L15_IN2R_LP_MODE				0x0800
#define CS47L15_IN2R_LP_MODE_MASK			0x0800
#define CS47L15_IN2R_LP_MODE_SHIFT			    11
#define CS47L15_IN2R_LP_MODE_WIDTH			     1
#define CS47L15_IN_VU					0x0200
#define CS47L15_IN_VU_MASK				0x0200
#define CS47L15_IN_VU_SHIFT				     9
#define CS47L15_IN_VU_WIDTH				     1
#define CS47L15_IN2R_MUTE				0x0100
#define CS47L15_IN2R_MUTE_MASK				0x0100
#define CS47L15_IN2R_MUTE_SHIFT				     8
#define CS47L15_IN2R_MUTE_WIDTH				     1
#define CS47L15_IN2R_VOL_MASK				0x00ff
#define CS47L15_IN2R_VOL_SHIFT				     0
#define CS47L15_IN2R_VOL_WIDTH				     8

/* (0x031e)  DMIC2R_Control */
#define CS47L15_IN2R_SIG_DET_ENA			0x8000
#define CS47L15_IN2R_SIG_DET_ENA_MASK			0x8000
#define CS47L15_IN2R_SIG_DET_ENA_SHIFT			    15
#define CS47L15_IN2R_SIG_DET_ENA_WIDTH			     1

/* (0x0340)  Signal_Detect_Globals */
#define CS47L15_IN_SIG_DET_THR_MASK			0x01f0
#define CS47L15_IN_SIG_DET_THR_SHIFT			     4
#define CS47L15_IN_SIG_DET_THR_WIDTH			     5
#define CS47L15_IN_SIG_DET_HOLD_MASK			0x000f
#define CS47L15_IN_SIG_DET_HOLD_SHIFT			     0
#define CS47L15_IN_SIG_DET_HOLD_WIDTH			     4

/* (0x0348)  Dig_Mic_Pad_Ctrl */
#define CS47L15_DMICDAT1_PD				0x0001
#define CS47L15_DMICDAT1_PD_MASK			0x0001
#define CS47L15_DMICDAT1_PD_SHIFT			     0
#define CS47L15_DMICDAT1_PD_WIDTH			     1

/* (0x0400)  Output_Enables_1 */
#define CS47L15_EP_SEL					0x8000
#define CS47L15_EP_SEL_MASK				0x8000
#define CS47L15_EP_SEL_SHIFT				    15
#define CS47L15_EP_SEL_WIDTH				     1
#define CS47L15_OUT5L_ENA				0x0200
#define CS47L15_OUT5L_ENA_MASK				0x0200
#define CS47L15_OUT5L_ENA_SHIFT				     9
#define CS47L15_OUT5L_ENA_WIDTH				     1
#define CS47L15_OUT5R_ENA				0x0100
#define CS47L15_OUT5R_ENA_MASK				0x0100
#define CS47L15_OUT5R_ENA_SHIFT				     8
#define CS47L15_OUT5R_ENA_WIDTH				     1
#define CS47L15_SPKOUTL_ENA				0x0080
#define CS47L15_SPKOUTL_ENA_MASK			0x0080
#define CS47L15_SPKOUTL_ENA_SHIFT			     7
#define CS47L15_SPKOUTL_ENA_WIDTH			     1
#define CS47L15_SPKOUTR_ENA				0x0040
#define CS47L15_SPKOUTR_ENA_MASK			0x0040
#define CS47L15_SPKOUTR_ENA_SHIFT			     6
#define CS47L15_SPKOUTR_ENA_WIDTH			     1
#define CS47L15_HP1L_ENA				0x0002
#define CS47L15_HP1L_ENA_MASK				0x0002
#define CS47L15_HP1L_ENA_SHIFT				     1
#define CS47L15_HP1L_ENA_WIDTH				     1
#define CS47L15_HP1R_ENA				0x0001
#define CS47L15_HP1R_ENA_MASK				0x0001
#define CS47L15_HP1R_ENA_SHIFT				     0
#define CS47L15_HP1R_ENA_WIDTH				     1

/* (0x0401)  Output_Status_1 */
#define CS47L15_OUT5L_ENA_STS				0x0200
#define CS47L15_OUT5L_ENA_STS_MASK			0x0200
#define CS47L15_OUT5L_ENA_STS_SHIFT			     9
#define CS47L15_OUT5L_ENA_STS_WIDTH			     1
#define CS47L15_OUT5R_ENA_STS				0x0100
#define CS47L15_OUT5R_ENA_STS_MASK			0x0100
#define CS47L15_OUT5R_ENA_STS_SHIFT			     8
#define CS47L15_OUT5R_ENA_STS_WIDTH			     1
#define CS47L15_OUT4L_ENA_STS				0x0080
#define CS47L15_OUT4L_ENA_STS_MASK			0x0080
#define CS47L15_OUT4L_ENA_STS_SHIFT			     7
#define CS47L15_OUT4L_ENA_STS_WIDTH			     1

/* (0x0406)  Raw_Output_Status_1 */
#define CS47L15_OUT1L_ENA_STS				0x0002
#define CS47L15_OUT1L_ENA_STS_MASK			0x0002
#define CS47L15_OUT1L_ENA_STS_SHIFT			     1
#define CS47L15_OUT1L_ENA_STS_WIDTH			     1
#define CS47L15_OUT1R_ENA_STS				0x0001
#define CS47L15_OUT1R_ENA_STS_MASK			0x0001
#define CS47L15_OUT1R_ENA_STS_SHIFT			     0
#define CS47L15_OUT1R_ENA_STS_WIDTH			     1

/* (0x0408)  Output_Rate_1 */
#define CS47L15_OUT_RATE_MASK				0x7800
#define CS47L15_OUT_RATE_SHIFT				    11
#define CS47L15_OUT_RATE_WIDTH				     4

/* (0x0409)  Output_Volume_Ramp */
#define CS47L15_OUT_VD_RAMP_MASK			0x0070
#define CS47L15_OUT_VD_RAMP_SHIFT			     4
#define CS47L15_OUT_VD_RAMP_WIDTH			     3
#define CS47L15_OUT_VI_RAMP_MASK			0x0007
#define CS47L15_OUT_VI_RAMP_SHIFT			     0
#define CS47L15_OUT_VI_RAMP_WIDTH			     3

/* (0x0410)  Output_Path_Config_1L */
#define CS47L15_OUT1_MONO				0x1000
#define CS47L15_OUT1_MONO_MASK				0x1000
#define CS47L15_OUT1_MONO_SHIFT				    12
#define CS47L15_OUT1_MONO_WIDTH				     1
#define CS47L15_OUT1L_ANC_SRC_MASK			0x0c00
#define CS47L15_OUT1L_ANC_SRC_SHIFT			    10
#define CS47L15_OUT1L_ANC_SRC_WIDTH			     2
#define CS47L15_OUT1L_PGA_VOL_MASK			0x00fe
#define CS47L15_OUT1L_PGA_VOL_SHIFT			     1
#define CS47L15_OUT1L_PGA_VOL_WIDTH			     7

/* (0x0411)  DAC_Digital_Volume_1L */
#define CS47L15_OUT_VU					0x0200
#define CS47L15_OUT_VU_MASK				0x0200
#define CS47L15_OUT_VU_SHIFT				     9
#define CS47L15_OUT_VU_WIDTH				     1
#define CS47L15_OUT1L_MUTE				0x0100
#define CS47L15_OUT1L_MUTE_MASK				0x0100
#define CS47L15_OUT1L_MUTE_SHIFT			     8
#define CS47L15_OUT1L_MUTE_WIDTH			     1
#define CS47L15_OUT1L_VOL_MASK				0x00ff
#define CS47L15_OUT1L_VOL_SHIFT				     0
#define CS47L15_OUT1L_VOL_WIDTH				     8

/* (0x0412)  Output_Path_Config_1 */
#define CS47L15_HP1_GND_SEL_MASK			0x0007
#define CS47L15_HP1_GND_SEL_SHIFT			     0
#define CS47L15_HP1_GND_SEL_WIDTH			     3

/* (0x0413)  Noise_Gate_Select_1L */
#define CS47L15_OUT1L_NGATE_SRC_MASK			0x0fff
#define CS47L15_OUT1L_NGATE_SRC_SHIFT			     0
#define CS47L15_OUT1L_NGATE_SRC_WIDTH			    12

/* (0x0414)  Output_Path_Config_1R */
#define CS47L15_OUT1R_ANC_SRC_MASK			0x0c00
#define CS47L15_OUT1R_ANC_SRC_SHIFT			    10
#define CS47L15_OUT1R_ANC_SRC_WIDTH			     2
#define CS47L15_OUT1R_PGA_VOL_MASK			0x00fe
#define CS47L15_OUT1R_PGA_VOL_SHIFT			     1
#define CS47L15_OUT1R_PGA_VOL_WIDTH			     7

/* (0x0415)  DAC_Digital_Volume_1R */
#define CS47L15_OUT_VU					0x0200
#define CS47L15_OUT_VU_MASK				0x0200
#define CS47L15_OUT_VU_SHIFT				     9
#define CS47L15_OUT_VU_WIDTH				     1
#define CS47L15_OUT1R_MUTE				0x0100
#define CS47L15_OUT1R_MUTE_MASK				0x0100
#define CS47L15_OUT1R_MUTE_SHIFT			     8
#define CS47L15_OUT1R_MUTE_WIDTH			     1
#define CS47L15_OUT1R_VOL_MASK				0x00ff
#define CS47L15_OUT1R_VOL_SHIFT				     0
#define CS47L15_OUT1R_VOL_WIDTH				     8

/* (0x0417)  Noise_Gate_Select_1R */
#define CS47L15_OUT1R_NGATE_SRC_MASK			0x0fff
#define CS47L15_OUT1R_NGATE_SRC_SHIFT			     0
#define CS47L15_OUT1R_NGATE_SRC_WIDTH			    12

/* (0x041a)  Output_Path_Config_2 */
#define CS47L15_CP_DAC_RATE_CTRL_MASK			0x1f00
#define CS47L15_CP_DAC_RATE_CTRL_SHIFT			     8
#define CS47L15_CP_DAC_RATE_CTRL_WIDTH			     5

/* (0x041b)  Output_Path_Config_3 */
#define CS47L15_DAC_TIM_LDO_OVD				0x0010
#define CS47L15_DAC_TIM_LDO_OVD_MASK			0x0010
#define CS47L15_DAC_TIM_LDO_OVD_SHIFT			     4
#define CS47L15_DAC_TIM_LDO_OVD_WIDTH			     1
#define CS47L15_DAC_TIM_SPARE_MASK			0x000e
#define CS47L15_DAC_TIM_SPARE_SHIFT			     1
#define CS47L15_DAC_TIM_SPARE_WIDTH			     3
#define CS47L15_DAC_TIM_LDO_EN				0x0001
#define CS47L15_DAC_TIM_LDO_EN_MASK			0x0001
#define CS47L15_DAC_TIM_LDO_EN_SHIFT			     0
#define CS47L15_DAC_TIM_LDO_EN_WIDTH			     1

/* (0x0428)  Output_Path_Config_4L */
#define CS47L15_OUT4L_ANC_SRC_MASK			0x0c00
#define CS47L15_OUT4L_ANC_SRC_SHIFT			    10
#define CS47L15_OUT4L_ANC_SRC_WIDTH			     2

/* (0x0429)  DAC_Digital_Volume_4L */
#define CS47L15_OUT_VU					0x0200
#define CS47L15_OUT_VU_MASK				0x0200
#define CS47L15_OUT_VU_SHIFT				     9
#define CS47L15_OUT_VU_WIDTH				     1
#define CS47L15_OUT4L_MUTE				0x0100
#define CS47L15_OUT4L_MUTE_MASK				0x0100
#define CS47L15_OUT4L_MUTE_SHIFT			     8
#define CS47L15_OUT4L_MUTE_WIDTH			     1
#define CS47L15_OUT4L_VOL_MASK				0x00ff
#define CS47L15_OUT4L_VOL_SHIFT				     0
#define CS47L15_OUT4L_VOL_WIDTH				     8

/* (0x042b)  Noise_Gate_Select_4L */
#define CS47L15_OUT4L_NGATE_SRC_MASK			0x0fff
#define CS47L15_OUT4L_NGATE_SRC_SHIFT			     0
#define CS47L15_OUT4L_NGATE_SRC_WIDTH			    12

/* (0x0430)  Output_Path_Config_5L */
#define CS47L15_OUT5_OSR				0x2000
#define CS47L15_OUT5_OSR_MASK				0x2000
#define CS47L15_OUT5_OSR_SHIFT				    13
#define CS47L15_OUT5_OSR_WIDTH				     1
#define CS47L15_OUT5L_ANC_SRC_MASK			0x0c00
#define CS47L15_OUT5L_ANC_SRC_SHIFT			    10
#define CS47L15_OUT5L_ANC_SRC_WIDTH			     2

/* (0x0431)  DAC_Digital_Volume_5L */
#define CS47L15_OUT_VU					0x0200
#define CS47L15_OUT_VU_MASK				0x0200
#define CS47L15_OUT_VU_SHIFT				     9
#define CS47L15_OUT_VU_WIDTH				     1
#define CS47L15_OUT5L_MUTE				0x0100
#define CS47L15_OUT5L_MUTE_MASK				0x0100
#define CS47L15_OUT5L_MUTE_SHIFT			     8
#define CS47L15_OUT5L_MUTE_WIDTH			     1
#define CS47L15_OUT5L_VOL_MASK				0x00ff
#define CS47L15_OUT5L_VOL_SHIFT				     0
#define CS47L15_OUT5L_VOL_WIDTH				     8

/* (0x0433)  Noise_Gate_Select_5L */
#define CS47L15_OUT5L_NGATE_SRC_MASK			0x0fff
#define CS47L15_OUT5L_NGATE_SRC_SHIFT			     0
#define CS47L15_OUT5L_NGATE_SRC_WIDTH			    12

/* (0x0434)  Output_Path_Config_5R */
#define CS47L15_OUT5R_ANC_SRC_MASK			0x0c00
#define CS47L15_OUT5R_ANC_SRC_SHIFT			    10
#define CS47L15_OUT5R_ANC_SRC_WIDTH			     2

/* (0x0435)  DAC_Digital_Volume_5R */
#define CS47L15_OUT_VU					0x0200
#define CS47L15_OUT_VU_MASK				0x0200
#define CS47L15_OUT_VU_SHIFT				     9
#define CS47L15_OUT_VU_WIDTH				     1
#define CS47L15_OUT5R_MUTE				0x0100
#define CS47L15_OUT5R_MUTE_MASK				0x0100
#define CS47L15_OUT5R_MUTE_SHIFT			     8
#define CS47L15_OUT5R_MUTE_WIDTH			     1
#define CS47L15_OUT5R_VOL_MASK				0x00ff
#define CS47L15_OUT5R_VOL_SHIFT				     0
#define CS47L15_OUT5R_VOL_WIDTH				     8

/* (0x0437)  Noise_Gate_Select_5R */
#define CS47L15_OUT5R_NGATE_SRC_MASK			0x0fff
#define CS47L15_OUT5R_NGATE_SRC_SHIFT			     0
#define CS47L15_OUT5R_NGATE_SRC_WIDTH			    12

/* (0x0450)  DAC_AEC_Control_1 */
#define CS47L15_AEC1_LOOPBACK_SRC_MASK			0x003c
#define CS47L15_AEC1_LOOPBACK_SRC_SHIFT			     2
#define CS47L15_AEC1_LOOPBACK_SRC_WIDTH			     4
#define CS47L15_AEC1_ENA_STS				0x0002
#define CS47L15_AEC1_ENA_STS_MASK			0x0002
#define CS47L15_AEC1_ENA_STS_SHIFT			     1
#define CS47L15_AEC1_ENA_STS_WIDTH			     1
#define CS47L15_AEC1_LOOPBACK_ENA			0x0001
#define CS47L15_AEC1_LOOPBACK_ENA_MASK			0x0001
#define CS47L15_AEC1_LOOPBACK_ENA_SHIFT			     0
#define CS47L15_AEC1_LOOPBACK_ENA_WIDTH			     1

/* (0x0451)  DAC_AEC_Control_2 */
#define CS47L15_AEC2_LOOPBACK_SRC_MASK			0x003c
#define CS47L15_AEC2_LOOPBACK_SRC_SHIFT			     2
#define CS47L15_AEC2_LOOPBACK_SRC_WIDTH			     4
#define CS47L15_AEC2_ENA_STS				0x0002
#define CS47L15_AEC2_ENA_STS_MASK			0x0002
#define CS47L15_AEC2_ENA_STS_SHIFT			     1
#define CS47L15_AEC2_ENA_STS_WIDTH			     1
#define CS47L15_AEC2_LOOPBACK_ENA			0x0001
#define CS47L15_AEC2_LOOPBACK_ENA_MASK			0x0001
#define CS47L15_AEC2_LOOPBACK_ENA_SHIFT			     0
#define CS47L15_AEC2_LOOPBACK_ENA_WIDTH			     1

/* (0x0458)  Noise_Gate_Control */
#define CS47L15_NGATE_HOLD_MASK				0x0030
#define CS47L15_NGATE_HOLD_SHIFT			     4
#define CS47L15_NGATE_HOLD_WIDTH			     2
#define CS47L15_NGATE_THR_MASK				0x000e
#define CS47L15_NGATE_THR_SHIFT				     1
#define CS47L15_NGATE_THR_WIDTH				     3
#define CS47L15_NGATE_ENA				0x0001
#define CS47L15_NGATE_ENA_MASK				0x0001
#define CS47L15_NGATE_ENA_SHIFT				     0
#define CS47L15_NGATE_ENA_WIDTH				     1

/* (0x0490)  PDM_SPK1_CTRL_1 */
#define CS47L15_SPK1R_MUTE				0x2000
#define CS47L15_SPK1R_MUTE_MASK				0x2000
#define CS47L15_SPK1R_MUTE_SHIFT			    13
#define CS47L15_SPK1R_MUTE_WIDTH			     1
#define CS47L15_SPK1L_MUTE				0x1000
#define CS47L15_SPK1L_MUTE_MASK				0x1000
#define CS47L15_SPK1L_MUTE_SHIFT			    12
#define CS47L15_SPK1L_MUTE_WIDTH			     1
#define CS47L15_SPK1_MUTE_ENDIAN			0x0100
#define CS47L15_SPK1_MUTE_ENDIAN_MASK			0x0100
#define CS47L15_SPK1_MUTE_ENDIAN_SHIFT			     8
#define CS47L15_SPK1_MUTE_ENDIAN_WIDTH			     1
#define CS47L15_SPK1_MUTE_SEQ_MASK			0x00ff
#define CS47L15_SPK1_MUTE_SEQ_SHIFT			     0
#define CS47L15_SPK1_MUTE_SEQ_WIDTH			     8

/* (0x0491)  PDM_SPK1_CTRL_2 */
#define CS47L15_SPK1_FMT				0x0001
#define CS47L15_SPK1_FMT_MASK				0x0001
#define CS47L15_SPK1_FMT_SHIFT				     0
#define CS47L15_SPK1_FMT_WIDTH				     1

/* (0x0500)  AIF1_BCLK_Ctrl */
#define CS47L15_AIF1_BCLK_INV				0x0080
#define CS47L15_AIF1_BCLK_INV_MASK			0x0080
#define CS47L15_AIF1_BCLK_INV_SHIFT			     7
#define CS47L15_AIF1_BCLK_INV_WIDTH			     1
#define CS47L15_AIF1_BCLK_FRC				0x0040
#define CS47L15_AIF1_BCLK_FRC_MASK			0x0040
#define CS47L15_AIF1_BCLK_FRC_SHIFT			     6
#define CS47L15_AIF1_BCLK_FRC_WIDTH			     1
#define CS47L15_AIF1_BCLK_MSTR				0x0020
#define CS47L15_AIF1_BCLK_MSTR_MASK			0x0020
#define CS47L15_AIF1_BCLK_MSTR_SHIFT			     5
#define CS47L15_AIF1_BCLK_MSTR_WIDTH			     1
#define CS47L15_AIF1_BCLK_FREQ_MASK			0x001f
#define CS47L15_AIF1_BCLK_FREQ_SHIFT			     0
#define CS47L15_AIF1_BCLK_FREQ_WIDTH			     5

/* (0x0501)  AIF1_Tx_Pin_Ctrl */
#define CS47L15_AIF1TX_DAT_TRI				0x0020
#define CS47L15_AIF1TX_DAT_TRI_MASK			0x0020
#define CS47L15_AIF1TX_DAT_TRI_SHIFT			     5
#define CS47L15_AIF1TX_DAT_TRI_WIDTH			     1
#define CS47L15_AIF1TX_LRCLK_INV			0x0004
#define CS47L15_AIF1TX_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF1TX_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF1TX_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF1TX_LRCLK_FRC			0x0002
#define CS47L15_AIF1TX_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF1TX_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF1TX_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF1TX_LRCLK_MSTR			0x0001
#define CS47L15_AIF1TX_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF1TX_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF1TX_LRCLK_MSTR_WIDTH			     1

/* (0x0502)  AIF1_Rx_Pin_Ctrl */
#define CS47L15_AIF1_LRCLK_ADV				0x0010
#define CS47L15_AIF1_LRCLK_ADV_MASK			0x0010
#define CS47L15_AIF1_LRCLK_ADV_SHIFT			     4
#define CS47L15_AIF1_LRCLK_ADV_WIDTH			     1
#define CS47L15_AIF1_LRCLK_INV				0x0004
#define CS47L15_AIF1_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF1_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF1_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF1_LRCLK_FRC				0x0002
#define CS47L15_AIF1_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF1_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF1_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF1_LRCLK_MSTR				0x0001
#define CS47L15_AIF1_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF1_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF1_LRCLK_MSTR_WIDTH			     1

/* (0x0503)  AIF1_Rate_Ctrl */
#define CS47L15_AIF1_RATE_MASK				0x7800
#define CS47L15_AIF1_RATE_SHIFT				    11
#define CS47L15_AIF1_RATE_WIDTH				     4
#define CS47L15_AIF1_TRI				0x0040
#define CS47L15_AIF1_TRI_MASK				0x0040
#define CS47L15_AIF1_TRI_SHIFT				     6
#define CS47L15_AIF1_TRI_WIDTH				     1

/* (0x0504)  AIF1_Format */
#define CS47L15_AIF1_FMT_MASK				0x0007
#define CS47L15_AIF1_FMT_SHIFT				     0
#define CS47L15_AIF1_FMT_WIDTH				     3

/* (0x0506)  AIF1_Rx_BCLK_Rate */
#define CS47L15_AIF1_BCPF_MASK				0x1fff
#define CS47L15_AIF1_BCPF_SHIFT				     0
#define CS47L15_AIF1_BCPF_WIDTH				    13

/* (0x0507)  AIF1_Frame_Ctrl_1 */
#define CS47L15_AIF1TX_WL_MASK				0x3f00
#define CS47L15_AIF1TX_WL_SHIFT				     8
#define CS47L15_AIF1TX_WL_WIDTH				     6
#define CS47L15_AIF1TX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF1TX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF1TX_SLOT_LEN_WIDTH			     8

/* (0x0508)  AIF1_Frame_Ctrl_2 */
#define CS47L15_AIF1RX_WL_MASK				0x3f00
#define CS47L15_AIF1RX_WL_SHIFT				     8
#define CS47L15_AIF1RX_WL_WIDTH				     6
#define CS47L15_AIF1RX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF1RX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF1RX_SLOT_LEN_WIDTH			     8

/* (0x0509)  AIF1_Frame_Ctrl_3 */
#define CS47L15_AIF1TX1_SLOT_MASK			0x003f
#define CS47L15_AIF1TX1_SLOT_SHIFT			     0
#define CS47L15_AIF1TX1_SLOT_WIDTH			     6

/* (0x050a)  AIF1_Frame_Ctrl_4 */
#define CS47L15_AIF1TX2_SLOT_MASK			0x003f
#define CS47L15_AIF1TX2_SLOT_SHIFT			     0
#define CS47L15_AIF1TX2_SLOT_WIDTH			     6

/* (0x050b)  AIF1_Frame_Ctrl_5 */
#define CS47L15_AIF1TX3_SLOT_MASK			0x003f
#define CS47L15_AIF1TX3_SLOT_SHIFT			     0
#define CS47L15_AIF1TX3_SLOT_WIDTH			     6

/* (0x050c)  AIF1_Frame_Ctrl_6 */
#define CS47L15_AIF1TX4_SLOT_MASK			0x003f
#define CS47L15_AIF1TX4_SLOT_SHIFT			     0
#define CS47L15_AIF1TX4_SLOT_WIDTH			     6

/* (0x050d)  AIF1_Frame_Ctrl_7 */
#define CS47L15_AIF1TX5_SLOT_MASK			0x003f
#define CS47L15_AIF1TX5_SLOT_SHIFT			     0
#define CS47L15_AIF1TX5_SLOT_WIDTH			     6

/* (0x050e)  AIF1_Frame_Ctrl_8 */
#define CS47L15_AIF1TX6_SLOT_MASK			0x003f
#define CS47L15_AIF1TX6_SLOT_SHIFT			     0
#define CS47L15_AIF1TX6_SLOT_WIDTH			     6

/* (0x0511)  AIF1_Frame_Ctrl_11 */
#define CS47L15_AIF1RX1_SLOT_MASK			0x003f
#define CS47L15_AIF1RX1_SLOT_SHIFT			     0
#define CS47L15_AIF1RX1_SLOT_WIDTH			     6

/* (0x0512)  AIF1_Frame_Ctrl_12 */
#define CS47L15_AIF1RX2_SLOT_MASK			0x003f
#define CS47L15_AIF1RX2_SLOT_SHIFT			     0
#define CS47L15_AIF1RX2_SLOT_WIDTH			     6

/* (0x0513)  AIF1_Frame_Ctrl_13 */
#define CS47L15_AIF1RX3_SLOT_MASK			0x003f
#define CS47L15_AIF1RX3_SLOT_SHIFT			     0
#define CS47L15_AIF1RX3_SLOT_WIDTH			     6

/* (0x0514)  AIF1_Frame_Ctrl_14 */
#define CS47L15_AIF1RX4_SLOT_MASK			0x003f
#define CS47L15_AIF1RX4_SLOT_SHIFT			     0
#define CS47L15_AIF1RX4_SLOT_WIDTH			     6

/* (0x0515)  AIF1_Frame_Ctrl_15 */
#define CS47L15_AIF1RX5_SLOT_MASK			0x003f
#define CS47L15_AIF1RX5_SLOT_SHIFT			     0
#define CS47L15_AIF1RX5_SLOT_WIDTH			     6

/* (0x0516)  AIF1_Frame_Ctrl_16 */
#define CS47L15_AIF1RX6_SLOT_MASK			0x003f
#define CS47L15_AIF1RX6_SLOT_SHIFT			     0
#define CS47L15_AIF1RX6_SLOT_WIDTH			     6

/* (0x0519)  AIF1_Tx_Enables */
#define CS47L15_AIF1TX6_ENA				0x0020
#define CS47L15_AIF1TX6_ENA_MASK			0x0020
#define CS47L15_AIF1TX6_ENA_SHIFT			     5
#define CS47L15_AIF1TX6_ENA_WIDTH			     1
#define CS47L15_AIF1TX5_ENA				0x0010
#define CS47L15_AIF1TX5_ENA_MASK			0x0010
#define CS47L15_AIF1TX5_ENA_SHIFT			     4
#define CS47L15_AIF1TX5_ENA_WIDTH			     1
#define CS47L15_AIF1TX4_ENA				0x0008
#define CS47L15_AIF1TX4_ENA_MASK			0x0008
#define CS47L15_AIF1TX4_ENA_SHIFT			     3
#define CS47L15_AIF1TX4_ENA_WIDTH			     1
#define CS47L15_AIF1TX3_ENA				0x0004
#define CS47L15_AIF1TX3_ENA_MASK			0x0004
#define CS47L15_AIF1TX3_ENA_SHIFT			     2
#define CS47L15_AIF1TX3_ENA_WIDTH			     1
#define CS47L15_AIF1TX2_ENA				0x0002
#define CS47L15_AIF1TX2_ENA_MASK			0x0002
#define CS47L15_AIF1TX2_ENA_SHIFT			     1
#define CS47L15_AIF1TX2_ENA_WIDTH			     1
#define CS47L15_AIF1TX1_ENA				0x0001
#define CS47L15_AIF1TX1_ENA_MASK			0x0001
#define CS47L15_AIF1TX1_ENA_SHIFT			     0
#define CS47L15_AIF1TX1_ENA_WIDTH			     1

/* (0x051a)  AIF1_Rx_Enables */
#define CS47L15_AIF1RX6_ENA				0x0020
#define CS47L15_AIF1RX6_ENA_MASK			0x0020
#define CS47L15_AIF1RX6_ENA_SHIFT			     5
#define CS47L15_AIF1RX6_ENA_WIDTH			     1
#define CS47L15_AIF1RX5_ENA				0x0010
#define CS47L15_AIF1RX5_ENA_MASK			0x0010
#define CS47L15_AIF1RX5_ENA_SHIFT			     4
#define CS47L15_AIF1RX5_ENA_WIDTH			     1
#define CS47L15_AIF1RX4_ENA				0x0008
#define CS47L15_AIF1RX4_ENA_MASK			0x0008
#define CS47L15_AIF1RX4_ENA_SHIFT			     3
#define CS47L15_AIF1RX4_ENA_WIDTH			     1
#define CS47L15_AIF1RX3_ENA				0x0004
#define CS47L15_AIF1RX3_ENA_MASK			0x0004
#define CS47L15_AIF1RX3_ENA_SHIFT			     2
#define CS47L15_AIF1RX3_ENA_WIDTH			     1
#define CS47L15_AIF1RX2_ENA				0x0002
#define CS47L15_AIF1RX2_ENA_MASK			0x0002
#define CS47L15_AIF1RX2_ENA_SHIFT			     1
#define CS47L15_AIF1RX2_ENA_WIDTH			     1
#define CS47L15_AIF1RX1_ENA				0x0001
#define CS47L15_AIF1RX1_ENA_MASK			0x0001
#define CS47L15_AIF1RX1_ENA_SHIFT			     0
#define CS47L15_AIF1RX1_ENA_WIDTH			     1

/* (0x0540)  AIF2_BCLK_Ctrl */
#define CS47L15_AIF2_BCLK_INV				0x0080
#define CS47L15_AIF2_BCLK_INV_MASK			0x0080
#define CS47L15_AIF2_BCLK_INV_SHIFT			     7
#define CS47L15_AIF2_BCLK_INV_WIDTH			     1
#define CS47L15_AIF2_BCLK_FRC				0x0040
#define CS47L15_AIF2_BCLK_FRC_MASK			0x0040
#define CS47L15_AIF2_BCLK_FRC_SHIFT			     6
#define CS47L15_AIF2_BCLK_FRC_WIDTH			     1
#define CS47L15_AIF2_BCLK_MSTR				0x0020
#define CS47L15_AIF2_BCLK_MSTR_MASK			0x0020
#define CS47L15_AIF2_BCLK_MSTR_SHIFT			     5
#define CS47L15_AIF2_BCLK_MSTR_WIDTH			     1
#define CS47L15_AIF2_BCLK_FREQ_MASK			0x001f
#define CS47L15_AIF2_BCLK_FREQ_SHIFT			     0
#define CS47L15_AIF2_BCLK_FREQ_WIDTH			     5

/* (0x0541)  AIF2_Tx_Pin_Ctrl */
#define CS47L15_AIF2TX_DAT_TRI				0x0020
#define CS47L15_AIF2TX_DAT_TRI_MASK			0x0020
#define CS47L15_AIF2TX_DAT_TRI_SHIFT			     5
#define CS47L15_AIF2TX_DAT_TRI_WIDTH			     1
#define CS47L15_AIF2TX_LRCLK_INV			0x0004
#define CS47L15_AIF2TX_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF2TX_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF2TX_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF2TX_LRCLK_FRC			0x0002
#define CS47L15_AIF2TX_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF2TX_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF2TX_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF2TX_LRCLK_MSTR			0x0001
#define CS47L15_AIF2TX_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF2TX_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF2TX_LRCLK_MSTR_WIDTH			     1

/* (0x0542)  AIF2_Rx_Pin_Ctrl */
#define CS47L15_AIF2_LRCLK_ADV				0x0010
#define CS47L15_AIF2_LRCLK_ADV_MASK			0x0010
#define CS47L15_AIF2_LRCLK_ADV_SHIFT			     4
#define CS47L15_AIF2_LRCLK_ADV_WIDTH			     1
#define CS47L15_AIF2_LRCLK_INV				0x0004
#define CS47L15_AIF2_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF2_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF2_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF2_LRCLK_FRC				0x0002
#define CS47L15_AIF2_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF2_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF2_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF2_LRCLK_MSTR				0x0001
#define CS47L15_AIF2_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF2_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF2_LRCLK_MSTR_WIDTH			     1

/* (0x0543)  AIF2_Rate_Ctrl */
#define CS47L15_AIF2_RATE_MASK				0x7800
#define CS47L15_AIF2_RATE_SHIFT				    11
#define CS47L15_AIF2_RATE_WIDTH				     4
#define CS47L15_AIF2_TRI				0x0040
#define CS47L15_AIF2_TRI_MASK				0x0040
#define CS47L15_AIF2_TRI_SHIFT				     6
#define CS47L15_AIF2_TRI_WIDTH				     1

/* (0x0544)  AIF2_Format */
#define CS47L15_AIF2_FMT_MASK				0x0007
#define CS47L15_AIF2_FMT_SHIFT				     0
#define CS47L15_AIF2_FMT_WIDTH				     3

/* (0x0546)  AIF2_Rx_BCLK_Rate */
#define CS47L15_AIF2_BCPF_MASK				0x1fff
#define CS47L15_AIF2_BCPF_SHIFT				     0
#define CS47L15_AIF2_BCPF_WIDTH				    13

/* (0x0547)  AIF2_Frame_Ctrl_1 */
#define CS47L15_AIF2TX_WL_MASK				0x3f00
#define CS47L15_AIF2TX_WL_SHIFT				     8
#define CS47L15_AIF2TX_WL_WIDTH				     6
#define CS47L15_AIF2TX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF2TX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF2TX_SLOT_LEN_WIDTH			     8

/* (0x0548)  AIF2_Frame_Ctrl_2 */
#define CS47L15_AIF2RX_WL_MASK				0x3f00
#define CS47L15_AIF2RX_WL_SHIFT				     8
#define CS47L15_AIF2RX_WL_WIDTH				     6
#define CS47L15_AIF2RX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF2RX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF2RX_SLOT_LEN_WIDTH			     8

/* (0x0549)  AIF2_Frame_Ctrl_3 */
#define CS47L15_AIF2TX1_SLOT_MASK			0x003f
#define CS47L15_AIF2TX1_SLOT_SHIFT			     0
#define CS47L15_AIF2TX1_SLOT_WIDTH			     6

/* (0x054a)  AIF2_Frame_Ctrl_4 */
#define CS47L15_AIF2TX2_SLOT_MASK			0x003f
#define CS47L15_AIF2TX2_SLOT_SHIFT			     0
#define CS47L15_AIF2TX2_SLOT_WIDTH			     6

/* (0x054b)  AIF2_Frame_Ctrl_5 */
#define CS47L15_AIF2TX3_SLOT_MASK			0x003f
#define CS47L15_AIF2TX3_SLOT_SHIFT			     0
#define CS47L15_AIF2TX3_SLOT_WIDTH			     6

/* (0x054c)  AIF2_Frame_Ctrl_6 */
#define CS47L15_AIF2TX4_SLOT_MASK			0x003f
#define CS47L15_AIF2TX4_SLOT_SHIFT			     0
#define CS47L15_AIF2TX4_SLOT_WIDTH			     6

/* (0x0551)  AIF2_Frame_Ctrl_11 */
#define CS47L15_AIF2RX1_SLOT_MASK			0x003f
#define CS47L15_AIF2RX1_SLOT_SHIFT			     0
#define CS47L15_AIF2RX1_SLOT_WIDTH			     6

/* (0x0552)  AIF2_Frame_Ctrl_12 */
#define CS47L15_AIF2RX2_SLOT_MASK			0x003f
#define CS47L15_AIF2RX2_SLOT_SHIFT			     0
#define CS47L15_AIF2RX2_SLOT_WIDTH			     6

/* (0x0553)  AIF2_Frame_Ctrl_13 */
#define CS47L15_AIF2RX3_SLOT_MASK			0x003f
#define CS47L15_AIF2RX3_SLOT_SHIFT			     0
#define CS47L15_AIF2RX3_SLOT_WIDTH			     6

/* (0x0554)  AIF2_Frame_Ctrl_14 */
#define CS47L15_AIF2RX4_SLOT_MASK			0x003f
#define CS47L15_AIF2RX4_SLOT_SHIFT			     0
#define CS47L15_AIF2RX4_SLOT_WIDTH			     6

/* (0x0559)  AIF2_Tx_Enables */
#define CS47L15_AIF2TX4_ENA				0x0008
#define CS47L15_AIF2TX4_ENA_MASK			0x0008
#define CS47L15_AIF2TX4_ENA_SHIFT			     3
#define CS47L15_AIF2TX4_ENA_WIDTH			     1
#define CS47L15_AIF2TX3_ENA				0x0004
#define CS47L15_AIF2TX3_ENA_MASK			0x0004
#define CS47L15_AIF2TX3_ENA_SHIFT			     2
#define CS47L15_AIF2TX3_ENA_WIDTH			     1
#define CS47L15_AIF2TX2_ENA				0x0002
#define CS47L15_AIF2TX2_ENA_MASK			0x0002
#define CS47L15_AIF2TX2_ENA_SHIFT			     1
#define CS47L15_AIF2TX2_ENA_WIDTH			     1
#define CS47L15_AIF2TX1_ENA				0x0001
#define CS47L15_AIF2TX1_ENA_MASK			0x0001
#define CS47L15_AIF2TX1_ENA_SHIFT			     0
#define CS47L15_AIF2TX1_ENA_WIDTH			     1

/* (0x055a)  AIF2_Rx_Enables */
#define CS47L15_AIF2RX4_ENA				0x0008
#define CS47L15_AIF2RX4_ENA_MASK			0x0008
#define CS47L15_AIF2RX4_ENA_SHIFT			     3
#define CS47L15_AIF2RX4_ENA_WIDTH			     1
#define CS47L15_AIF2RX3_ENA				0x0004
#define CS47L15_AIF2RX3_ENA_MASK			0x0004
#define CS47L15_AIF2RX3_ENA_SHIFT			     2
#define CS47L15_AIF2RX3_ENA_WIDTH			     1
#define CS47L15_AIF2RX2_ENA				0x0002
#define CS47L15_AIF2RX2_ENA_MASK			0x0002
#define CS47L15_AIF2RX2_ENA_SHIFT			     1
#define CS47L15_AIF2RX2_ENA_WIDTH			     1
#define CS47L15_AIF2RX1_ENA				0x0001
#define CS47L15_AIF2RX1_ENA_MASK			0x0001
#define CS47L15_AIF2RX1_ENA_SHIFT			     0
#define CS47L15_AIF2RX1_ENA_WIDTH			     1

/* (0x0580)  AIF3_BCLK_Ctrl */
#define CS47L15_AIF3_BCLK_INV				0x0080
#define CS47L15_AIF3_BCLK_INV_MASK			0x0080
#define CS47L15_AIF3_BCLK_INV_SHIFT			     7
#define CS47L15_AIF3_BCLK_INV_WIDTH			     1
#define CS47L15_AIF3_BCLK_FRC				0x0040
#define CS47L15_AIF3_BCLK_FRC_MASK			0x0040
#define CS47L15_AIF3_BCLK_FRC_SHIFT			     6
#define CS47L15_AIF3_BCLK_FRC_WIDTH			     1
#define CS47L15_AIF3_BCLK_MSTR				0x0020
#define CS47L15_AIF3_BCLK_MSTR_MASK			0x0020
#define CS47L15_AIF3_BCLK_MSTR_SHIFT			     5
#define CS47L15_AIF3_BCLK_MSTR_WIDTH			     1
#define CS47L15_AIF3_BCLK_FREQ_MASK			0x001f
#define CS47L15_AIF3_BCLK_FREQ_SHIFT			     0
#define CS47L15_AIF3_BCLK_FREQ_WIDTH			     5

/* (0x0581)  AIF3_Tx_Pin_Ctrl */
#define CS47L15_AIF3TX_DAT_TRI				0x0020
#define CS47L15_AIF3TX_DAT_TRI_MASK			0x0020
#define CS47L15_AIF3TX_DAT_TRI_SHIFT			     5
#define CS47L15_AIF3TX_DAT_TRI_WIDTH			     1
#define CS47L15_AIF3TX_LRCLK_INV			0x0004
#define CS47L15_AIF3TX_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF3TX_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF3TX_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF3TX_LRCLK_FRC			0x0002
#define CS47L15_AIF3TX_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF3TX_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF3TX_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF3TX_LRCLK_MSTR			0x0001
#define CS47L15_AIF3TX_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF3TX_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF3TX_LRCLK_MSTR_WIDTH			     1

/* (0x0582)  AIF3_Rx_Pin_Ctrl */
#define CS47L15_AIF3_LRCLK_ADV				0x0010
#define CS47L15_AIF3_LRCLK_ADV_MASK			0x0010
#define CS47L15_AIF3_LRCLK_ADV_SHIFT			     4
#define CS47L15_AIF3_LRCLK_ADV_WIDTH			     1
#define CS47L15_AIF3_LRCLK_INV				0x0004
#define CS47L15_AIF3_LRCLK_INV_MASK			0x0004
#define CS47L15_AIF3_LRCLK_INV_SHIFT			     2
#define CS47L15_AIF3_LRCLK_INV_WIDTH			     1
#define CS47L15_AIF3_LRCLK_FRC				0x0002
#define CS47L15_AIF3_LRCLK_FRC_MASK			0x0002
#define CS47L15_AIF3_LRCLK_FRC_SHIFT			     1
#define CS47L15_AIF3_LRCLK_FRC_WIDTH			     1
#define CS47L15_AIF3_LRCLK_MSTR				0x0001
#define CS47L15_AIF3_LRCLK_MSTR_MASK			0x0001
#define CS47L15_AIF3_LRCLK_MSTR_SHIFT			     0
#define CS47L15_AIF3_LRCLK_MSTR_WIDTH			     1

/* (0x0583)  AIF3_Rate_Ctrl */
#define CS47L15_AIF3_RATE_MASK				0x7800
#define CS47L15_AIF3_RATE_SHIFT				    11
#define CS47L15_AIF3_RATE_WIDTH				     4
#define CS47L15_AIF3_TRI				0x0040
#define CS47L15_AIF3_TRI_MASK				0x0040
#define CS47L15_AIF3_TRI_SHIFT				     6
#define CS47L15_AIF3_TRI_WIDTH				     1

/* (0x0584)  AIF3_Format */
#define CS47L15_AIF3_FMT_MASK				0x0007
#define CS47L15_AIF3_FMT_SHIFT				     0
#define CS47L15_AIF3_FMT_WIDTH				     3

/* (0x0586)  AIF3_Rx_BCLK_Rate */
#define CS47L15_AIF3_BCPF_MASK				0x1fff
#define CS47L15_AIF3_BCPF_SHIFT				     0
#define CS47L15_AIF3_BCPF_WIDTH				    13

/* (0x0587)  AIF3_Frame_Ctrl_1 */
#define CS47L15_AIF3TX_WL_MASK				0x3f00
#define CS47L15_AIF3TX_WL_SHIFT				     8
#define CS47L15_AIF3TX_WL_WIDTH				     6
#define CS47L15_AIF3TX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF3TX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF3TX_SLOT_LEN_WIDTH			     8

/* (0x0588)  AIF3_Frame_Ctrl_2 */
#define CS47L15_AIF3RX_WL_MASK				0x3f00
#define CS47L15_AIF3RX_WL_SHIFT				     8
#define CS47L15_AIF3RX_WL_WIDTH				     6
#define CS47L15_AIF3RX_SLOT_LEN_MASK			0x00ff
#define CS47L15_AIF3RX_SLOT_LEN_SHIFT			     0
#define CS47L15_AIF3RX_SLOT_LEN_WIDTH			     8

/* (0x0589)  AIF3_Frame_Ctrl_3 */
#define CS47L15_AIF3TX1_SLOT_MASK			0x003f
#define CS47L15_AIF3TX1_SLOT_SHIFT			     0
#define CS47L15_AIF3TX1_SLOT_WIDTH			     6

/* (0x058a)  AIF3_Frame_Ctrl_4 */
#define CS47L15_AIF3TX2_SLOT_MASK			0x003f
#define CS47L15_AIF3TX2_SLOT_SHIFT			     0
#define CS47L15_AIF3TX2_SLOT_WIDTH			     6

/* (0x0591)  AIF3_Frame_Ctrl_11 */
#define CS47L15_AIF3RX1_SLOT_MASK			0x003f
#define CS47L15_AIF3RX1_SLOT_SHIFT			     0
#define CS47L15_AIF3RX1_SLOT_WIDTH			     6

/* (0x0592)  AIF3_Frame_Ctrl_12 */
#define CS47L15_AIF3RX2_SLOT_MASK			0x003f
#define CS47L15_AIF3RX2_SLOT_SHIFT			     0
#define CS47L15_AIF3RX2_SLOT_WIDTH			     6

/* (0x0599)  AIF3_Tx_Enables */
#define CS47L15_AIF3TX2_ENA				0x0002
#define CS47L15_AIF3TX2_ENA_MASK			0x0002
#define CS47L15_AIF3TX2_ENA_SHIFT			     1
#define CS47L15_AIF3TX2_ENA_WIDTH			     1
#define CS47L15_AIF3TX1_ENA				0x0001
#define CS47L15_AIF3TX1_ENA_MASK			0x0001
#define CS47L15_AIF3TX1_ENA_SHIFT			     0
#define CS47L15_AIF3TX1_ENA_WIDTH			     1

/* (0x059a)  AIF3_Rx_Enables */
#define CS47L15_AIF3RX2_ENA				0x0002
#define CS47L15_AIF3RX2_ENA_MASK			0x0002
#define CS47L15_AIF3RX2_ENA_SHIFT			     1
#define CS47L15_AIF3RX2_ENA_WIDTH			     1
#define CS47L15_AIF3RX1_ENA				0x0001
#define CS47L15_AIF3RX1_ENA_MASK			0x0001
#define CS47L15_AIF3RX1_ENA_SHIFT			     0
#define CS47L15_AIF3RX1_ENA_WIDTH			     1

/* (0x05c2)  SPD1_TX_Control */
#define CS47L15_SPD1_TRI				0x8000
#define CS47L15_SPD1_TRI_MASK				0x8000
#define CS47L15_SPD1_TRI_SHIFT				    15
#define CS47L15_SPD1_TRI_WIDTH				     1
#define CS47L15_SPD1_VAL2				0x2000
#define CS47L15_SPD1_VAL2_MASK				0x2000
#define CS47L15_SPD1_VAL2_SHIFT				    13
#define CS47L15_SPD1_VAL2_WIDTH				     1
#define CS47L15_SPD1_VAL1				0x1000
#define CS47L15_SPD1_VAL1_MASK				0x1000
#define CS47L15_SPD1_VAL1_SHIFT				    12
#define CS47L15_SPD1_VAL1_WIDTH				     1
#define CS47L15_SPD1_RAW				0x0100
#define CS47L15_SPD1_RAW_MASK				0x0100
#define CS47L15_SPD1_RAW_SHIFT				     8
#define CS47L15_SPD1_RAW_WIDTH				     1
#define CS47L15_SPD1_RATE_MASK				0x00f0
#define CS47L15_SPD1_RATE_SHIFT				     4
#define CS47L15_SPD1_RATE_WIDTH				     4
#define CS47L15_SPD1_ENA				0x0001
#define CS47L15_SPD1_ENA_MASK				0x0001
#define CS47L15_SPD1_ENA_SHIFT				     0
#define CS47L15_SPD1_ENA_WIDTH				     1

/* (0x05c3)  SPD1_TX_Channel_Status_1 */
#define CS47L15_SPD1_CATCODE_MASK			0xff00
#define CS47L15_SPD1_CATCODE_SHIFT			     8
#define CS47L15_SPD1_CATCODE_WIDTH			     8
#define CS47L15_SPD1_CHSTMODE_MASK			0x00c0
#define CS47L15_SPD1_CHSTMODE_SHIFT			     6
#define CS47L15_SPD1_CHSTMODE_WIDTH			     2
#define CS47L15_SPD1_PREEMPH_MASK			0x0038
#define CS47L15_SPD1_PREEMPH_SHIFT			     3
#define CS47L15_SPD1_PREEMPH_WIDTH			     3
#define CS47L15_SPD1_NOCOPY				0x0004
#define CS47L15_SPD1_NOCOPY_MASK			0x0004
#define CS47L15_SPD1_NOCOPY_SHIFT			     2
#define CS47L15_SPD1_NOCOPY_WIDTH			     1
#define CS47L15_SPD1_NOAUDIO				0x0002
#define CS47L15_SPD1_NOAUDIO_MASK			0x0002
#define CS47L15_SPD1_NOAUDIO_SHIFT			     1
#define CS47L15_SPD1_NOAUDIO_WIDTH			     1
#define CS47L15_SPD1_PRO				0x0001
#define CS47L15_SPD1_PRO_MASK				0x0001
#define CS47L15_SPD1_PRO_SHIFT				     0
#define CS47L15_SPD1_PRO_WIDTH				     1

/* (0x05c4)  SPD1_TX_Channel_Status_2 */
#define CS47L15_SPD1_FREQ_MASK				0xf000
#define CS47L15_SPD1_FREQ_SHIFT				    12
#define CS47L15_SPD1_FREQ_WIDTH				     4
#define CS47L15_SPD1_CHNUM2_MASK			0x0f00
#define CS47L15_SPD1_CHNUM2_SHIFT			     8
#define CS47L15_SPD1_CHNUM2_WIDTH			     4
#define CS47L15_SPD1_CHNUM1_MASK			0x00f0
#define CS47L15_SPD1_CHNUM1_SHIFT			     4
#define CS47L15_SPD1_CHNUM1_WIDTH			     4
#define CS47L15_SPD1_SRCNUM_MASK			0x000f
#define CS47L15_SPD1_SRCNUM_SHIFT			     0
#define CS47L15_SPD1_SRCNUM_WIDTH			     4

/* (0x05c5)  SPD1_TX_Channel_Status_3 */
#define CS47L15_SPD1_ORGSAMP_MASK			0x0f00
#define CS47L15_SPD1_ORGSAMP_SHIFT			     8
#define CS47L15_SPD1_ORGSAMP_WIDTH			     4
#define CS47L15_SPD1_TXWL_MASK				0x00e0
#define CS47L15_SPD1_TXWL_SHIFT				     5
#define CS47L15_SPD1_TXWL_WIDTH				     3
#define CS47L15_SPD1_MAXWL				0x0010
#define CS47L15_SPD1_MAXWL_MASK				0x0010
#define CS47L15_SPD1_MAXWL_SHIFT			     4
#define CS47L15_SPD1_MAXWL_WIDTH			     1
#define CS47L15_SPD1_CS31_30_MASK			0x000c
#define CS47L15_SPD1_CS31_30_SHIFT			     2
#define CS47L15_SPD1_CS31_30_WIDTH			     2
#define CS47L15_SPD1_CLKACU_MASK			0x0003
#define CS47L15_SPD1_CLKACU_SHIFT			     0
#define CS47L15_SPD1_CLKACU_WIDTH			     2

/* (0x0601)  Mixer_Bypass */
#define CS47L15_MIXER_AIF_BYP				0x0002
#define CS47L15_MIXER_AIF_BYP_MASK			0x0002
#define CS47L15_MIXER_AIF_BYP_SHIFT			     1
#define CS47L15_MIXER_AIF_BYP_WIDTH			     1
#define CS47L15_MIXER_DSP_BYP				0x0001
#define CS47L15_MIXER_DSP_BYP_MASK			0x0001
#define CS47L15_MIXER_DSP_BYP_SHIFT			     0
#define CS47L15_MIXER_DSP_BYP_WIDTH			     1

/* (0x0640)  PWM1MIX_Input_1_Source */
#define CS47L15_PWM1MIX_STS1				0x8000
#define CS47L15_PWM1MIX_STS1_MASK			0x8000
#define CS47L15_PWM1MIX_STS1_SHIFT			    15
#define CS47L15_PWM1MIX_STS1_WIDTH			     1
#define CS47L15_PWM1MIX_SRC1_MASK			0x00ff
#define CS47L15_PWM1MIX_SRC1_SHIFT			     0
#define CS47L15_PWM1MIX_SRC1_WIDTH			     8

/* (0x0641)  PWM1MIX_Input_1_Volume */
#define CS47L15_PWM1MIX_VOL1_MASK			0x00fe
#define CS47L15_PWM1MIX_VOL1_SHIFT			     1
#define CS47L15_PWM1MIX_VOL1_WIDTH			     7

/* (0x0642)  PWM1MIX_Input_2_Source */
#define CS47L15_PWM1MIX_STS2				0x8000
#define CS47L15_PWM1MIX_STS2_MASK			0x8000
#define CS47L15_PWM1MIX_STS2_SHIFT			    15
#define CS47L15_PWM1MIX_STS2_WIDTH			     1
#define CS47L15_PWM1MIX_SRC2_MASK			0x00ff
#define CS47L15_PWM1MIX_SRC2_SHIFT			     0
#define CS47L15_PWM1MIX_SRC2_WIDTH			     8

/* (0x0643)  PWM1MIX_Input_2_Volume */
#define CS47L15_PWM1MIX_VOL2_MASK			0x00fe
#define CS47L15_PWM1MIX_VOL2_SHIFT			     1
#define CS47L15_PWM1MIX_VOL2_WIDTH			     7

/* (0x0644)  PWM1MIX_Input_3_Source */
#define CS47L15_PWM1MIX_STS3				0x8000
#define CS47L15_PWM1MIX_STS3_MASK			0x8000
#define CS47L15_PWM1MIX_STS3_SHIFT			    15
#define CS47L15_PWM1MIX_STS3_WIDTH			     1
#define CS47L15_PWM1MIX_SRC3_MASK			0x00ff
#define CS47L15_PWM1MIX_SRC3_SHIFT			     0
#define CS47L15_PWM1MIX_SRC3_WIDTH			     8

/* (0x0645)  PWM1MIX_Input_3_Volume */
#define CS47L15_PWM1MIX_VOL3_MASK			0x00fe
#define CS47L15_PWM1MIX_VOL3_SHIFT			     1
#define CS47L15_PWM1MIX_VOL3_WIDTH			     7

/* (0x0646)  PWM1MIX_Input_4_Source */
#define CS47L15_PWM1MIX_STS4				0x8000
#define CS47L15_PWM1MIX_STS4_MASK			0x8000
#define CS47L15_PWM1MIX_STS4_SHIFT			    15
#define CS47L15_PWM1MIX_STS4_WIDTH			     1
#define CS47L15_PWM1MIX_SRC4_MASK			0x00ff
#define CS47L15_PWM1MIX_SRC4_SHIFT			     0
#define CS47L15_PWM1MIX_SRC4_WIDTH			     8

/* (0x0647)  PWM1MIX_Input_4_Volume */
#define CS47L15_PWM1MIX_VOL4_MASK			0x00fe
#define CS47L15_PWM1MIX_VOL4_SHIFT			     1
#define CS47L15_PWM1MIX_VOL4_WIDTH			     7

/* (0x0648)  PWM2MIX_Input_1_Source */
#define CS47L15_PWM2MIX_STS1				0x8000
#define CS47L15_PWM2MIX_STS1_MASK			0x8000
#define CS47L15_PWM2MIX_STS1_SHIFT			    15
#define CS47L15_PWM2MIX_STS1_WIDTH			     1
#define CS47L15_PWM2MIX_SRC1_MASK			0x00ff
#define CS47L15_PWM2MIX_SRC1_SHIFT			     0
#define CS47L15_PWM2MIX_SRC1_WIDTH			     8

/* (0x0649)  PWM2MIX_Input_1_Volume */
#define CS47L15_PWM2MIX_VOL1_MASK			0x00fe
#define CS47L15_PWM2MIX_VOL1_SHIFT			     1
#define CS47L15_PWM2MIX_VOL1_WIDTH			     7

/* (0x064a)  PWM2MIX_Input_2_Source */
#define CS47L15_PWM2MIX_STS2				0x8000
#define CS47L15_PWM2MIX_STS2_MASK			0x8000
#define CS47L15_PWM2MIX_STS2_SHIFT			    15
#define CS47L15_PWM2MIX_STS2_WIDTH			     1
#define CS47L15_PWM2MIX_SRC2_MASK			0x00ff
#define CS47L15_PWM2MIX_SRC2_SHIFT			     0
#define CS47L15_PWM2MIX_SRC2_WIDTH			     8

/* (0x064b)  PWM2MIX_Input_2_Volume */
#define CS47L15_PWM2MIX_VOL2_MASK			0x00fe
#define CS47L15_PWM2MIX_VOL2_SHIFT			     1
#define CS47L15_PWM2MIX_VOL2_WIDTH			     7

/* (0x064c)  PWM2MIX_Input_3_Source */
#define CS47L15_PWM2MIX_STS3				0x8000
#define CS47L15_PWM2MIX_STS3_MASK			0x8000
#define CS47L15_PWM2MIX_STS3_SHIFT			    15
#define CS47L15_PWM2MIX_STS3_WIDTH			     1
#define CS47L15_PWM2MIX_SRC3_MASK			0x00ff
#define CS47L15_PWM2MIX_SRC3_SHIFT			     0
#define CS47L15_PWM2MIX_SRC3_WIDTH			     8

/* (0x064d)  PWM2MIX_Input_3_Volume */
#define CS47L15_PWM2MIX_VOL3_MASK			0x00fe
#define CS47L15_PWM2MIX_VOL3_SHIFT			     1
#define CS47L15_PWM2MIX_VOL3_WIDTH			     7

/* (0x064e)  PWM2MIX_Input_4_Source */
#define CS47L15_PWM2MIX_STS4				0x8000
#define CS47L15_PWM2MIX_STS4_MASK			0x8000
#define CS47L15_PWM2MIX_STS4_SHIFT			    15
#define CS47L15_PWM2MIX_STS4_WIDTH			     1
#define CS47L15_PWM2MIX_SRC4_MASK			0x00ff
#define CS47L15_PWM2MIX_SRC4_SHIFT			     0
#define CS47L15_PWM2MIX_SRC4_WIDTH			     8

/* (0x064f)  PWM2MIX_Input_4_Volume */
#define CS47L15_PWM2MIX_VOL4_MASK			0x00fe
#define CS47L15_PWM2MIX_VOL4_SHIFT			     1
#define CS47L15_PWM2MIX_VOL4_WIDTH			     7

/* (0x0680)  OUT1LMIX_Input_1_Source */
#define CS47L15_OUT1LMIX_STS1				0x8000
#define CS47L15_OUT1LMIX_STS1_MASK			0x8000
#define CS47L15_OUT1LMIX_STS1_SHIFT			    15
#define CS47L15_OUT1LMIX_STS1_WIDTH			     1
#define CS47L15_OUT1LMIX_SRC1_MASK			0x00ff
#define CS47L15_OUT1LMIX_SRC1_SHIFT			     0
#define CS47L15_OUT1LMIX_SRC1_WIDTH			     8

/* (0x0681)  OUT1LMIX_Input_1_Volume */
#define CS47L15_OUT1LMIX_VOL1_MASK			0x00fe
#define CS47L15_OUT1LMIX_VOL1_SHIFT			     1
#define CS47L15_OUT1LMIX_VOL1_WIDTH			     7

/* (0x0682)  OUT1LMIX_Input_2_Source */
#define CS47L15_OUT1LMIX_STS2				0x8000
#define CS47L15_OUT1LMIX_STS2_MASK			0x8000
#define CS47L15_OUT1LMIX_STS2_SHIFT			    15
#define CS47L15_OUT1LMIX_STS2_WIDTH			     1
#define CS47L15_OUT1LMIX_SRC2_MASK			0x00ff
#define CS47L15_OUT1LMIX_SRC2_SHIFT			     0
#define CS47L15_OUT1LMIX_SRC2_WIDTH			     8

/* (0x0683)  OUT1LMIX_Input_2_Volume */
#define CS47L15_OUT1LMIX_VOL2_MASK			0x00fe
#define CS47L15_OUT1LMIX_VOL2_SHIFT			     1
#define CS47L15_OUT1LMIX_VOL2_WIDTH			     7

/* (0x0684)  OUT1LMIX_Input_3_Source */
#define CS47L15_OUT1LMIX_STS3				0x8000
#define CS47L15_OUT1LMIX_STS3_MASK			0x8000
#define CS47L15_OUT1LMIX_STS3_SHIFT			    15
#define CS47L15_OUT1LMIX_STS3_WIDTH			     1
#define CS47L15_OUT1LMIX_SRC3_MASK			0x00ff
#define CS47L15_OUT1LMIX_SRC3_SHIFT			     0
#define CS47L15_OUT1LMIX_SRC3_WIDTH			     8

/* (0x0685)  OUT1LMIX_Input_3_Volume */
#define CS47L15_OUT1LMIX_VOL3_MASK			0x00fe
#define CS47L15_OUT1LMIX_VOL3_SHIFT			     1
#define CS47L15_OUT1LMIX_VOL3_WIDTH			     7

/* (0x0686)  OUT1LMIX_Input_4_Source */
#define CS47L15_OUT1LMIX_STS4				0x8000
#define CS47L15_OUT1LMIX_STS4_MASK			0x8000
#define CS47L15_OUT1LMIX_STS4_SHIFT			    15
#define CS47L15_OUT1LMIX_STS4_WIDTH			     1
#define CS47L15_OUT1LMIX_SRC4_MASK			0x00ff
#define CS47L15_OUT1LMIX_SRC4_SHIFT			     0
#define CS47L15_OUT1LMIX_SRC4_WIDTH			     8

/* (0x0687)  OUT1LMIX_Input_4_Volume */
#define CS47L15_OUT1LMIX_VOL4_MASK			0x00fe
#define CS47L15_OUT1LMIX_VOL4_SHIFT			     1
#define CS47L15_OUT1LMIX_VOL4_WIDTH			     7

/* (0x0688)  OUT1RMIX_Input_1_Source */
#define CS47L15_OUT1RMIX_STS1				0x8000
#define CS47L15_OUT1RMIX_STS1_MASK			0x8000
#define CS47L15_OUT1RMIX_STS1_SHIFT			    15
#define CS47L15_OUT1RMIX_STS1_WIDTH			     1
#define CS47L15_OUT1RMIX_SRC1_MASK			0x00ff
#define CS47L15_OUT1RMIX_SRC1_SHIFT			     0
#define CS47L15_OUT1RMIX_SRC1_WIDTH			     8

/* (0x0689)  OUT1RMIX_Input_1_Volume */
#define CS47L15_OUT1RMIX_VOL1_MASK			0x00fe
#define CS47L15_OUT1RMIX_VOL1_SHIFT			     1
#define CS47L15_OUT1RMIX_VOL1_WIDTH			     7

/* (0x068a)  OUT1RMIX_Input_2_Source */
#define CS47L15_OUT1RMIX_STS2				0x8000
#define CS47L15_OUT1RMIX_STS2_MASK			0x8000
#define CS47L15_OUT1RMIX_STS2_SHIFT			    15
#define CS47L15_OUT1RMIX_STS2_WIDTH			     1
#define CS47L15_OUT1RMIX_SRC2_MASK			0x00ff
#define CS47L15_OUT1RMIX_SRC2_SHIFT			     0
#define CS47L15_OUT1RMIX_SRC2_WIDTH			     8

/* (0x068b)  OUT1RMIX_Input_2_Volume */
#define CS47L15_OUT1RMIX_VOL2_MASK			0x00fe
#define CS47L15_OUT1RMIX_VOL2_SHIFT			     1
#define CS47L15_OUT1RMIX_VOL2_WIDTH			     7

/* (0x068c)  OUT1RMIX_Input_3_Source */
#define CS47L15_OUT1RMIX_STS3				0x8000
#define CS47L15_OUT1RMIX_STS3_MASK			0x8000
#define CS47L15_OUT1RMIX_STS3_SHIFT			    15
#define CS47L15_OUT1RMIX_STS3_WIDTH			     1
#define CS47L15_OUT1RMIX_SRC3_MASK			0x00ff
#define CS47L15_OUT1RMIX_SRC3_SHIFT			     0
#define CS47L15_OUT1RMIX_SRC3_WIDTH			     8

/* (0x068d)  OUT1RMIX_Input_3_Volume */
#define CS47L15_OUT1RMIX_VOL3_MASK			0x00fe
#define CS47L15_OUT1RMIX_VOL3_SHIFT			     1
#define CS47L15_OUT1RMIX_VOL3_WIDTH			     7

/* (0x068e)  OUT1RMIX_Input_4_Source */
#define CS47L15_OUT1RMIX_STS4				0x8000
#define CS47L15_OUT1RMIX_STS4_MASK			0x8000
#define CS47L15_OUT1RMIX_STS4_SHIFT			    15
#define CS47L15_OUT1RMIX_STS4_WIDTH			     1
#define CS47L15_OUT1RMIX_SRC4_MASK			0x00ff
#define CS47L15_OUT1RMIX_SRC4_SHIFT			     0
#define CS47L15_OUT1RMIX_SRC4_WIDTH			     8

/* (0x068f)  OUT1RMIX_Input_4_Volume */
#define CS47L15_OUT1RMIX_VOL4_MASK			0x00fe
#define CS47L15_OUT1RMIX_VOL4_SHIFT			     1
#define CS47L15_OUT1RMIX_VOL4_WIDTH			     7

/* (0x06b0)  OUT4LMIX_Input_1_Source */
#define CS47L15_OUT4LMIX_STS1				0x8000
#define CS47L15_OUT4LMIX_STS1_MASK			0x8000
#define CS47L15_OUT4LMIX_STS1_SHIFT			    15
#define CS47L15_OUT4LMIX_STS1_WIDTH			     1
#define CS47L15_OUT4LMIX_SRC1_MASK			0x00ff
#define CS47L15_OUT4LMIX_SRC1_SHIFT			     0
#define CS47L15_OUT4LMIX_SRC1_WIDTH			     8

/* (0x06b1)  OUT4LMIX_Input_1_Volume */
#define CS47L15_OUT4LMIX_VOL1_MASK			0x00fe
#define CS47L15_OUT4LMIX_VOL1_SHIFT			     1
#define CS47L15_OUT4LMIX_VOL1_WIDTH			     7

/* (0x06b2)  OUT4LMIX_Input_2_Source */
#define CS47L15_OUT4LMIX_STS2				0x8000
#define CS47L15_OUT4LMIX_STS2_MASK			0x8000
#define CS47L15_OUT4LMIX_STS2_SHIFT			    15
#define CS47L15_OUT4LMIX_STS2_WIDTH			     1
#define CS47L15_OUT4LMIX_SRC2_MASK			0x00ff
#define CS47L15_OUT4LMIX_SRC2_SHIFT			     0
#define CS47L15_OUT4LMIX_SRC2_WIDTH			     8

/* (0x06b3)  OUT4LMIX_Input_2_Volume */
#define CS47L15_OUT4LMIX_VOL2_MASK			0x00fe
#define CS47L15_OUT4LMIX_VOL2_SHIFT			     1
#define CS47L15_OUT4LMIX_VOL2_WIDTH			     7

/* (0x06b4)  OUT4LMIX_Input_3_Source */
#define CS47L15_OUT4LMIX_STS3				0x8000
#define CS47L15_OUT4LMIX_STS3_MASK			0x8000
#define CS47L15_OUT4LMIX_STS3_SHIFT			    15
#define CS47L15_OUT4LMIX_STS3_WIDTH			     1
#define CS47L15_OUT4LMIX_SRC3_MASK			0x00ff
#define CS47L15_OUT4LMIX_SRC3_SHIFT			     0
#define CS47L15_OUT4LMIX_SRC3_WIDTH			     8

/* (0x06b5)  OUT4LMIX_Input_3_Volume */
#define CS47L15_OUT4LMIX_VOL3_MASK			0x00fe
#define CS47L15_OUT4LMIX_VOL3_SHIFT			     1
#define CS47L15_OUT4LMIX_VOL3_WIDTH			     7

/* (0x06b6)  OUT4LMIX_Input_4_Source */
#define CS47L15_OUT4LMIX_STS4				0x8000
#define CS47L15_OUT4LMIX_STS4_MASK			0x8000
#define CS47L15_OUT4LMIX_STS4_SHIFT			    15
#define CS47L15_OUT4LMIX_STS4_WIDTH			     1
#define CS47L15_OUT4LMIX_SRC4_MASK			0x00ff
#define CS47L15_OUT4LMIX_SRC4_SHIFT			     0
#define CS47L15_OUT4LMIX_SRC4_WIDTH			     8

/* (0x06b7)  OUT4LMIX_Input_4_Volume */
#define CS47L15_OUT4LMIX_VOL4_MASK			0x00fe
#define CS47L15_OUT4LMIX_VOL4_SHIFT			     1
#define CS47L15_OUT4LMIX_VOL4_WIDTH			     7

/* (0x06c0)  OUT5LMIX_Input_1_Source */
#define CS47L15_OUT5LMIX_STS1				0x8000
#define CS47L15_OUT5LMIX_STS1_MASK			0x8000
#define CS47L15_OUT5LMIX_STS1_SHIFT			    15
#define CS47L15_OUT5LMIX_STS1_WIDTH			     1
#define CS47L15_OUT5LMIX_SRC1_MASK			0x00ff
#define CS47L15_OUT5LMIX_SRC1_SHIFT			     0
#define CS47L15_OUT5LMIX_SRC1_WIDTH			     8

/* (0x06c1)  OUT5LMIX_Input_1_Volume */
#define CS47L15_OUT5LMIX_VOL1_MASK			0x00fe
#define CS47L15_OUT5LMIX_VOL1_SHIFT			     1
#define CS47L15_OUT5LMIX_VOL1_WIDTH			     7

/* (0x06c2)  OUT5LMIX_Input_2_Source */
#define CS47L15_OUT5LMIX_STS2				0x8000
#define CS47L15_OUT5LMIX_STS2_MASK			0x8000
#define CS47L15_OUT5LMIX_STS2_SHIFT			    15
#define CS47L15_OUT5LMIX_STS2_WIDTH			     1
#define CS47L15_OUT5LMIX_SRC2_MASK			0x00ff
#define CS47L15_OUT5LMIX_SRC2_SHIFT			     0
#define CS47L15_OUT5LMIX_SRC2_WIDTH			     8

/* (0x06c3)  OUT5LMIX_Input_2_Volume */
#define CS47L15_OUT5LMIX_VOL2_MASK			0x00fe
#define CS47L15_OUT5LMIX_VOL2_SHIFT			     1
#define CS47L15_OUT5LMIX_VOL2_WIDTH			     7

/* (0x06c4)  OUT5LMIX_Input_3_Source */
#define CS47L15_OUT5LMIX_STS3				0x8000
#define CS47L15_OUT5LMIX_STS3_MASK			0x8000
#define CS47L15_OUT5LMIX_STS3_SHIFT			    15
#define CS47L15_OUT5LMIX_STS3_WIDTH			     1
#define CS47L15_OUT5LMIX_SRC3_MASK			0x00ff
#define CS47L15_OUT5LMIX_SRC3_SHIFT			     0
#define CS47L15_OUT5LMIX_SRC3_WIDTH			     8

/* (0x06c5)  OUT5LMIX_Input_3_Volume */
#define CS47L15_OUT5LMIX_VOL3_MASK			0x00fe
#define CS47L15_OUT5LMIX_VOL3_SHIFT			     1
#define CS47L15_OUT5LMIX_VOL3_WIDTH			     7

/* (0x06c6)  OUT5LMIX_Input_4_Source */
#define CS47L15_OUT5LMIX_STS4				0x8000
#define CS47L15_OUT5LMIX_STS4_MASK			0x8000
#define CS47L15_OUT5LMIX_STS4_SHIFT			    15
#define CS47L15_OUT5LMIX_STS4_WIDTH			     1
#define CS47L15_OUT5LMIX_SRC4_MASK			0x00ff
#define CS47L15_OUT5LMIX_SRC4_SHIFT			     0
#define CS47L15_OUT5LMIX_SRC4_WIDTH			     8

/* (0x06c7)  OUT5LMIX_Input_4_Volume */
#define CS47L15_OUT5LMIX_VOL4_MASK			0x00fe
#define CS47L15_OUT5LMIX_VOL4_SHIFT			     1
#define CS47L15_OUT5LMIX_VOL4_WIDTH			     7

/* (0x06c8)  OUT5RMIX_Input_1_Source */
#define CS47L15_OUT5RMIX_STS1				0x8000
#define CS47L15_OUT5RMIX_STS1_MASK			0x8000
#define CS47L15_OUT5RMIX_STS1_SHIFT			    15
#define CS47L15_OUT5RMIX_STS1_WIDTH			     1
#define CS47L15_OUT5RMIX_SRC1_MASK			0x00ff
#define CS47L15_OUT5RMIX_SRC1_SHIFT			     0
#define CS47L15_OUT5RMIX_SRC1_WIDTH			     8

/* (0x06c9)  OUT5RMIX_Input_1_Volume */
#define CS47L15_OUT5RMIX_VOL1_MASK			0x00fe
#define CS47L15_OUT5RMIX_VOL1_SHIFT			     1
#define CS47L15_OUT5RMIX_VOL1_WIDTH			     7

/* (0x06ca)  OUT5RMIX_Input_2_Source */
#define CS47L15_OUT5RMIX_STS2				0x8000
#define CS47L15_OUT5RMIX_STS2_MASK			0x8000
#define CS47L15_OUT5RMIX_STS2_SHIFT			    15
#define CS47L15_OUT5RMIX_STS2_WIDTH			     1
#define CS47L15_OUT5RMIX_SRC2_MASK			0x00ff
#define CS47L15_OUT5RMIX_SRC2_SHIFT			     0
#define CS47L15_OUT5RMIX_SRC2_WIDTH			     8

/* (0x06cb)  OUT5RMIX_Input_2_Volume */
#define CS47L15_OUT5RMIX_VOL2_MASK			0x00fe
#define CS47L15_OUT5RMIX_VOL2_SHIFT			     1
#define CS47L15_OUT5RMIX_VOL2_WIDTH			     7

/* (0x06cc)  OUT5RMIX_Input_3_Source */
#define CS47L15_OUT5RMIX_STS3				0x8000
#define CS47L15_OUT5RMIX_STS3_MASK			0x8000
#define CS47L15_OUT5RMIX_STS3_SHIFT			    15
#define CS47L15_OUT5RMIX_STS3_WIDTH			     1
#define CS47L15_OUT5RMIX_SRC3_MASK			0x00ff
#define CS47L15_OUT5RMIX_SRC3_SHIFT			     0
#define CS47L15_OUT5RMIX_SRC3_WIDTH			     8

/* (0x06cd)  OUT5RMIX_Input_3_Volume */
#define CS47L15_OUT5RMIX_VOL3_MASK			0x00fe
#define CS47L15_OUT5RMIX_VOL3_SHIFT			     1
#define CS47L15_OUT5RMIX_VOL3_WIDTH			     7

/* (0x06ce)  OUT5RMIX_Input_4_Source */
#define CS47L15_OUT5RMIX_STS4				0x8000
#define CS47L15_OUT5RMIX_STS4_MASK			0x8000
#define CS47L15_OUT5RMIX_STS4_SHIFT			    15
#define CS47L15_OUT5RMIX_STS4_WIDTH			     1
#define CS47L15_OUT5RMIX_SRC4_MASK			0x00ff
#define CS47L15_OUT5RMIX_SRC4_SHIFT			     0
#define CS47L15_OUT5RMIX_SRC4_WIDTH			     8

/* (0x06cf)  OUT5RMIX_Input_4_Volume */
#define CS47L15_OUT5RMIX_VOL4_MASK			0x00fe
#define CS47L15_OUT5RMIX_VOL4_SHIFT			     1
#define CS47L15_OUT5RMIX_VOL4_WIDTH			     7

/* (0x0700)  AIF1TX1MIX_Input_1_Source */
#define CS47L15_AIF1TX1MIX_STS1				0x8000
#define CS47L15_AIF1TX1MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX1MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX1MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX1MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX1MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX1MIX_SRC1_WIDTH			     8

/* (0x0701)  AIF1TX1MIX_Input_1_Volume */
#define CS47L15_AIF1TX1MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX1MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX1MIX_VOL1_WIDTH			     7

/* (0x0702)  AIF1TX1MIX_Input_2_Source */
#define CS47L15_AIF1TX1MIX_STS2				0x8000
#define CS47L15_AIF1TX1MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX1MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX1MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX1MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX1MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX1MIX_SRC2_WIDTH			     8

/* (0x0703)  AIF1TX1MIX_Input_2_Volume */
#define CS47L15_AIF1TX1MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX1MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX1MIX_VOL2_WIDTH			     7

/* (0x0704)  AIF1TX1MIX_Input_3_Source */
#define CS47L15_AIF1TX1MIX_STS3				0x8000
#define CS47L15_AIF1TX1MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX1MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX1MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX1MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX1MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX1MIX_SRC3_WIDTH			     8

/* (0x0705)  AIF1TX1MIX_Input_3_Volume */
#define CS47L15_AIF1TX1MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX1MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX1MIX_VOL3_WIDTH			     7

/* (0x0706)  AIF1TX1MIX_Input_4_Source */
#define CS47L15_AIF1TX1MIX_STS4				0x8000
#define CS47L15_AIF1TX1MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX1MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX1MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX1MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX1MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX1MIX_SRC4_WIDTH			     8

/* (0x0707)  AIF1TX1MIX_Input_4_Volume */
#define CS47L15_AIF1TX1MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX1MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX1MIX_VOL4_WIDTH			     7

/* (0x0708)  AIF1TX2MIX_Input_1_Source */
#define CS47L15_AIF1TX2MIX_STS1				0x8000
#define CS47L15_AIF1TX2MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX2MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX2MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX2MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX2MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX2MIX_SRC1_WIDTH			     8

/* (0x0709)  AIF1TX2MIX_Input_1_Volume */
#define CS47L15_AIF1TX2MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX2MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX2MIX_VOL1_WIDTH			     7

/* (0x070a)  AIF1TX2MIX_Input_2_Source */
#define CS47L15_AIF1TX2MIX_STS2				0x8000
#define CS47L15_AIF1TX2MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX2MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX2MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX2MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX2MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX2MIX_SRC2_WIDTH			     8

/* (0x070b)  AIF1TX2MIX_Input_2_Volume */
#define CS47L15_AIF1TX2MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX2MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX2MIX_VOL2_WIDTH			     7

/* (0x070c)  AIF1TX2MIX_Input_3_Source */
#define CS47L15_AIF1TX2MIX_STS3				0x8000
#define CS47L15_AIF1TX2MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX2MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX2MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX2MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX2MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX2MIX_SRC3_WIDTH			     8

/* (0x070d)  AIF1TX2MIX_Input_3_Volume */
#define CS47L15_AIF1TX2MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX2MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX2MIX_VOL3_WIDTH			     7

/* (0x070e)  AIF1TX2MIX_Input_4_Source */
#define CS47L15_AIF1TX2MIX_STS4				0x8000
#define CS47L15_AIF1TX2MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX2MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX2MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX2MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX2MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX2MIX_SRC4_WIDTH			     8

/* (0x070f)  AIF1TX2MIX_Input_4_Volume */
#define CS47L15_AIF1TX2MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX2MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX2MIX_VOL4_WIDTH			     7

/* (0x0710)  AIF1TX3MIX_Input_1_Source */
#define CS47L15_AIF1TX3MIX_STS1				0x8000
#define CS47L15_AIF1TX3MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX3MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX3MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX3MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX3MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX3MIX_SRC1_WIDTH			     8

/* (0x0711)  AIF1TX3MIX_Input_1_Volume */
#define CS47L15_AIF1TX3MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX3MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX3MIX_VOL1_WIDTH			     7

/* (0x0712)  AIF1TX3MIX_Input_2_Source */
#define CS47L15_AIF1TX3MIX_STS2				0x8000
#define CS47L15_AIF1TX3MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX3MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX3MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX3MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX3MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX3MIX_SRC2_WIDTH			     8

/* (0x0713)  AIF1TX3MIX_Input_2_Volume */
#define CS47L15_AIF1TX3MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX3MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX3MIX_VOL2_WIDTH			     7

/* (0x0714)  AIF1TX3MIX_Input_3_Source */
#define CS47L15_AIF1TX3MIX_STS3				0x8000
#define CS47L15_AIF1TX3MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX3MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX3MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX3MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX3MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX3MIX_SRC3_WIDTH			     8

/* (0x0715)  AIF1TX3MIX_Input_3_Volume */
#define CS47L15_AIF1TX3MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX3MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX3MIX_VOL3_WIDTH			     7

/* (0x0716)  AIF1TX3MIX_Input_4_Source */
#define CS47L15_AIF1TX3MIX_STS4				0x8000
#define CS47L15_AIF1TX3MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX3MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX3MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX3MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX3MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX3MIX_SRC4_WIDTH			     8

/* (0x0717)  AIF1TX3MIX_Input_4_Volume */
#define CS47L15_AIF1TX3MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX3MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX3MIX_VOL4_WIDTH			     7

/* (0x0718)  AIF1TX4MIX_Input_1_Source */
#define CS47L15_AIF1TX4MIX_STS1				0x8000
#define CS47L15_AIF1TX4MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX4MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX4MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX4MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX4MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX4MIX_SRC1_WIDTH			     8

/* (0x0719)  AIF1TX4MIX_Input_1_Volume */
#define CS47L15_AIF1TX4MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX4MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX4MIX_VOL1_WIDTH			     7

/* (0x071a)  AIF1TX4MIX_Input_2_Source */
#define CS47L15_AIF1TX4MIX_STS2				0x8000
#define CS47L15_AIF1TX4MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX4MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX4MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX4MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX4MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX4MIX_SRC2_WIDTH			     8

/* (0x071b)  AIF1TX4MIX_Input_2_Volume */
#define CS47L15_AIF1TX4MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX4MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX4MIX_VOL2_WIDTH			     7

/* (0x071c)  AIF1TX4MIX_Input_3_Source */
#define CS47L15_AIF1TX4MIX_STS3				0x8000
#define CS47L15_AIF1TX4MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX4MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX4MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX4MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX4MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX4MIX_SRC3_WIDTH			     8

/* (0x071d)  AIF1TX4MIX_Input_3_Volume */
#define CS47L15_AIF1TX4MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX4MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX4MIX_VOL3_WIDTH			     7

/* (0x071e)  AIF1TX4MIX_Input_4_Source */
#define CS47L15_AIF1TX4MIX_STS4				0x8000
#define CS47L15_AIF1TX4MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX4MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX4MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX4MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX4MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX4MIX_SRC4_WIDTH			     8

/* (0x071f)  AIF1TX4MIX_Input_4_Volume */
#define CS47L15_AIF1TX4MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX4MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX4MIX_VOL4_WIDTH			     7

/* (0x0720)  AIF1TX5MIX_Input_1_Source */
#define CS47L15_AIF1TX5MIX_STS1				0x8000
#define CS47L15_AIF1TX5MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX5MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX5MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX5MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX5MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX5MIX_SRC1_WIDTH			     8

/* (0x0721)  AIF1TX5MIX_Input_1_Volume */
#define CS47L15_AIF1TX5MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX5MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX5MIX_VOL1_WIDTH			     7

/* (0x0722)  AIF1TX5MIX_Input_2_Source */
#define CS47L15_AIF1TX5MIX_STS2				0x8000
#define CS47L15_AIF1TX5MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX5MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX5MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX5MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX5MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX5MIX_SRC2_WIDTH			     8

/* (0x0723)  AIF1TX5MIX_Input_2_Volume */
#define CS47L15_AIF1TX5MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX5MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX5MIX_VOL2_WIDTH			     7

/* (0x0724)  AIF1TX5MIX_Input_3_Source */
#define CS47L15_AIF1TX5MIX_STS3				0x8000
#define CS47L15_AIF1TX5MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX5MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX5MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX5MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX5MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX5MIX_SRC3_WIDTH			     8

/* (0x0725)  AIF1TX5MIX_Input_3_Volume */
#define CS47L15_AIF1TX5MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX5MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX5MIX_VOL3_WIDTH			     7

/* (0x0726)  AIF1TX5MIX_Input_4_Source */
#define CS47L15_AIF1TX5MIX_STS4				0x8000
#define CS47L15_AIF1TX5MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX5MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX5MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX5MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX5MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX5MIX_SRC4_WIDTH			     8

/* (0x0727)  AIF1TX5MIX_Input_4_Volume */
#define CS47L15_AIF1TX5MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX5MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX5MIX_VOL4_WIDTH			     7

/* (0x0728)  AIF1TX6MIX_Input_1_Source */
#define CS47L15_AIF1TX6MIX_STS1				0x8000
#define CS47L15_AIF1TX6MIX_STS1_MASK			0x8000
#define CS47L15_AIF1TX6MIX_STS1_SHIFT			    15
#define CS47L15_AIF1TX6MIX_STS1_WIDTH			     1
#define CS47L15_AIF1TX6MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF1TX6MIX_SRC1_SHIFT			     0
#define CS47L15_AIF1TX6MIX_SRC1_WIDTH			     8

/* (0x0729)  AIF1TX6MIX_Input_1_Volume */
#define CS47L15_AIF1TX6MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF1TX6MIX_VOL1_SHIFT			     1
#define CS47L15_AIF1TX6MIX_VOL1_WIDTH			     7

/* (0x072a)  AIF1TX6MIX_Input_2_Source */
#define CS47L15_AIF1TX6MIX_STS2				0x8000
#define CS47L15_AIF1TX6MIX_STS2_MASK			0x8000
#define CS47L15_AIF1TX6MIX_STS2_SHIFT			    15
#define CS47L15_AIF1TX6MIX_STS2_WIDTH			     1
#define CS47L15_AIF1TX6MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF1TX6MIX_SRC2_SHIFT			     0
#define CS47L15_AIF1TX6MIX_SRC2_WIDTH			     8

/* (0x072b)  AIF1TX6MIX_Input_2_Volume */
#define CS47L15_AIF1TX6MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF1TX6MIX_VOL2_SHIFT			     1
#define CS47L15_AIF1TX6MIX_VOL2_WIDTH			     7

/* (0x072c)  AIF1TX6MIX_Input_3_Source */
#define CS47L15_AIF1TX6MIX_STS3				0x8000
#define CS47L15_AIF1TX6MIX_STS3_MASK			0x8000
#define CS47L15_AIF1TX6MIX_STS3_SHIFT			    15
#define CS47L15_AIF1TX6MIX_STS3_WIDTH			     1
#define CS47L15_AIF1TX6MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF1TX6MIX_SRC3_SHIFT			     0
#define CS47L15_AIF1TX6MIX_SRC3_WIDTH			     8

/* (0x072d)  AIF1TX6MIX_Input_3_Volume */
#define CS47L15_AIF1TX6MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF1TX6MIX_VOL3_SHIFT			     1
#define CS47L15_AIF1TX6MIX_VOL3_WIDTH			     7

/* (0x072e)  AIF1TX6MIX_Input_4_Source */
#define CS47L15_AIF1TX6MIX_STS4				0x8000
#define CS47L15_AIF1TX6MIX_STS4_MASK			0x8000
#define CS47L15_AIF1TX6MIX_STS4_SHIFT			    15
#define CS47L15_AIF1TX6MIX_STS4_WIDTH			     1
#define CS47L15_AIF1TX6MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF1TX6MIX_SRC4_SHIFT			     0
#define CS47L15_AIF1TX6MIX_SRC4_WIDTH			     8

/* (0x072f)  AIF1TX6MIX_Input_4_Volume */
#define CS47L15_AIF1TX6MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF1TX6MIX_VOL4_SHIFT			     1
#define CS47L15_AIF1TX6MIX_VOL4_WIDTH			     7

/* (0x0740)  AIF2TX1MIX_Input_1_Source */
#define CS47L15_AIF2TX1MIX_STS1				0x8000
#define CS47L15_AIF2TX1MIX_STS1_MASK			0x8000
#define CS47L15_AIF2TX1MIX_STS1_SHIFT			    15
#define CS47L15_AIF2TX1MIX_STS1_WIDTH			     1
#define CS47L15_AIF2TX1MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF2TX1MIX_SRC1_SHIFT			     0
#define CS47L15_AIF2TX1MIX_SRC1_WIDTH			     8

/* (0x0741)  AIF2TX1MIX_Input_1_Volume */
#define CS47L15_AIF2TX1MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF2TX1MIX_VOL1_SHIFT			     1
#define CS47L15_AIF2TX1MIX_VOL1_WIDTH			     7

/* (0x0742)  AIF2TX1MIX_Input_2_Source */
#define CS47L15_AIF2TX1MIX_STS2				0x8000
#define CS47L15_AIF2TX1MIX_STS2_MASK			0x8000
#define CS47L15_AIF2TX1MIX_STS2_SHIFT			    15
#define CS47L15_AIF2TX1MIX_STS2_WIDTH			     1
#define CS47L15_AIF2TX1MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF2TX1MIX_SRC2_SHIFT			     0
#define CS47L15_AIF2TX1MIX_SRC2_WIDTH			     8

/* (0x0743)  AIF2TX1MIX_Input_2_Volume */
#define CS47L15_AIF2TX1MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF2TX1MIX_VOL2_SHIFT			     1
#define CS47L15_AIF2TX1MIX_VOL2_WIDTH			     7

/* (0x0744)  AIF2TX1MIX_Input_3_Source */
#define CS47L15_AIF2TX1MIX_STS3				0x8000
#define CS47L15_AIF2TX1MIX_STS3_MASK			0x8000
#define CS47L15_AIF2TX1MIX_STS3_SHIFT			    15
#define CS47L15_AIF2TX1MIX_STS3_WIDTH			     1
#define CS47L15_AIF2TX1MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF2TX1MIX_SRC3_SHIFT			     0
#define CS47L15_AIF2TX1MIX_SRC3_WIDTH			     8

/* (0x0745)  AIF2TX1MIX_Input_3_Volume */
#define CS47L15_AIF2TX1MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF2TX1MIX_VOL3_SHIFT			     1
#define CS47L15_AIF2TX1MIX_VOL3_WIDTH			     7

/* (0x0746)  AIF2TX1MIX_Input_4_Source */
#define CS47L15_AIF2TX1MIX_STS4				0x8000
#define CS47L15_AIF2TX1MIX_STS4_MASK			0x8000
#define CS47L15_AIF2TX1MIX_STS4_SHIFT			    15
#define CS47L15_AIF2TX1MIX_STS4_WIDTH			     1
#define CS47L15_AIF2TX1MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF2TX1MIX_SRC4_SHIFT			     0
#define CS47L15_AIF2TX1MIX_SRC4_WIDTH			     8

/* (0x0747)  AIF2TX1MIX_Input_4_Volume */
#define CS47L15_AIF2TX1MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF2TX1MIX_VOL4_SHIFT			     1
#define CS47L15_AIF2TX1MIX_VOL4_WIDTH			     7

/* (0x0748)  AIF2TX2MIX_Input_1_Source */
#define CS47L15_AIF2TX2MIX_STS1				0x8000
#define CS47L15_AIF2TX2MIX_STS1_MASK			0x8000
#define CS47L15_AIF2TX2MIX_STS1_SHIFT			    15
#define CS47L15_AIF2TX2MIX_STS1_WIDTH			     1
#define CS47L15_AIF2TX2MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF2TX2MIX_SRC1_SHIFT			     0
#define CS47L15_AIF2TX2MIX_SRC1_WIDTH			     8

/* (0x0749)  AIF2TX2MIX_Input_1_Volume */
#define CS47L15_AIF2TX2MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF2TX2MIX_VOL1_SHIFT			     1
#define CS47L15_AIF2TX2MIX_VOL1_WIDTH			     7

/* (0x074a)  AIF2TX2MIX_Input_2_Source */
#define CS47L15_AIF2TX2MIX_STS2				0x8000
#define CS47L15_AIF2TX2MIX_STS2_MASK			0x8000
#define CS47L15_AIF2TX2MIX_STS2_SHIFT			    15
#define CS47L15_AIF2TX2MIX_STS2_WIDTH			     1
#define CS47L15_AIF2TX2MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF2TX2MIX_SRC2_SHIFT			     0
#define CS47L15_AIF2TX2MIX_SRC2_WIDTH			     8

/* (0x074b)  AIF2TX2MIX_Input_2_Volume */
#define CS47L15_AIF2TX2MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF2TX2MIX_VOL2_SHIFT			     1
#define CS47L15_AIF2TX2MIX_VOL2_WIDTH			     7

/* (0x074c)  AIF2TX2MIX_Input_3_Source */
#define CS47L15_AIF2TX2MIX_STS3				0x8000
#define CS47L15_AIF2TX2MIX_STS3_MASK			0x8000
#define CS47L15_AIF2TX2MIX_STS3_SHIFT			    15
#define CS47L15_AIF2TX2MIX_STS3_WIDTH			     1
#define CS47L15_AIF2TX2MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF2TX2MIX_SRC3_SHIFT			     0
#define CS47L15_AIF2TX2MIX_SRC3_WIDTH			     8

/* (0x074d)  AIF2TX2MIX_Input_3_Volume */
#define CS47L15_AIF2TX2MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF2TX2MIX_VOL3_SHIFT			     1
#define CS47L15_AIF2TX2MIX_VOL3_WIDTH			     7

/* (0x074e)  AIF2TX2MIX_Input_4_Source */
#define CS47L15_AIF2TX2MIX_STS4				0x8000
#define CS47L15_AIF2TX2MIX_STS4_MASK			0x8000
#define CS47L15_AIF2TX2MIX_STS4_SHIFT			    15
#define CS47L15_AIF2TX2MIX_STS4_WIDTH			     1
#define CS47L15_AIF2TX2MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF2TX2MIX_SRC4_SHIFT			     0
#define CS47L15_AIF2TX2MIX_SRC4_WIDTH			     8

/* (0x074f)  AIF2TX2MIX_Input_4_Volume */
#define CS47L15_AIF2TX2MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF2TX2MIX_VOL4_SHIFT			     1
#define CS47L15_AIF2TX2MIX_VOL4_WIDTH			     7

/* (0x0750)  AIF2TX3MIX_Input_1_Source */
#define CS47L15_AIF2TX3MIX_STS1				0x8000
#define CS47L15_AIF2TX3MIX_STS1_MASK			0x8000
#define CS47L15_AIF2TX3MIX_STS1_SHIFT			    15
#define CS47L15_AIF2TX3MIX_STS1_WIDTH			     1
#define CS47L15_AIF2TX3MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF2TX3MIX_SRC1_SHIFT			     0
#define CS47L15_AIF2TX3MIX_SRC1_WIDTH			     8

/* (0x0751)  AIF2TX3MIX_Input_1_Volume */
#define CS47L15_AIF2TX3MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF2TX3MIX_VOL1_SHIFT			     1
#define CS47L15_AIF2TX3MIX_VOL1_WIDTH			     7

/* (0x0752)  AIF2TX3MIX_Input_2_Source */
#define CS47L15_AIF2TX3MIX_STS2				0x8000
#define CS47L15_AIF2TX3MIX_STS2_MASK			0x8000
#define CS47L15_AIF2TX3MIX_STS2_SHIFT			    15
#define CS47L15_AIF2TX3MIX_STS2_WIDTH			     1
#define CS47L15_AIF2TX3MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF2TX3MIX_SRC2_SHIFT			     0
#define CS47L15_AIF2TX3MIX_SRC2_WIDTH			     8

/* (0x0753)  AIF2TX3MIX_Input_2_Volume */
#define CS47L15_AIF2TX3MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF2TX3MIX_VOL2_SHIFT			     1
#define CS47L15_AIF2TX3MIX_VOL2_WIDTH			     7

/* (0x0754)  AIF2TX3MIX_Input_3_Source */
#define CS47L15_AIF2TX3MIX_STS3				0x8000
#define CS47L15_AIF2TX3MIX_STS3_MASK			0x8000
#define CS47L15_AIF2TX3MIX_STS3_SHIFT			    15
#define CS47L15_AIF2TX3MIX_STS3_WIDTH			     1
#define CS47L15_AIF2TX3MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF2TX3MIX_SRC3_SHIFT			     0
#define CS47L15_AIF2TX3MIX_SRC3_WIDTH			     8

/* (0x0755)  AIF2TX3MIX_Input_3_Volume */
#define CS47L15_AIF2TX3MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF2TX3MIX_VOL3_SHIFT			     1
#define CS47L15_AIF2TX3MIX_VOL3_WIDTH			     7

/* (0x0756)  AIF2TX3MIX_Input_4_Source */
#define CS47L15_AIF2TX3MIX_STS4				0x8000
#define CS47L15_AIF2TX3MIX_STS4_MASK			0x8000
#define CS47L15_AIF2TX3MIX_STS4_SHIFT			    15
#define CS47L15_AIF2TX3MIX_STS4_WIDTH			     1
#define CS47L15_AIF2TX3MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF2TX3MIX_SRC4_SHIFT			     0
#define CS47L15_AIF2TX3MIX_SRC4_WIDTH			     8

/* (0x0757)  AIF2TX3MIX_Input_4_Volume */
#define CS47L15_AIF2TX3MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF2TX3MIX_VOL4_SHIFT			     1
#define CS47L15_AIF2TX3MIX_VOL4_WIDTH			     7

/* (0x0758)  AIF2TX4MIX_Input_1_Source */
#define CS47L15_AIF2TX4MIX_STS1				0x8000
#define CS47L15_AIF2TX4MIX_STS1_MASK			0x8000
#define CS47L15_AIF2TX4MIX_STS1_SHIFT			    15
#define CS47L15_AIF2TX4MIX_STS1_WIDTH			     1
#define CS47L15_AIF2TX4MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF2TX4MIX_SRC1_SHIFT			     0
#define CS47L15_AIF2TX4MIX_SRC1_WIDTH			     8

/* (0x0759)  AIF2TX4MIX_Input_1_Volume */
#define CS47L15_AIF2TX4MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF2TX4MIX_VOL1_SHIFT			     1
#define CS47L15_AIF2TX4MIX_VOL1_WIDTH			     7

/* (0x075a)  AIF2TX4MIX_Input_2_Source */
#define CS47L15_AIF2TX4MIX_STS2				0x8000
#define CS47L15_AIF2TX4MIX_STS2_MASK			0x8000
#define CS47L15_AIF2TX4MIX_STS2_SHIFT			    15
#define CS47L15_AIF2TX4MIX_STS2_WIDTH			     1
#define CS47L15_AIF2TX4MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF2TX4MIX_SRC2_SHIFT			     0
#define CS47L15_AIF2TX4MIX_SRC2_WIDTH			     8

/* (0x075b)  AIF2TX4MIX_Input_2_Volume */
#define CS47L15_AIF2TX4MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF2TX4MIX_VOL2_SHIFT			     1
#define CS47L15_AIF2TX4MIX_VOL2_WIDTH			     7

/* (0x075c)  AIF2TX4MIX_Input_3_Source */
#define CS47L15_AIF2TX4MIX_STS3				0x8000
#define CS47L15_AIF2TX4MIX_STS3_MASK			0x8000
#define CS47L15_AIF2TX4MIX_STS3_SHIFT			    15
#define CS47L15_AIF2TX4MIX_STS3_WIDTH			     1
#define CS47L15_AIF2TX4MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF2TX4MIX_SRC3_SHIFT			     0
#define CS47L15_AIF2TX4MIX_SRC3_WIDTH			     8

/* (0x075d)  AIF2TX4MIX_Input_3_Volume */
#define CS47L15_AIF2TX4MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF2TX4MIX_VOL3_SHIFT			     1
#define CS47L15_AIF2TX4MIX_VOL3_WIDTH			     7

/* (0x075e)  AIF2TX4MIX_Input_4_Source */
#define CS47L15_AIF2TX4MIX_STS4				0x8000
#define CS47L15_AIF2TX4MIX_STS4_MASK			0x8000
#define CS47L15_AIF2TX4MIX_STS4_SHIFT			    15
#define CS47L15_AIF2TX4MIX_STS4_WIDTH			     1
#define CS47L15_AIF2TX4MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF2TX4MIX_SRC4_SHIFT			     0
#define CS47L15_AIF2TX4MIX_SRC4_WIDTH			     8

/* (0x075f)  AIF2TX4MIX_Input_4_Volume */
#define CS47L15_AIF2TX4MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF2TX4MIX_VOL4_SHIFT			     1
#define CS47L15_AIF2TX4MIX_VOL4_WIDTH			     7

/* (0x0780)  AIF3TX1MIX_Input_1_Source */
#define CS47L15_AIF3TX1MIX_STS1				0x8000
#define CS47L15_AIF3TX1MIX_STS1_MASK			0x8000
#define CS47L15_AIF3TX1MIX_STS1_SHIFT			    15
#define CS47L15_AIF3TX1MIX_STS1_WIDTH			     1
#define CS47L15_AIF3TX1MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF3TX1MIX_SRC1_SHIFT			     0
#define CS47L15_AIF3TX1MIX_SRC1_WIDTH			     8

/* (0x0781)  AIF3TX1MIX_Input_1_Volume */
#define CS47L15_AIF3TX1MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF3TX1MIX_VOL1_SHIFT			     1
#define CS47L15_AIF3TX1MIX_VOL1_WIDTH			     7

/* (0x0782)  AIF3TX1MIX_Input_2_Source */
#define CS47L15_AIF3TX1MIX_STS2				0x8000
#define CS47L15_AIF3TX1MIX_STS2_MASK			0x8000
#define CS47L15_AIF3TX1MIX_STS2_SHIFT			    15
#define CS47L15_AIF3TX1MIX_STS2_WIDTH			     1
#define CS47L15_AIF3TX1MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF3TX1MIX_SRC2_SHIFT			     0
#define CS47L15_AIF3TX1MIX_SRC2_WIDTH			     8

/* (0x0783)  AIF3TX1MIX_Input_2_Volume */
#define CS47L15_AIF3TX1MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF3TX1MIX_VOL2_SHIFT			     1
#define CS47L15_AIF3TX1MIX_VOL2_WIDTH			     7

/* (0x0784)  AIF3TX1MIX_Input_3_Source */
#define CS47L15_AIF3TX1MIX_STS3				0x8000
#define CS47L15_AIF3TX1MIX_STS3_MASK			0x8000
#define CS47L15_AIF3TX1MIX_STS3_SHIFT			    15
#define CS47L15_AIF3TX1MIX_STS3_WIDTH			     1
#define CS47L15_AIF3TX1MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF3TX1MIX_SRC3_SHIFT			     0
#define CS47L15_AIF3TX1MIX_SRC3_WIDTH			     8

/* (0x0785)  AIF3TX1MIX_Input_3_Volume */
#define CS47L15_AIF3TX1MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF3TX1MIX_VOL3_SHIFT			     1
#define CS47L15_AIF3TX1MIX_VOL3_WIDTH			     7

/* (0x0786)  AIF3TX1MIX_Input_4_Source */
#define CS47L15_AIF3TX1MIX_STS4				0x8000
#define CS47L15_AIF3TX1MIX_STS4_MASK			0x8000
#define CS47L15_AIF3TX1MIX_STS4_SHIFT			    15
#define CS47L15_AIF3TX1MIX_STS4_WIDTH			     1
#define CS47L15_AIF3TX1MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF3TX1MIX_SRC4_SHIFT			     0
#define CS47L15_AIF3TX1MIX_SRC4_WIDTH			     8

/* (0x0787)  AIF3TX1MIX_Input_4_Volume */
#define CS47L15_AIF3TX1MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF3TX1MIX_VOL4_SHIFT			     1
#define CS47L15_AIF3TX1MIX_VOL4_WIDTH			     7

/* (0x0788)  AIF3TX2MIX_Input_1_Source */
#define CS47L15_AIF3TX2MIX_STS1				0x8000
#define CS47L15_AIF3TX2MIX_STS1_MASK			0x8000
#define CS47L15_AIF3TX2MIX_STS1_SHIFT			    15
#define CS47L15_AIF3TX2MIX_STS1_WIDTH			     1
#define CS47L15_AIF3TX2MIX_SRC1_MASK			0x00ff
#define CS47L15_AIF3TX2MIX_SRC1_SHIFT			     0
#define CS47L15_AIF3TX2MIX_SRC1_WIDTH			     8

/* (0x0789)  AIF3TX2MIX_Input_1_Volume */
#define CS47L15_AIF3TX2MIX_VOL1_MASK			0x00fe
#define CS47L15_AIF3TX2MIX_VOL1_SHIFT			     1
#define CS47L15_AIF3TX2MIX_VOL1_WIDTH			     7

/* (0x078a)  AIF3TX2MIX_Input_2_Source */
#define CS47L15_AIF3TX2MIX_STS2				0x8000
#define CS47L15_AIF3TX2MIX_STS2_MASK			0x8000
#define CS47L15_AIF3TX2MIX_STS2_SHIFT			    15
#define CS47L15_AIF3TX2MIX_STS2_WIDTH			     1
#define CS47L15_AIF3TX2MIX_SRC2_MASK			0x00ff
#define CS47L15_AIF3TX2MIX_SRC2_SHIFT			     0
#define CS47L15_AIF3TX2MIX_SRC2_WIDTH			     8

/* (0x078b)  AIF3TX2MIX_Input_2_Volume */
#define CS47L15_AIF3TX2MIX_VOL2_MASK			0x00fe
#define CS47L15_AIF3TX2MIX_VOL2_SHIFT			     1
#define CS47L15_AIF3TX2MIX_VOL2_WIDTH			     7

/* (0x078c)  AIF3TX2MIX_Input_3_Source */
#define CS47L15_AIF3TX2MIX_STS3				0x8000
#define CS47L15_AIF3TX2MIX_STS3_MASK			0x8000
#define CS47L15_AIF3TX2MIX_STS3_SHIFT			    15
#define CS47L15_AIF3TX2MIX_STS3_WIDTH			     1
#define CS47L15_AIF3TX2MIX_SRC3_MASK			0x00ff
#define CS47L15_AIF3TX2MIX_SRC3_SHIFT			     0
#define CS47L15_AIF3TX2MIX_SRC3_WIDTH			     8

/* (0x078d)  AIF3TX2MIX_Input_3_Volume */
#define CS47L15_AIF3TX2MIX_VOL3_MASK			0x00fe
#define CS47L15_AIF3TX2MIX_VOL3_SHIFT			     1
#define CS47L15_AIF3TX2MIX_VOL3_WIDTH			     7

/* (0x078e)  AIF3TX2MIX_Input_4_Source */
#define CS47L15_AIF3TX2MIX_STS4				0x8000
#define CS47L15_AIF3TX2MIX_STS4_MASK			0x8000
#define CS47L15_AIF3TX2MIX_STS4_SHIFT			    15
#define CS47L15_AIF3TX2MIX_STS4_WIDTH			     1
#define CS47L15_AIF3TX2MIX_SRC4_MASK			0x00ff
#define CS47L15_AIF3TX2MIX_SRC4_SHIFT			     0
#define CS47L15_AIF3TX2MIX_SRC4_WIDTH			     8

/* (0x078f)  AIF3TX2MIX_Input_4_Volume */
#define CS47L15_AIF3TX2MIX_VOL4_MASK			0x00fe
#define CS47L15_AIF3TX2MIX_VOL4_SHIFT			     1
#define CS47L15_AIF3TX2MIX_VOL4_WIDTH			     7

/* (0x0800)  SPDIF1TX1MIX_Input_1_Source */
#define CS47L15_SPDIF1TX1_STS				0x8000
#define CS47L15_SPDIF1TX1_STS_MASK			0x8000
#define CS47L15_SPDIF1TX1_STS_SHIFT			    15
#define CS47L15_SPDIF1TX1_STS_WIDTH			     1
#define CS47L15_SPDIF1TX1_SRC_MASK			0x00ff
#define CS47L15_SPDIF1TX1_SRC_SHIFT			     0
#define CS47L15_SPDIF1TX1_SRC_WIDTH			     8

/* (0x0801)  SPDIF1TX1MIX_Input_1_Volume */
#define CS47L15_SPDIF1TX1_VOL_MASK			0x00fe
#define CS47L15_SPDIF1TX1_VOL_SHIFT			     1
#define CS47L15_SPDIF1TX1_VOL_WIDTH			     7

/* (0x0808)  SPDIF1TX2MIX_Input_1_Source */
#define CS47L15_SPDIF1TX2_STS				0x8000
#define CS47L15_SPDIF1TX2_STS_MASK			0x8000
#define CS47L15_SPDIF1TX2_STS_SHIFT			    15
#define CS47L15_SPDIF1TX2_STS_WIDTH			     1
#define CS47L15_SPDIF1TX2_SRC_MASK			0x00ff
#define CS47L15_SPDIF1TX2_SRC_SHIFT			     0
#define CS47L15_SPDIF1TX2_SRC_WIDTH			     8

/* (0x0809)  SPDIF1TX2MIX_Input_1_Volume */
#define CS47L15_SPDIF1TX2_VOL_MASK			0x00fe
#define CS47L15_SPDIF1TX2_VOL_SHIFT			     1
#define CS47L15_SPDIF1TX2_VOL_WIDTH			     7

/* (0x0880)  EQ1MIX_Input_1_Source */
#define CS47L15_EQ1MIX_STS1				0x8000
#define CS47L15_EQ1MIX_STS1_MASK			0x8000
#define CS47L15_EQ1MIX_STS1_SHIFT			    15
#define CS47L15_EQ1MIX_STS1_WIDTH			     1
#define CS47L15_EQ1MIX_SRC1_MASK			0x00ff
#define CS47L15_EQ1MIX_SRC1_SHIFT			     0
#define CS47L15_EQ1MIX_SRC1_WIDTH			     8

/* (0x0881)  EQ1MIX_Input_1_Volume */
#define CS47L15_EQ1MIX_VOL1_MASK			0x00fe
#define CS47L15_EQ1MIX_VOL1_SHIFT			     1
#define CS47L15_EQ1MIX_VOL1_WIDTH			     7

/* (0x0882)  EQ1MIX_Input_2_Source */
#define CS47L15_EQ1MIX_STS2				0x8000
#define CS47L15_EQ1MIX_STS2_MASK			0x8000
#define CS47L15_EQ1MIX_STS2_SHIFT			    15
#define CS47L15_EQ1MIX_STS2_WIDTH			     1
#define CS47L15_EQ1MIX_SRC2_MASK			0x00ff
#define CS47L15_EQ1MIX_SRC2_SHIFT			     0
#define CS47L15_EQ1MIX_SRC2_WIDTH			     8

/* (0x0883)  EQ1MIX_Input_2_Volume */
#define CS47L15_EQ1MIX_VOL2_MASK			0x00fe
#define CS47L15_EQ1MIX_VOL2_SHIFT			     1
#define CS47L15_EQ1MIX_VOL2_WIDTH			     7

/* (0x0884)  EQ1MIX_Input_3_Source */
#define CS47L15_EQ1MIX_STS3				0x8000
#define CS47L15_EQ1MIX_STS3_MASK			0x8000
#define CS47L15_EQ1MIX_STS3_SHIFT			    15
#define CS47L15_EQ1MIX_STS3_WIDTH			     1
#define CS47L15_EQ1MIX_SRC3_MASK			0x00ff
#define CS47L15_EQ1MIX_SRC3_SHIFT			     0
#define CS47L15_EQ1MIX_SRC3_WIDTH			     8

/* (0x0885)  EQ1MIX_Input_3_Volume */
#define CS47L15_EQ1MIX_VOL3_MASK			0x00fe
#define CS47L15_EQ1MIX_VOL3_SHIFT			     1
#define CS47L15_EQ1MIX_VOL3_WIDTH			     7

/* (0x0886)  EQ1MIX_Input_4_Source */
#define CS47L15_EQ1MIX_STS4				0x8000
#define CS47L15_EQ1MIX_STS4_MASK			0x8000
#define CS47L15_EQ1MIX_STS4_SHIFT			    15
#define CS47L15_EQ1MIX_STS4_WIDTH			     1
#define CS47L15_EQ1MIX_SRC4_MASK			0x00ff
#define CS47L15_EQ1MIX_SRC4_SHIFT			     0
#define CS47L15_EQ1MIX_SRC4_WIDTH			     8

/* (0x0887)  EQ1MIX_Input_4_Volume */
#define CS47L15_EQ1MIX_VOL4_MASK			0x00fe
#define CS47L15_EQ1MIX_VOL4_SHIFT			     1
#define CS47L15_EQ1MIX_VOL4_WIDTH			     7

/* (0x0888)  EQ2MIX_Input_1_Source */
#define CS47L15_EQ2MIX_STS1				0x8000
#define CS47L15_EQ2MIX_STS1_MASK			0x8000
#define CS47L15_EQ2MIX_STS1_SHIFT			    15
#define CS47L15_EQ2MIX_STS1_WIDTH			     1
#define CS47L15_EQ2MIX_SRC1_MASK			0x00ff
#define CS47L15_EQ2MIX_SRC1_SHIFT			     0
#define CS47L15_EQ2MIX_SRC1_WIDTH			     8

/* (0x0889)  EQ2MIX_Input_1_Volume */
#define CS47L15_EQ2MIX_VOL1_MASK			0x00fe
#define CS47L15_EQ2MIX_VOL1_SHIFT			     1
#define CS47L15_EQ2MIX_VOL1_WIDTH			     7

/* (0x088a)  EQ2MIX_Input_2_Source */
#define CS47L15_EQ2MIX_STS2				0x8000
#define CS47L15_EQ2MIX_STS2_MASK			0x8000
#define CS47L15_EQ2MIX_STS2_SHIFT			    15
#define CS47L15_EQ2MIX_STS2_WIDTH			     1
#define CS47L15_EQ2MIX_SRC2_MASK			0x00ff
#define CS47L15_EQ2MIX_SRC2_SHIFT			     0
#define CS47L15_EQ2MIX_SRC2_WIDTH			     8

/* (0x088b)  EQ2MIX_Input_2_Volume */
#define CS47L15_EQ2MIX_VOL2_MASK			0x00fe
#define CS47L15_EQ2MIX_VOL2_SHIFT			     1
#define CS47L15_EQ2MIX_VOL2_WIDTH			     7

/* (0x088c)  EQ2MIX_Input_3_Source */
#define CS47L15_EQ2MIX_STS3				0x8000
#define CS47L15_EQ2MIX_STS3_MASK			0x8000
#define CS47L15_EQ2MIX_STS3_SHIFT			    15
#define CS47L15_EQ2MIX_STS3_WIDTH			     1
#define CS47L15_EQ2MIX_SRC3_MASK			0x00ff
#define CS47L15_EQ2MIX_SRC3_SHIFT			     0
#define CS47L15_EQ2MIX_SRC3_WIDTH			     8

/* (0x088d)  EQ2MIX_Input_3_Volume */
#define CS47L15_EQ2MIX_VOL3_MASK			0x00fe
#define CS47L15_EQ2MIX_VOL3_SHIFT			     1
#define CS47L15_EQ2MIX_VOL3_WIDTH			     7

/* (0x088e)  EQ2MIX_Input_4_Source */
#define CS47L15_EQ2MIX_STS4				0x8000
#define CS47L15_EQ2MIX_STS4_MASK			0x8000
#define CS47L15_EQ2MIX_STS4_SHIFT			    15
#define CS47L15_EQ2MIX_STS4_WIDTH			     1
#define CS47L15_EQ2MIX_SRC4_MASK			0x00ff
#define CS47L15_EQ2MIX_SRC4_SHIFT			     0
#define CS47L15_EQ2MIX_SRC4_WIDTH			     8

/* (0x088f)  EQ2MIX_Input_4_Volume */
#define CS47L15_EQ2MIX_VOL4_MASK			0x00fe
#define CS47L15_EQ2MIX_VOL4_SHIFT			     1
#define CS47L15_EQ2MIX_VOL4_WIDTH			     7

/* (0x0890)  EQ3MIX_Input_1_Source */
#define CS47L15_EQ3MIX_STS1				0x8000
#define CS47L15_EQ3MIX_STS1_MASK			0x8000
#define CS47L15_EQ3MIX_STS1_SHIFT			    15
#define CS47L15_EQ3MIX_STS1_WIDTH			     1
#define CS47L15_EQ3MIX_SRC1_MASK			0x00ff
#define CS47L15_EQ3MIX_SRC1_SHIFT			     0
#define CS47L15_EQ3MIX_SRC1_WIDTH			     8

/* (0x0891)  EQ3MIX_Input_1_Volume */
#define CS47L15_EQ3MIX_VOL1_MASK			0x00fe
#define CS47L15_EQ3MIX_VOL1_SHIFT			     1
#define CS47L15_EQ3MIX_VOL1_WIDTH			     7

/* (0x0892)  EQ3MIX_Input_2_Source */
#define CS47L15_EQ3MIX_STS2				0x8000
#define CS47L15_EQ3MIX_STS2_MASK			0x8000
#define CS47L15_EQ3MIX_STS2_SHIFT			    15
#define CS47L15_EQ3MIX_STS2_WIDTH			     1
#define CS47L15_EQ3MIX_SRC2_MASK			0x00ff
#define CS47L15_EQ3MIX_SRC2_SHIFT			     0
#define CS47L15_EQ3MIX_SRC2_WIDTH			     8

/* (0x0893)  EQ3MIX_Input_2_Volume */
#define CS47L15_EQ3MIX_VOL2_MASK			0x00fe
#define CS47L15_EQ3MIX_VOL2_SHIFT			     1
#define CS47L15_EQ3MIX_VOL2_WIDTH			     7

/* (0x0894)  EQ3MIX_Input_3_Source */
#define CS47L15_EQ3MIX_STS3				0x8000
#define CS47L15_EQ3MIX_STS3_MASK			0x8000
#define CS47L15_EQ3MIX_STS3_SHIFT			    15
#define CS47L15_EQ3MIX_STS3_WIDTH			     1
#define CS47L15_EQ3MIX_SRC3_MASK			0x00ff
#define CS47L15_EQ3MIX_SRC3_SHIFT			     0
#define CS47L15_EQ3MIX_SRC3_WIDTH			     8

/* (0x0895)  EQ3MIX_Input_3_Volume */
#define CS47L15_EQ3MIX_VOL3_MASK			0x00fe
#define CS47L15_EQ3MIX_VOL3_SHIFT			     1
#define CS47L15_EQ3MIX_VOL3_WIDTH			     7

/* (0x0896)  EQ3MIX_Input_4_Source */
#define CS47L15_EQ3MIX_STS4				0x8000
#define CS47L15_EQ3MIX_STS4_MASK			0x8000
#define CS47L15_EQ3MIX_STS4_SHIFT			    15
#define CS47L15_EQ3MIX_STS4_WIDTH			     1
#define CS47L15_EQ3MIX_SRC4_MASK			0x00ff
#define CS47L15_EQ3MIX_SRC4_SHIFT			     0
#define CS47L15_EQ3MIX_SRC4_WIDTH			     8

/* (0x0897)  EQ3MIX_Input_4_Volume */
#define CS47L15_EQ3MIX_VOL4_MASK			0x00fe
#define CS47L15_EQ3MIX_VOL4_SHIFT			     1
#define CS47L15_EQ3MIX_VOL4_WIDTH			     7

/* (0x0898)  EQ4MIX_Input_1_Source */
#define CS47L15_EQ4MIX_STS1				0x8000
#define CS47L15_EQ4MIX_STS1_MASK			0x8000
#define CS47L15_EQ4MIX_STS1_SHIFT			    15
#define CS47L15_EQ4MIX_STS1_WIDTH			     1
#define CS47L15_EQ4MIX_SRC1_MASK			0x00ff
#define CS47L15_EQ4MIX_SRC1_SHIFT			     0
#define CS47L15_EQ4MIX_SRC1_WIDTH			     8

/* (0x0899)  EQ4MIX_Input_1_Volume */
#define CS47L15_EQ4MIX_VOL1_MASK			0x00fe
#define CS47L15_EQ4MIX_VOL1_SHIFT			     1
#define CS47L15_EQ4MIX_VOL1_WIDTH			     7

/* (0x089a)  EQ4MIX_Input_2_Source */
#define CS47L15_EQ4MIX_STS2				0x8000
#define CS47L15_EQ4MIX_STS2_MASK			0x8000
#define CS47L15_EQ4MIX_STS2_SHIFT			    15
#define CS47L15_EQ4MIX_STS2_WIDTH			     1
#define CS47L15_EQ4MIX_SRC2_MASK			0x00ff
#define CS47L15_EQ4MIX_SRC2_SHIFT			     0
#define CS47L15_EQ4MIX_SRC2_WIDTH			     8

/* (0x089b)  EQ4MIX_Input_2_Volume */
#define CS47L15_EQ4MIX_VOL2_MASK			0x00fe
#define CS47L15_EQ4MIX_VOL2_SHIFT			     1
#define CS47L15_EQ4MIX_VOL2_WIDTH			     7

/* (0x089c)  EQ4MIX_Input_3_Source */
#define CS47L15_EQ4MIX_STS3				0x8000
#define CS47L15_EQ4MIX_STS3_MASK			0x8000
#define CS47L15_EQ4MIX_STS3_SHIFT			    15
#define CS47L15_EQ4MIX_STS3_WIDTH			     1
#define CS47L15_EQ4MIX_SRC3_MASK			0x00ff
#define CS47L15_EQ4MIX_SRC3_SHIFT			     0
#define CS47L15_EQ4MIX_SRC3_WIDTH			     8

/* (0x089d)  EQ4MIX_Input_3_Volume */
#define CS47L15_EQ4MIX_VOL3_MASK			0x00fe
#define CS47L15_EQ4MIX_VOL3_SHIFT			     1
#define CS47L15_EQ4MIX_VOL3_WIDTH			     7

/* (0x089e)  EQ4MIX_Input_4_Source */
#define CS47L15_EQ4MIX_STS4				0x8000
#define CS47L15_EQ4MIX_STS4_MASK			0x8000
#define CS47L15_EQ4MIX_STS4_SHIFT			    15
#define CS47L15_EQ4MIX_STS4_WIDTH			     1
#define CS47L15_EQ4MIX_SRC4_MASK			0x00ff
#define CS47L15_EQ4MIX_SRC4_SHIFT			     0
#define CS47L15_EQ4MIX_SRC4_WIDTH			     8

/* (0x089f)  EQ4MIX_Input_4_Volume */
#define CS47L15_EQ4MIX_VOL4_MASK			0x00fe
#define CS47L15_EQ4MIX_VOL4_SHIFT			     1
#define CS47L15_EQ4MIX_VOL4_WIDTH			     7

/* (0x08c0)  DRC1LMIX_Input_1_Source */
#define CS47L15_DRC1LMIX_STS1				0x8000
#define CS47L15_DRC1LMIX_STS1_MASK			0x8000
#define CS47L15_DRC1LMIX_STS1_SHIFT			    15
#define CS47L15_DRC1LMIX_STS1_WIDTH			     1
#define CS47L15_DRC1LMIX_SRC1_MASK			0x00ff
#define CS47L15_DRC1LMIX_SRC1_SHIFT			     0
#define CS47L15_DRC1LMIX_SRC1_WIDTH			     8

/* (0x08c1)  DRC1LMIX_Input_1_Volume */
#define CS47L15_DRC1LMIX_VOL1_MASK			0x00fe
#define CS47L15_DRC1LMIX_VOL1_SHIFT			     1
#define CS47L15_DRC1LMIX_VOL1_WIDTH			     7

/* (0x08c2)  DRC1LMIX_Input_2_Source */
#define CS47L15_DRC1LMIX_STS2				0x8000
#define CS47L15_DRC1LMIX_STS2_MASK			0x8000
#define CS47L15_DRC1LMIX_STS2_SHIFT			    15
#define CS47L15_DRC1LMIX_STS2_WIDTH			     1
#define CS47L15_DRC1LMIX_SRC2_MASK			0x00ff
#define CS47L15_DRC1LMIX_SRC2_SHIFT			     0
#define CS47L15_DRC1LMIX_SRC2_WIDTH			     8

/* (0x08c3)  DRC1LMIX_Input_2_Volume */
#define CS47L15_DRC1LMIX_VOL2_MASK			0x00fe
#define CS47L15_DRC1LMIX_VOL2_SHIFT			     1
#define CS47L15_DRC1LMIX_VOL2_WIDTH			     7

/* (0x08c4)  DRC1LMIX_Input_3_Source */
#define CS47L15_DRC1LMIX_STS3				0x8000
#define CS47L15_DRC1LMIX_STS3_MASK			0x8000
#define CS47L15_DRC1LMIX_STS3_SHIFT			    15
#define CS47L15_DRC1LMIX_STS3_WIDTH			     1
#define CS47L15_DRC1LMIX_SRC3_MASK			0x00ff
#define CS47L15_DRC1LMIX_SRC3_SHIFT			     0
#define CS47L15_DRC1LMIX_SRC3_WIDTH			     8

/* (0x08c5)  DRC1LMIX_Input_3_Volume */
#define CS47L15_DRC1LMIX_VOL3_MASK			0x00fe
#define CS47L15_DRC1LMIX_VOL3_SHIFT			     1
#define CS47L15_DRC1LMIX_VOL3_WIDTH			     7

/* (0x08c6)  DRC1LMIX_Input_4_Source */
#define CS47L15_DRC1LMIX_STS4				0x8000
#define CS47L15_DRC1LMIX_STS4_MASK			0x8000
#define CS47L15_DRC1LMIX_STS4_SHIFT			    15
#define CS47L15_DRC1LMIX_STS4_WIDTH			     1
#define CS47L15_DRC1LMIX_SRC4_MASK			0x00ff
#define CS47L15_DRC1LMIX_SRC4_SHIFT			     0
#define CS47L15_DRC1LMIX_SRC4_WIDTH			     8

/* (0x08c7)  DRC1LMIX_Input_4_Volume */
#define CS47L15_DRC1LMIX_VOL4_MASK			0x00fe
#define CS47L15_DRC1LMIX_VOL4_SHIFT			     1
#define CS47L15_DRC1LMIX_VOL4_WIDTH			     7

/* (0x08c8)  DRC1RMIX_Input_1_Source */
#define CS47L15_DRC1RMIX_STS1				0x8000
#define CS47L15_DRC1RMIX_STS1_MASK			0x8000
#define CS47L15_DRC1RMIX_STS1_SHIFT			    15
#define CS47L15_DRC1RMIX_STS1_WIDTH			     1
#define CS47L15_DRC1RMIX_SRC1_MASK			0x00ff
#define CS47L15_DRC1RMIX_SRC1_SHIFT			     0
#define CS47L15_DRC1RMIX_SRC1_WIDTH			     8

/* (0x08c9)  DRC1RMIX_Input_1_Volume */
#define CS47L15_DRC1RMIX_VOL1_MASK			0x00fe
#define CS47L15_DRC1RMIX_VOL1_SHIFT			     1
#define CS47L15_DRC1RMIX_VOL1_WIDTH			     7

/* (0x08ca)  DRC1RMIX_Input_2_Source */
#define CS47L15_DRC1RMIX_STS2				0x8000
#define CS47L15_DRC1RMIX_STS2_MASK			0x8000
#define CS47L15_DRC1RMIX_STS2_SHIFT			    15
#define CS47L15_DRC1RMIX_STS2_WIDTH			     1
#define CS47L15_DRC1RMIX_SRC2_MASK			0x00ff
#define CS47L15_DRC1RMIX_SRC2_SHIFT			     0
#define CS47L15_DRC1RMIX_SRC2_WIDTH			     8

/* (0x08cb)  DRC1RMIX_Input_2_Volume */
#define CS47L15_DRC1RMIX_VOL2_MASK			0x00fe
#define CS47L15_DRC1RMIX_VOL2_SHIFT			     1
#define CS47L15_DRC1RMIX_VOL2_WIDTH			     7

/* (0x08cc)  DRC1RMIX_Input_3_Source */
#define CS47L15_DRC1RMIX_STS3				0x8000
#define CS47L15_DRC1RMIX_STS3_MASK			0x8000
#define CS47L15_DRC1RMIX_STS3_SHIFT			    15
#define CS47L15_DRC1RMIX_STS3_WIDTH			     1
#define CS47L15_DRC1RMIX_SRC3_MASK			0x00ff
#define CS47L15_DRC1RMIX_SRC3_SHIFT			     0
#define CS47L15_DRC1RMIX_SRC3_WIDTH			     8

/* (0x08cd)  DRC1RMIX_Input_3_Volume */
#define CS47L15_DRC1RMIX_VOL3_MASK			0x00fe
#define CS47L15_DRC1RMIX_VOL3_SHIFT			     1
#define CS47L15_DRC1RMIX_VOL3_WIDTH			     7

/* (0x08ce)  DRC1RMIX_Input_4_Source */
#define CS47L15_DRC1RMIX_STS4				0x8000
#define CS47L15_DRC1RMIX_STS4_MASK			0x8000
#define CS47L15_DRC1RMIX_STS4_SHIFT			    15
#define CS47L15_DRC1RMIX_STS4_WIDTH			     1
#define CS47L15_DRC1RMIX_SRC4_MASK			0x00ff
#define CS47L15_DRC1RMIX_SRC4_SHIFT			     0
#define CS47L15_DRC1RMIX_SRC4_WIDTH			     8

/* (0x08cf)  DRC1RMIX_Input_4_Volume */
#define CS47L15_DRC1RMIX_VOL4_MASK			0x00fe
#define CS47L15_DRC1RMIX_VOL4_SHIFT			     1
#define CS47L15_DRC1RMIX_VOL4_WIDTH			     7

/* (0x08d0)  DRC2LMIX_Input_1_Source */
#define CS47L15_DRC2LMIX_STS1				0x8000
#define CS47L15_DRC2LMIX_STS1_MASK			0x8000
#define CS47L15_DRC2LMIX_STS1_SHIFT			    15
#define CS47L15_DRC2LMIX_STS1_WIDTH			     1
#define CS47L15_DRC2LMIX_SRC1_MASK			0x00ff
#define CS47L15_DRC2LMIX_SRC1_SHIFT			     0
#define CS47L15_DRC2LMIX_SRC1_WIDTH			     8

/* (0x08d1)  DRC2LMIX_Input_1_Volume */
#define CS47L15_DRC2LMIX_VOL1_MASK			0x00fe
#define CS47L15_DRC2LMIX_VOL1_SHIFT			     1
#define CS47L15_DRC2LMIX_VOL1_WIDTH			     7

/* (0x08d2)  DRC2LMIX_Input_2_Source */
#define CS47L15_DRC2LMIX_STS2				0x8000
#define CS47L15_DRC2LMIX_STS2_MASK			0x8000
#define CS47L15_DRC2LMIX_STS2_SHIFT			    15
#define CS47L15_DRC2LMIX_STS2_WIDTH			     1
#define CS47L15_DRC2LMIX_SRC2_MASK			0x00ff
#define CS47L15_DRC2LMIX_SRC2_SHIFT			     0
#define CS47L15_DRC2LMIX_SRC2_WIDTH			     8

/* (0x08d3)  DRC2LMIX_Input_2_Volume */
#define CS47L15_DRC2LMIX_VOL2_MASK			0x00fe
#define CS47L15_DRC2LMIX_VOL2_SHIFT			     1
#define CS47L15_DRC2LMIX_VOL2_WIDTH			     7

/* (0x08d4)  DRC2LMIX_Input_3_Source */
#define CS47L15_DRC2LMIX_STS3				0x8000
#define CS47L15_DRC2LMIX_STS3_MASK			0x8000
#define CS47L15_DRC2LMIX_STS3_SHIFT			    15
#define CS47L15_DRC2LMIX_STS3_WIDTH			     1
#define CS47L15_DRC2LMIX_SRC3_MASK			0x00ff
#define CS47L15_DRC2LMIX_SRC3_SHIFT			     0
#define CS47L15_DRC2LMIX_SRC3_WIDTH			     8

/* (0x08d5)  DRC2LMIX_Input_3_Volume */
#define CS47L15_DRC2LMIX_VOL3_MASK			0x00fe
#define CS47L15_DRC2LMIX_VOL3_SHIFT			     1
#define CS47L15_DRC2LMIX_VOL3_WIDTH			     7

/* (0x08d6)  DRC2LMIX_Input_4_Source */
#define CS47L15_DRC2LMIX_STS4				0x8000
#define CS47L15_DRC2LMIX_STS4_MASK			0x8000
#define CS47L15_DRC2LMIX_STS4_SHIFT			    15
#define CS47L15_DRC2LMIX_STS4_WIDTH			     1
#define CS47L15_DRC2LMIX_SRC4_MASK			0x00ff
#define CS47L15_DRC2LMIX_SRC4_SHIFT			     0
#define CS47L15_DRC2LMIX_SRC4_WIDTH			     8

/* (0x08d7)  DRC2LMIX_Input_4_Volume */
#define CS47L15_DRC2LMIX_VOL4_MASK			0x00fe
#define CS47L15_DRC2LMIX_VOL4_SHIFT			     1
#define CS47L15_DRC2LMIX_VOL4_WIDTH			     7

/* (0x08d8)  DRC2RMIX_Input_1_Source */
#define CS47L15_DRC2RMIX_STS1				0x8000
#define CS47L15_DRC2RMIX_STS1_MASK			0x8000
#define CS47L15_DRC2RMIX_STS1_SHIFT			    15
#define CS47L15_DRC2RMIX_STS1_WIDTH			     1
#define CS47L15_DRC2RMIX_SRC1_MASK			0x00ff
#define CS47L15_DRC2RMIX_SRC1_SHIFT			     0
#define CS47L15_DRC2RMIX_SRC1_WIDTH			     8

/* (0x08d9)  DRC2RMIX_Input_1_Volume */
#define CS47L15_DRC2RMIX_VOL1_MASK			0x00fe
#define CS47L15_DRC2RMIX_VOL1_SHIFT			     1
#define CS47L15_DRC2RMIX_VOL1_WIDTH			     7

/* (0x08da)  DRC2RMIX_Input_2_Source */
#define CS47L15_DRC2RMIX_STS2				0x8000
#define CS47L15_DRC2RMIX_STS2_MASK			0x8000
#define CS47L15_DRC2RMIX_STS2_SHIFT			    15
#define CS47L15_DRC2RMIX_STS2_WIDTH			     1
#define CS47L15_DRC2RMIX_SRC2_MASK			0x00ff
#define CS47L15_DRC2RMIX_SRC2_SHIFT			     0
#define CS47L15_DRC2RMIX_SRC2_WIDTH			     8

/* (0x08db)  DRC2RMIX_Input_2_Volume */
#define CS47L15_DRC2RMIX_VOL2_MASK			0x00fe
#define CS47L15_DRC2RMIX_VOL2_SHIFT			     1
#define CS47L15_DRC2RMIX_VOL2_WIDTH			     7

/* (0x08dc)  DRC2RMIX_Input_3_Source */
#define CS47L15_DRC2RMIX_STS3				0x8000
#define CS47L15_DRC2RMIX_STS3_MASK			0x8000
#define CS47L15_DRC2RMIX_STS3_SHIFT			    15
#define CS47L15_DRC2RMIX_STS3_WIDTH			     1
#define CS47L15_DRC2RMIX_SRC3_MASK			0x00ff
#define CS47L15_DRC2RMIX_SRC3_SHIFT			     0
#define CS47L15_DRC2RMIX_SRC3_WIDTH			     8

/* (0x08dd)  DRC2RMIX_Input_3_Volume */
#define CS47L15_DRC2RMIX_VOL3_MASK			0x00fe
#define CS47L15_DRC2RMIX_VOL3_SHIFT			     1
#define CS47L15_DRC2RMIX_VOL3_WIDTH			     7

/* (0x08de)  DRC2RMIX_Input_4_Source */
#define CS47L15_DRC2RMIX_STS4				0x8000
#define CS47L15_DRC2RMIX_STS4_MASK			0x8000
#define CS47L15_DRC2RMIX_STS4_SHIFT			    15
#define CS47L15_DRC2RMIX_STS4_WIDTH			     1
#define CS47L15_DRC2RMIX_SRC4_MASK			0x00ff
#define CS47L15_DRC2RMIX_SRC4_SHIFT			     0
#define CS47L15_DRC2RMIX_SRC4_WIDTH			     8

/* (0x08df)  DRC2RMIX_Input_4_Volume */
#define CS47L15_DRC2RMIX_VOL4_MASK			0x00fe
#define CS47L15_DRC2RMIX_VOL4_SHIFT			     1
#define CS47L15_DRC2RMIX_VOL4_WIDTH			     7

/* (0x0900)  HPLP1MIX_Input_1_Source */
#define CS47L15_LHPF1MIX_STS1				0x8000
#define CS47L15_LHPF1MIX_STS1_MASK			0x8000
#define CS47L15_LHPF1MIX_STS1_SHIFT			    15
#define CS47L15_LHPF1MIX_STS1_WIDTH			     1
#define CS47L15_LHPF1MIX_SRC1_MASK			0x00ff
#define CS47L15_LHPF1MIX_SRC1_SHIFT			     0
#define CS47L15_LHPF1MIX_SRC1_WIDTH			     8

/* (0x0901)  HPLP1MIX_Input_1_Volume */
#define CS47L15_LHPF1MIX_VOL1_MASK			0x00fe
#define CS47L15_LHPF1MIX_VOL1_SHIFT			     1
#define CS47L15_LHPF1MIX_VOL1_WIDTH			     7

/* (0x0902)  HPLP1MIX_Input_2_Source */
#define CS47L15_LHPF1MIX_STS2				0x8000
#define CS47L15_LHPF1MIX_STS2_MASK			0x8000
#define CS47L15_LHPF1MIX_STS2_SHIFT			    15
#define CS47L15_LHPF1MIX_STS2_WIDTH			     1
#define CS47L15_LHPF1MIX_SRC2_MASK			0x00ff
#define CS47L15_LHPF1MIX_SRC2_SHIFT			     0
#define CS47L15_LHPF1MIX_SRC2_WIDTH			     8

/* (0x0903)  HPLP1MIX_Input_2_Volume */
#define CS47L15_LHPF1MIX_VOL2_MASK			0x00fe
#define CS47L15_LHPF1MIX_VOL2_SHIFT			     1
#define CS47L15_LHPF1MIX_VOL2_WIDTH			     7

/* (0x0904)  HPLP1MIX_Input_3_Source */
#define CS47L15_LHPF1MIX_STS3				0x8000
#define CS47L15_LHPF1MIX_STS3_MASK			0x8000
#define CS47L15_LHPF1MIX_STS3_SHIFT			    15
#define CS47L15_LHPF1MIX_STS3_WIDTH			     1
#define CS47L15_LHPF1MIX_SRC3_MASK			0x00ff
#define CS47L15_LHPF1MIX_SRC3_SHIFT			     0
#define CS47L15_LHPF1MIX_SRC3_WIDTH			     8

/* (0x0905)  HPLP1MIX_Input_3_Volume */
#define CS47L15_LHPF1MIX_VOL3_MASK			0x00fe
#define CS47L15_LHPF1MIX_VOL3_SHIFT			     1
#define CS47L15_LHPF1MIX_VOL3_WIDTH			     7

/* (0x0906)  HPLP1MIX_Input_4_Source */
#define CS47L15_LHPF1MIX_STS4				0x8000
#define CS47L15_LHPF1MIX_STS4_MASK			0x8000
#define CS47L15_LHPF1MIX_STS4_SHIFT			    15
#define CS47L15_LHPF1MIX_STS4_WIDTH			     1
#define CS47L15_LHPF1MIX_SRC4_MASK			0x00ff
#define CS47L15_LHPF1MIX_SRC4_SHIFT			     0
#define CS47L15_LHPF1MIX_SRC4_WIDTH			     8

/* (0x0907)  HPLP1MIX_Input_4_Volume */
#define CS47L15_LHPF1MIX_VOL4_MASK			0x00fe
#define CS47L15_LHPF1MIX_VOL4_SHIFT			     1
#define CS47L15_LHPF1MIX_VOL4_WIDTH			     7

/* (0x0908)  HPLP2MIX_Input_1_Source */
#define CS47L15_LHPF2MIX_STS1				0x8000
#define CS47L15_LHPF2MIX_STS1_MASK			0x8000
#define CS47L15_LHPF2MIX_STS1_SHIFT			    15
#define CS47L15_LHPF2MIX_STS1_WIDTH			     1
#define CS47L15_LHPF2MIX_SRC1_MASK			0x00ff
#define CS47L15_LHPF2MIX_SRC1_SHIFT			     0
#define CS47L15_LHPF2MIX_SRC1_WIDTH			     8

/* (0x0909)  HPLP2MIX_Input_1_Volume */
#define CS47L15_LHPF2MIX_VOL1_MASK			0x00fe
#define CS47L15_LHPF2MIX_VOL1_SHIFT			     1
#define CS47L15_LHPF2MIX_VOL1_WIDTH			     7

/* (0x090a)  HPLP2MIX_Input_2_Source */
#define CS47L15_LHPF2MIX_STS2				0x8000
#define CS47L15_LHPF2MIX_STS2_MASK			0x8000
#define CS47L15_LHPF2MIX_STS2_SHIFT			    15
#define CS47L15_LHPF2MIX_STS2_WIDTH			     1
#define CS47L15_LHPF2MIX_SRC2_MASK			0x00ff
#define CS47L15_LHPF2MIX_SRC2_SHIFT			     0
#define CS47L15_LHPF2MIX_SRC2_WIDTH			     8

/* (0x090b)  HPLP2MIX_Input_2_Volume */
#define CS47L15_LHPF2MIX_VOL2_MASK			0x00fe
#define CS47L15_LHPF2MIX_VOL2_SHIFT			     1
#define CS47L15_LHPF2MIX_VOL2_WIDTH			     7

/* (0x090c)  HPLP2MIX_Input_3_Source */
#define CS47L15_LHPF2MIX_STS3				0x8000
#define CS47L15_LHPF2MIX_STS3_MASK			0x8000
#define CS47L15_LHPF2MIX_STS3_SHIFT			    15
#define CS47L15_LHPF2MIX_STS3_WIDTH			     1
#define CS47L15_LHPF2MIX_SRC3_MASK			0x00ff
#define CS47L15_LHPF2MIX_SRC3_SHIFT			     0
#define CS47L15_LHPF2MIX_SRC3_WIDTH			     8

/* (0x090d)  HPLP2MIX_Input_3_Volume */
#define CS47L15_LHPF2MIX_VOL3_MASK			0x00fe
#define CS47L15_LHPF2MIX_VOL3_SHIFT			     1
#define CS47L15_LHPF2MIX_VOL3_WIDTH			     7

/* (0x090e)  HPLP2MIX_Input_4_Source */
#define CS47L15_LHPF2MIX_STS4				0x8000
#define CS47L15_LHPF2MIX_STS4_MASK			0x8000
#define CS47L15_LHPF2MIX_STS4_SHIFT			    15
#define CS47L15_LHPF2MIX_STS4_WIDTH			     1
#define CS47L15_LHPF2MIX_SRC4_MASK			0x00ff
#define CS47L15_LHPF2MIX_SRC4_SHIFT			     0
#define CS47L15_LHPF2MIX_SRC4_WIDTH			     8

/* (0x090f)  HPLP2MIX_Input_4_Volume */
#define CS47L15_LHPF2MIX_VOL4_MASK			0x00fe
#define CS47L15_LHPF2MIX_VOL4_SHIFT			     1
#define CS47L15_LHPF2MIX_VOL4_WIDTH			     7

/* (0x0910)  HPLP3MIX_Input_1_Source */
#define CS47L15_LHPF3MIX_STS1				0x8000
#define CS47L15_LHPF3MIX_STS1_MASK			0x8000
#define CS47L15_LHPF3MIX_STS1_SHIFT			    15
#define CS47L15_LHPF3MIX_STS1_WIDTH			     1
#define CS47L15_LHPF3MIX_SRC1_MASK			0x00ff
#define CS47L15_LHPF3MIX_SRC1_SHIFT			     0
#define CS47L15_LHPF3MIX_SRC1_WIDTH			     8

/* (0x0911)  HPLP3MIX_Input_1_Volume */
#define CS47L15_LHPF3MIX_VOL1_MASK			0x00fe
#define CS47L15_LHPF3MIX_VOL1_SHIFT			     1
#define CS47L15_LHPF3MIX_VOL1_WIDTH			     7

/* (0x0912)  HPLP3MIX_Input_2_Source */
#define CS47L15_LHPF3MIX_STS2				0x8000
#define CS47L15_LHPF3MIX_STS2_MASK			0x8000
#define CS47L15_LHPF3MIX_STS2_SHIFT			    15
#define CS47L15_LHPF3MIX_STS2_WIDTH			     1
#define CS47L15_LHPF3MIX_SRC2_MASK			0x00ff
#define CS47L15_LHPF3MIX_SRC2_SHIFT			     0
#define CS47L15_LHPF3MIX_SRC2_WIDTH			     8

/* (0x0913)  HPLP3MIX_Input_2_Volume */
#define CS47L15_LHPF3MIX_VOL2_MASK			0x00fe
#define CS47L15_LHPF3MIX_VOL2_SHIFT			     1
#define CS47L15_LHPF3MIX_VOL2_WIDTH			     7

/* (0x0914)  HPLP3MIX_Input_3_Source */
#define CS47L15_LHPF3MIX_STS3				0x8000
#define CS47L15_LHPF3MIX_STS3_MASK			0x8000
#define CS47L15_LHPF3MIX_STS3_SHIFT			    15
#define CS47L15_LHPF3MIX_STS3_WIDTH			     1
#define CS47L15_LHPF3MIX_SRC3_MASK			0x00ff
#define CS47L15_LHPF3MIX_SRC3_SHIFT			     0
#define CS47L15_LHPF3MIX_SRC3_WIDTH			     8

/* (0x0915)  HPLP3MIX_Input_3_Volume */
#define CS47L15_LHPF3MIX_VOL3_MASK			0x00fe
#define CS47L15_LHPF3MIX_VOL3_SHIFT			     1
#define CS47L15_LHPF3MIX_VOL3_WIDTH			     7

/* (0x0916)  HPLP3MIX_Input_4_Source */
#define CS47L15_LHPF3MIX_STS4				0x8000
#define CS47L15_LHPF3MIX_STS4_MASK			0x8000
#define CS47L15_LHPF3MIX_STS4_SHIFT			    15
#define CS47L15_LHPF3MIX_STS4_WIDTH			     1
#define CS47L15_LHPF3MIX_SRC4_MASK			0x00ff
#define CS47L15_LHPF3MIX_SRC4_SHIFT			     0
#define CS47L15_LHPF3MIX_SRC4_WIDTH			     8

/* (0x0917)  HPLP3MIX_Input_4_Volume */
#define CS47L15_LHPF3MIX_VOL4_MASK			0x00fe
#define CS47L15_LHPF3MIX_VOL4_SHIFT			     1
#define CS47L15_LHPF3MIX_VOL4_WIDTH			     7

/* (0x0918)  HPLP4MIX_Input_1_Source */
#define CS47L15_LHPF4MIX_STS1				0x8000
#define CS47L15_LHPF4MIX_STS1_MASK			0x8000
#define CS47L15_LHPF4MIX_STS1_SHIFT			    15
#define CS47L15_LHPF4MIX_STS1_WIDTH			     1
#define CS47L15_LHPF4MIX_SRC1_MASK			0x00ff
#define CS47L15_LHPF4MIX_SRC1_SHIFT			     0
#define CS47L15_LHPF4MIX_SRC1_WIDTH			     8

/* (0x0919)  HPLP4MIX_Input_1_Volume */
#define CS47L15_LHPF4MIX_VOL1_MASK			0x00fe
#define CS47L15_LHPF4MIX_VOL1_SHIFT			     1
#define CS47L15_LHPF4MIX_VOL1_WIDTH			     7

/* (0x091a)  HPLP4MIX_Input_2_Source */
#define CS47L15_LHPF4MIX_STS2				0x8000
#define CS47L15_LHPF4MIX_STS2_MASK			0x8000
#define CS47L15_LHPF4MIX_STS2_SHIFT			    15
#define CS47L15_LHPF4MIX_STS2_WIDTH			     1
#define CS47L15_LHPF4MIX_SRC2_MASK			0x00ff
#define CS47L15_LHPF4MIX_SRC2_SHIFT			     0
#define CS47L15_LHPF4MIX_SRC2_WIDTH			     8

/* (0x091b)  HPLP4MIX_Input_2_Volume */
#define CS47L15_LHPF4MIX_VOL2_MASK			0x00fe
#define CS47L15_LHPF4MIX_VOL2_SHIFT			     1
#define CS47L15_LHPF4MIX_VOL2_WIDTH			     7

/* (0x091c)  HPLP4MIX_Input_3_Source */
#define CS47L15_LHPF4MIX_STS3				0x8000
#define CS47L15_LHPF4MIX_STS3_MASK			0x8000
#define CS47L15_LHPF4MIX_STS3_SHIFT			    15
#define CS47L15_LHPF4MIX_STS3_WIDTH			     1
#define CS47L15_LHPF4MIX_SRC3_MASK			0x00ff
#define CS47L15_LHPF4MIX_SRC3_SHIFT			     0
#define CS47L15_LHPF4MIX_SRC3_WIDTH			     8

/* (0x091d)  HPLP4MIX_Input_3_Volume */
#define CS47L15_LHPF4MIX_VOL3_MASK			0x00fe
#define CS47L15_LHPF4MIX_VOL3_SHIFT			     1
#define CS47L15_LHPF4MIX_VOL3_WIDTH			     7

/* (0x091e)  HPLP4MIX_Input_4_Source */
#define CS47L15_LHPF4MIX_STS4				0x8000
#define CS47L15_LHPF4MIX_STS4_MASK			0x8000
#define CS47L15_LHPF4MIX_STS4_SHIFT			    15
#define CS47L15_LHPF4MIX_STS4_WIDTH			     1
#define CS47L15_LHPF4MIX_SRC4_MASK			0x00ff
#define CS47L15_LHPF4MIX_SRC4_SHIFT			     0
#define CS47L15_LHPF4MIX_SRC4_WIDTH			     8

/* (0x091f)  HPLP4MIX_Input_4_Volume */
#define CS47L15_LHPF4MIX_VOL4_MASK			0x00fe
#define CS47L15_LHPF4MIX_VOL4_SHIFT			     1
#define CS47L15_LHPF4MIX_VOL4_WIDTH			     7

/* (0x0940)  DSP1LMIX_Input_1_Source */
#define CS47L15_DSP1LMIX_STS1				0x8000
#define CS47L15_DSP1LMIX_STS1_MASK			0x8000
#define CS47L15_DSP1LMIX_STS1_SHIFT			    15
#define CS47L15_DSP1LMIX_STS1_WIDTH			     1
#define CS47L15_DSP1LMIX_SRC1_MASK			0x00ff
#define CS47L15_DSP1LMIX_SRC1_SHIFT			     0
#define CS47L15_DSP1LMIX_SRC1_WIDTH			     8

/* (0x0941)  DSP1LMIX_Input_1_Volume */
#define CS47L15_DSP1LMIX_VOL1_MASK			0x00fe
#define CS47L15_DSP1LMIX_VOL1_SHIFT			     1
#define CS47L15_DSP1LMIX_VOL1_WIDTH			     7

/* (0x0942)  DSP1LMIX_Input_2_Source */
#define CS47L15_DSP1LMIX_STS2				0x8000
#define CS47L15_DSP1LMIX_STS2_MASK			0x8000
#define CS47L15_DSP1LMIX_STS2_SHIFT			    15
#define CS47L15_DSP1LMIX_STS2_WIDTH			     1
#define CS47L15_DSP1LMIX_SRC2_MASK			0x00ff
#define CS47L15_DSP1LMIX_SRC2_SHIFT			     0
#define CS47L15_DSP1LMIX_SRC2_WIDTH			     8

/* (0x0943)  DSP1LMIX_Input_2_Volume */
#define CS47L15_DSP1LMIX_VOL2_MASK			0x00fe
#define CS47L15_DSP1LMIX_VOL2_SHIFT			     1
#define CS47L15_DSP1LMIX_VOL2_WIDTH			     7

/* (0x0944)  DSP1LMIX_Input_3_Source */
#define CS47L15_DSP1LMIX_STS3				0x8000
#define CS47L15_DSP1LMIX_STS3_MASK			0x8000
#define CS47L15_DSP1LMIX_STS3_SHIFT			    15
#define CS47L15_DSP1LMIX_STS3_WIDTH			     1
#define CS47L15_DSP1LMIX_SRC3_MASK			0x00ff
#define CS47L15_DSP1LMIX_SRC3_SHIFT			     0
#define CS47L15_DSP1LMIX_SRC3_WIDTH			     8

/* (0x0945)  DSP1LMIX_Input_3_Volume */
#define CS47L15_DSP1LMIX_VOL3_MASK			0x00fe
#define CS47L15_DSP1LMIX_VOL3_SHIFT			     1
#define CS47L15_DSP1LMIX_VOL3_WIDTH			     7

/* (0x0946)  DSP1LMIX_Input_4_Source */
#define CS47L15_DSP1LMIX_STS4				0x8000
#define CS47L15_DSP1LMIX_STS4_MASK			0x8000
#define CS47L15_DSP1LMIX_STS4_SHIFT			    15
#define CS47L15_DSP1LMIX_STS4_WIDTH			     1
#define CS47L15_DSP1LMIX_SRC4_MASK			0x00ff
#define CS47L15_DSP1LMIX_SRC4_SHIFT			     0
#define CS47L15_DSP1LMIX_SRC4_WIDTH			     8

/* (0x0947)  DSP1LMIX_Input_4_Volume */
#define CS47L15_DSP1LMIX_VOL4_MASK			0x00fe
#define CS47L15_DSP1LMIX_VOL4_SHIFT			     1
#define CS47L15_DSP1LMIX_VOL4_WIDTH			     7

/* (0x0948)  DSP1RMIX_Input_1_Source */
#define CS47L15_DSP1RMIX_STS1				0x8000
#define CS47L15_DSP1RMIX_STS1_MASK			0x8000
#define CS47L15_DSP1RMIX_STS1_SHIFT			    15
#define CS47L15_DSP1RMIX_STS1_WIDTH			     1
#define CS47L15_DSP1RMIX_SRC1_MASK			0x00ff
#define CS47L15_DSP1RMIX_SRC1_SHIFT			     0
#define CS47L15_DSP1RMIX_SRC1_WIDTH			     8

/* (0x0949)  DSP1RMIX_Input_1_Volume */
#define CS47L15_DSP1RMIX_VOL1_MASK			0x00fe
#define CS47L15_DSP1RMIX_VOL1_SHIFT			     1
#define CS47L15_DSP1RMIX_VOL1_WIDTH			     7

/* (0x094a)  DSP1RMIX_Input_2_Source */
#define CS47L15_DSP1RMIX_STS2				0x8000
#define CS47L15_DSP1RMIX_STS2_MASK			0x8000
#define CS47L15_DSP1RMIX_STS2_SHIFT			    15
#define CS47L15_DSP1RMIX_STS2_WIDTH			     1
#define CS47L15_DSP1RMIX_SRC2_MASK			0x00ff
#define CS47L15_DSP1RMIX_SRC2_SHIFT			     0
#define CS47L15_DSP1RMIX_SRC2_WIDTH			     8

/* (0x094b)  DSP1RMIX_Input_2_Volume */
#define CS47L15_DSP1RMIX_VOL2_MASK			0x00fe
#define CS47L15_DSP1RMIX_VOL2_SHIFT			     1
#define CS47L15_DSP1RMIX_VOL2_WIDTH			     7

/* (0x094c)  DSP1RMIX_Input_3_Source */
#define CS47L15_DSP1RMIX_STS3				0x8000
#define CS47L15_DSP1RMIX_STS3_MASK			0x8000
#define CS47L15_DSP1RMIX_STS3_SHIFT			    15
#define CS47L15_DSP1RMIX_STS3_WIDTH			     1
#define CS47L15_DSP1RMIX_SRC3_MASK			0x00ff
#define CS47L15_DSP1RMIX_SRC3_SHIFT			     0
#define CS47L15_DSP1RMIX_SRC3_WIDTH			     8

/* (0x094d)  DSP1RMIX_Input_3_Volume */
#define CS47L15_DSP1RMIX_VOL3_MASK			0x00fe
#define CS47L15_DSP1RMIX_VOL3_SHIFT			     1
#define CS47L15_DSP1RMIX_VOL3_WIDTH			     7

/* (0x094e)  DSP1RMIX_Input_4_Source */
#define CS47L15_DSP1RMIX_STS4				0x8000
#define CS47L15_DSP1RMIX_STS4_MASK			0x8000
#define CS47L15_DSP1RMIX_STS4_SHIFT			    15
#define CS47L15_DSP1RMIX_STS4_WIDTH			     1
#define CS47L15_DSP1RMIX_SRC4_MASK			0x00ff
#define CS47L15_DSP1RMIX_SRC4_SHIFT			     0
#define CS47L15_DSP1RMIX_SRC4_WIDTH			     8

/* (0x094f)  DSP1RMIX_Input_4_Volume */
#define CS47L15_DSP1RMIX_VOL4_MASK			0x00fe
#define CS47L15_DSP1RMIX_VOL4_SHIFT			     1
#define CS47L15_DSP1RMIX_VOL4_WIDTH			     7

/* (0x0950)  DSP1AUX1MIX_Input_1_Source */
#define CS47L15_DSP1AUX1_STS				0x8000
#define CS47L15_DSP1AUX1_STS_MASK			0x8000
#define CS47L15_DSP1AUX1_STS_SHIFT			    15
#define CS47L15_DSP1AUX1_STS_WIDTH			     1
#define CS47L15_DSP1AUX1_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX1_SRC_SHIFT			     0
#define CS47L15_DSP1AUX1_SRC_WIDTH			     8

/* (0x0958)  DSP1AUX2MIX_Input_1_Source */
#define CS47L15_DSP1AUX2_STS				0x8000
#define CS47L15_DSP1AUX2_STS_MASK			0x8000
#define CS47L15_DSP1AUX2_STS_SHIFT			    15
#define CS47L15_DSP1AUX2_STS_WIDTH			     1
#define CS47L15_DSP1AUX2_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX2_SRC_SHIFT			     0
#define CS47L15_DSP1AUX2_SRC_WIDTH			     8

/* (0x0960)  DSP1AUX3MIX_Input_1_Source */
#define CS47L15_DSP1AUX3_STS				0x8000
#define CS47L15_DSP1AUX3_STS_MASK			0x8000
#define CS47L15_DSP1AUX3_STS_SHIFT			    15
#define CS47L15_DSP1AUX3_STS_WIDTH			     1
#define CS47L15_DSP1AUX3_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX3_SRC_SHIFT			     0
#define CS47L15_DSP1AUX3_SRC_WIDTH			     8

/* (0x0968)  DSP1AUX4MIX_Input_1_Source */
#define CS47L15_DSP1AUX4_STS				0x8000
#define CS47L15_DSP1AUX4_STS_MASK			0x8000
#define CS47L15_DSP1AUX4_STS_SHIFT			    15
#define CS47L15_DSP1AUX4_STS_WIDTH			     1
#define CS47L15_DSP1AUX4_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX4_SRC_SHIFT			     0
#define CS47L15_DSP1AUX4_SRC_WIDTH			     8

/* (0x0970)  DSP1AUX5MIX_Input_1_Source */
#define CS47L15_DSP1AUX5_STS				0x8000
#define CS47L15_DSP1AUX5_STS_MASK			0x8000
#define CS47L15_DSP1AUX5_STS_SHIFT			    15
#define CS47L15_DSP1AUX5_STS_WIDTH			     1
#define CS47L15_DSP1AUX5_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX5_SRC_SHIFT			     0
#define CS47L15_DSP1AUX5_SRC_WIDTH			     8

/* (0x0978)  DSP1AUX6MIX_Input_1_Source */
#define CS47L15_DSP1AUX6_STS				0x8000
#define CS47L15_DSP1AUX6_STS_MASK			0x8000
#define CS47L15_DSP1AUX6_STS_SHIFT			    15
#define CS47L15_DSP1AUX6_STS_WIDTH			     1
#define CS47L15_DSP1AUX6_SRC_MASK			0x00ff
#define CS47L15_DSP1AUX6_SRC_SHIFT			     0
#define CS47L15_DSP1AUX6_SRC_WIDTH			     8

/* (0x0b00)  ISRC1DEC1MIX_Input_1_Source */
#define CS47L15_ISRC1DEC1_STS				0x8000
#define CS47L15_ISRC1DEC1_STS_MASK			0x8000
#define CS47L15_ISRC1DEC1_STS_SHIFT			    15
#define CS47L15_ISRC1DEC1_STS_WIDTH			     1
#define CS47L15_ISRC1DEC1_SRC_MASK			0x00ff
#define CS47L15_ISRC1DEC1_SRC_SHIFT			     0
#define CS47L15_ISRC1DEC1_SRC_WIDTH			     8

/* (0x0b08)  ISRC1DEC2MIX_Input_1_Source */
#define CS47L15_ISRC1DEC2_STS				0x8000
#define CS47L15_ISRC1DEC2_STS_MASK			0x8000
#define CS47L15_ISRC1DEC2_STS_SHIFT			    15
#define CS47L15_ISRC1DEC2_STS_WIDTH			     1
#define CS47L15_ISRC1DEC2_SRC_MASK			0x00ff
#define CS47L15_ISRC1DEC2_SRC_SHIFT			     0
#define CS47L15_ISRC1DEC2_SRC_WIDTH			     8

/* (0x0b10)  ISRC1DEC3MIX_Input_1_Source */
#define CS47L15_ISRC1DEC3_STS				0x8000
#define CS47L15_ISRC1DEC3_STS_MASK			0x8000
#define CS47L15_ISRC1DEC3_STS_SHIFT			    15
#define CS47L15_ISRC1DEC3_STS_WIDTH			     1
#define CS47L15_ISRC1DEC3_SRC_MASK			0x00ff
#define CS47L15_ISRC1DEC3_SRC_SHIFT			     0
#define CS47L15_ISRC1DEC3_SRC_WIDTH			     8

/* (0x0b18)  ISRC1DEC4MIX_Input_1_Source */
#define CS47L15_ISRC1DEC4_STS				0x8000
#define CS47L15_ISRC1DEC4_STS_MASK			0x8000
#define CS47L15_ISRC1DEC4_STS_SHIFT			    15
#define CS47L15_ISRC1DEC4_STS_WIDTH			     1
#define CS47L15_ISRC1DEC4_SRC_MASK			0x00ff
#define CS47L15_ISRC1DEC4_SRC_SHIFT			     0
#define CS47L15_ISRC1DEC4_SRC_WIDTH			     8

/* (0x0b20)  ISRC1INT1MIX_Input_1_Source */
#define CS47L15_ISRC1INT1_STS				0x8000
#define CS47L15_ISRC1INT1_STS_MASK			0x8000
#define CS47L15_ISRC1INT1_STS_SHIFT			    15
#define CS47L15_ISRC1INT1_STS_WIDTH			     1
#define CS47L15_ISRC1INT1_SRC_MASK			0x00ff
#define CS47L15_ISRC1INT1_SRC_SHIFT			     0
#define CS47L15_ISRC1INT1_SRC_WIDTH			     8

/* (0x0b28)  ISRC1INT2MIX_Input_1_Source */
#define CS47L15_ISRC1INT2_STS				0x8000
#define CS47L15_ISRC1INT2_STS_MASK			0x8000
#define CS47L15_ISRC1INT2_STS_SHIFT			    15
#define CS47L15_ISRC1INT2_STS_WIDTH			     1
#define CS47L15_ISRC1INT2_SRC_MASK			0x00ff
#define CS47L15_ISRC1INT2_SRC_SHIFT			     0
#define CS47L15_ISRC1INT2_SRC_WIDTH			     8

/* (0x0b30)  ISRC1INT3MIX_Input_1_Source */
#define CS47L15_ISRC1INT3_STS				0x8000
#define CS47L15_ISRC1INT3_STS_MASK			0x8000
#define CS47L15_ISRC1INT3_STS_SHIFT			    15
#define CS47L15_ISRC1INT3_STS_WIDTH			     1
#define CS47L15_ISRC1INT3_SRC_MASK			0x00ff
#define CS47L15_ISRC1INT3_SRC_SHIFT			     0
#define CS47L15_ISRC1INT3_SRC_WIDTH			     8

/* (0x0b38)  ISRC1INT4MIX_Input_1_Source */
#define CS47L15_ISRC1INT4_STS				0x8000
#define CS47L15_ISRC1INT4_STS_MASK			0x8000
#define CS47L15_ISRC1INT4_STS_SHIFT			    15
#define CS47L15_ISRC1INT4_STS_WIDTH			     1
#define CS47L15_ISRC1INT4_SRC_MASK			0x00ff
#define CS47L15_ISRC1INT4_SRC_SHIFT			     0
#define CS47L15_ISRC1INT4_SRC_WIDTH			     8

/* (0x0b40)  ISRC2DEC1MIX_Input_1_Source */
#define CS47L15_ISRC2DEC1_STS				0x8000
#define CS47L15_ISRC2DEC1_STS_MASK			0x8000
#define CS47L15_ISRC2DEC1_STS_SHIFT			    15
#define CS47L15_ISRC2DEC1_STS_WIDTH			     1
#define CS47L15_ISRC2DEC1_SRC_MASK			0x00ff
#define CS47L15_ISRC2DEC1_SRC_SHIFT			     0
#define CS47L15_ISRC2DEC1_SRC_WIDTH			     8

/* (0x0b48)  ISRC2DEC2MIX_Input_1_Source */
#define CS47L15_ISRC2DEC2_STS				0x8000
#define CS47L15_ISRC2DEC2_STS_MASK			0x8000
#define CS47L15_ISRC2DEC2_STS_SHIFT			    15
#define CS47L15_ISRC2DEC2_STS_WIDTH			     1
#define CS47L15_ISRC2DEC2_SRC_MASK			0x00ff
#define CS47L15_ISRC2DEC2_SRC_SHIFT			     0
#define CS47L15_ISRC2DEC2_SRC_WIDTH			     8

/* (0x0b50)  ISRC2DEC3MIX_Input_1_Source */
#define CS47L15_ISRC2DEC3_STS				0x8000
#define CS47L15_ISRC2DEC3_STS_MASK			0x8000
#define CS47L15_ISRC2DEC3_STS_SHIFT			    15
#define CS47L15_ISRC2DEC3_STS_WIDTH			     1
#define CS47L15_ISRC2DEC3_SRC_MASK			0x00ff
#define CS47L15_ISRC2DEC3_SRC_SHIFT			     0
#define CS47L15_ISRC2DEC3_SRC_WIDTH			     8

/* (0x0b58)  ISRC2DEC4MIX_Input_1_Source */
#define CS47L15_ISRC2DEC4_STS				0x8000
#define CS47L15_ISRC2DEC4_STS_MASK			0x8000
#define CS47L15_ISRC2DEC4_STS_SHIFT			    15
#define CS47L15_ISRC2DEC4_STS_WIDTH			     1
#define CS47L15_ISRC2DEC4_SRC_MASK			0x00ff
#define CS47L15_ISRC2DEC4_SRC_SHIFT			     0
#define CS47L15_ISRC2DEC4_SRC_WIDTH			     8

/* (0x0b60)  ISRC2INT1MIX_Input_1_Source */
#define CS47L15_ISRC2INT1_STS				0x8000
#define CS47L15_ISRC2INT1_STS_MASK			0x8000
#define CS47L15_ISRC2INT1_STS_SHIFT			    15
#define CS47L15_ISRC2INT1_STS_WIDTH			     1
#define CS47L15_ISRC2INT1_SRC_MASK			0x00ff
#define CS47L15_ISRC2INT1_SRC_SHIFT			     0
#define CS47L15_ISRC2INT1_SRC_WIDTH			     8

/* (0x0b68)  ISRC2INT2MIX_Input_1_Source */
#define CS47L15_ISRC2INT2_STS				0x8000
#define CS47L15_ISRC2INT2_STS_MASK			0x8000
#define CS47L15_ISRC2INT2_STS_SHIFT			    15
#define CS47L15_ISRC2INT2_STS_WIDTH			     1
#define CS47L15_ISRC2INT2_SRC_MASK			0x00ff
#define CS47L15_ISRC2INT2_SRC_SHIFT			     0
#define CS47L15_ISRC2INT2_SRC_WIDTH			     8

/* (0x0b70)  ISRC2INT3MIX_Input_1_Source */
#define CS47L15_ISRC2INT3_STS				0x8000
#define CS47L15_ISRC2INT3_STS_MASK			0x8000
#define CS47L15_ISRC2INT3_STS_SHIFT			    15
#define CS47L15_ISRC2INT3_STS_WIDTH			     1
#define CS47L15_ISRC2INT3_SRC_MASK			0x00ff
#define CS47L15_ISRC2INT3_SRC_SHIFT			     0
#define CS47L15_ISRC2INT3_SRC_WIDTH			     8

/* (0x0b78)  ISRC2INT4MIX_Input_1_Source */
#define CS47L15_ISRC2INT4_STS				0x8000
#define CS47L15_ISRC2INT4_STS_MASK			0x8000
#define CS47L15_ISRC2INT4_STS_SHIFT			    15
#define CS47L15_ISRC2INT4_STS_WIDTH			     1
#define CS47L15_ISRC2INT4_SRC_MASK			0x00ff
#define CS47L15_ISRC2INT4_SRC_SHIFT			     0
#define CS47L15_ISRC2INT4_SRC_WIDTH			     8

/* (0x0e00)  FX_Ctrl1 */
#define CS47L15_FX_RATE_MASK				0x7800
#define CS47L15_FX_RATE_SHIFT				    11
#define CS47L15_FX_RATE_WIDTH				     4

/* (0x0e01)  FX_Ctrl2 */
#define CS47L15_FX_STS_MASK				0xfff0
#define CS47L15_FX_STS_SHIFT				     4
#define CS47L15_FX_STS_WIDTH				    12
#define CS47L15_FX_OP_DITHER_ENA			0x0002
#define CS47L15_FX_OP_DITHER_ENA_MASK			0x0002
#define CS47L15_FX_OP_DITHER_ENA_SHIFT			     1
#define CS47L15_FX_OP_DITHER_ENA_WIDTH			     1

/* (0x0e10)  EQ1_1 */
#define CS47L15_EQ1_B1_GAIN_MASK			0xf800
#define CS47L15_EQ1_B1_GAIN_SHIFT			    11
#define CS47L15_EQ1_B1_GAIN_WIDTH			     5
#define CS47L15_EQ1_B2_GAIN_MASK			0x07c0
#define CS47L15_EQ1_B2_GAIN_SHIFT			     6
#define CS47L15_EQ1_B2_GAIN_WIDTH			     5
#define CS47L15_EQ1_B3_GAIN_MASK			0x003e
#define CS47L15_EQ1_B3_GAIN_SHIFT			     1
#define CS47L15_EQ1_B3_GAIN_WIDTH			     5
#define CS47L15_EQ1_ENA					0x0001
#define CS47L15_EQ1_ENA_MASK				0x0001
#define CS47L15_EQ1_ENA_SHIFT				     0
#define CS47L15_EQ1_ENA_WIDTH				     1

/* (0x0e11)  EQ1_2 */
#define CS47L15_EQ1_B4_GAIN_MASK			0xf800
#define CS47L15_EQ1_B4_GAIN_SHIFT			    11
#define CS47L15_EQ1_B4_GAIN_WIDTH			     5
#define CS47L15_EQ1_B5_GAIN_MASK			0x07c0
#define CS47L15_EQ1_B5_GAIN_SHIFT			     6
#define CS47L15_EQ1_B5_GAIN_WIDTH			     5
#define CS47L15_EQ1_B1_MODE				0x0001
#define CS47L15_EQ1_B1_MODE_MASK			0x0001
#define CS47L15_EQ1_B1_MODE_SHIFT			     0
#define CS47L15_EQ1_B1_MODE_WIDTH			     1

/* (0x0e12)  EQ1_3 */
#define CS47L15_EQ1_B1_A_MASK				0xffff
#define CS47L15_EQ1_B1_A_SHIFT				     0
#define CS47L15_EQ1_B1_A_WIDTH				    16

/* (0x0e13)  EQ1_4 */
#define CS47L15_EQ1_B1_B_MASK				0xffff
#define CS47L15_EQ1_B1_B_SHIFT				     0
#define CS47L15_EQ1_B1_B_WIDTH				    16

/* (0x0e14)  EQ1_5 */
#define CS47L15_EQ1_B1_PG_MASK				0xffff
#define CS47L15_EQ1_B1_PG_SHIFT				     0
#define CS47L15_EQ1_B1_PG_WIDTH				    16

/* (0x0e15)  EQ1_6 */
#define CS47L15_EQ1_B2_A_MASK				0xffff
#define CS47L15_EQ1_B2_A_SHIFT				     0
#define CS47L15_EQ1_B2_A_WIDTH				    16

/* (0x0e16)  EQ1_7 */
#define CS47L15_EQ1_B2_B_MASK				0xffff
#define CS47L15_EQ1_B2_B_SHIFT				     0
#define CS47L15_EQ1_B2_B_WIDTH				    16

/* (0x0e17)  EQ1_8 */
#define CS47L15_EQ1_B2_C_MASK				0xffff
#define CS47L15_EQ1_B2_C_SHIFT				     0
#define CS47L15_EQ1_B2_C_WIDTH				    16

/* (0x0e18)  EQ1_9 */
#define CS47L15_EQ1_B2_PG_MASK				0xffff
#define CS47L15_EQ1_B2_PG_SHIFT				     0
#define CS47L15_EQ1_B2_PG_WIDTH				    16

/* (0x0e19)  EQ1_10 */
#define CS47L15_EQ1_B3_A_MASK				0xffff
#define CS47L15_EQ1_B3_A_SHIFT				     0
#define CS47L15_EQ1_B3_A_WIDTH				    16

/* (0x0e1a)  EQ1_11 */
#define CS47L15_EQ1_B3_B_MASK				0xffff
#define CS47L15_EQ1_B3_B_SHIFT				     0
#define CS47L15_EQ1_B3_B_WIDTH				    16

/* (0x0e1b)  EQ1_12 */
#define CS47L15_EQ1_B3_C_MASK				0xffff
#define CS47L15_EQ1_B3_C_SHIFT				     0
#define CS47L15_EQ1_B3_C_WIDTH				    16

/* (0x0e1c)  EQ1_13 */
#define CS47L15_EQ1_B3_PG_MASK				0xffff
#define CS47L15_EQ1_B3_PG_SHIFT				     0
#define CS47L15_EQ1_B3_PG_WIDTH				    16

/* (0x0e1d)  EQ1_14 */
#define CS47L15_EQ1_B4_A_MASK				0xffff
#define CS47L15_EQ1_B4_A_SHIFT				     0
#define CS47L15_EQ1_B4_A_WIDTH				    16

/* (0x0e1e)  EQ1_15 */
#define CS47L15_EQ1_B4_B_MASK				0xffff
#define CS47L15_EQ1_B4_B_SHIFT				     0
#define CS47L15_EQ1_B4_B_WIDTH				    16

/* (0x0e1f)  EQ1_16 */
#define CS47L15_EQ1_B4_C_MASK				0xffff
#define CS47L15_EQ1_B4_C_SHIFT				     0
#define CS47L15_EQ1_B4_C_WIDTH				    16

/* (0x0e20)  EQ1_17 */
#define CS47L15_EQ1_B4_PG_MASK				0xffff
#define CS47L15_EQ1_B4_PG_SHIFT				     0
#define CS47L15_EQ1_B4_PG_WIDTH				    16

/* (0x0e21)  EQ1_18 */
#define CS47L15_EQ1_B5_A_MASK				0xffff
#define CS47L15_EQ1_B5_A_SHIFT				     0
#define CS47L15_EQ1_B5_A_WIDTH				    16

/* (0x0e22)  EQ1_19 */
#define CS47L15_EQ1_B5_B_MASK				0xffff
#define CS47L15_EQ1_B5_B_SHIFT				     0
#define CS47L15_EQ1_B5_B_WIDTH				    16

/* (0x0e23)  EQ1_20 */
#define CS47L15_EQ1_B5_PG_MASK				0xffff
#define CS47L15_EQ1_B5_PG_SHIFT				     0
#define CS47L15_EQ1_B5_PG_WIDTH				    16

/* (0x0e24)  EQ1_21 */
#define CS47L15_EQ1_B1_C_MASK				0xffff
#define CS47L15_EQ1_B1_C_SHIFT				     0
#define CS47L15_EQ1_B1_C_WIDTH				    16

/* (0x0e26)  EQ2_1 */
#define CS47L15_EQ2_B1_GAIN_MASK			0xf800
#define CS47L15_EQ2_B1_GAIN_SHIFT			    11
#define CS47L15_EQ2_B1_GAIN_WIDTH			     5
#define CS47L15_EQ2_B2_GAIN_MASK			0x07c0
#define CS47L15_EQ2_B2_GAIN_SHIFT			     6
#define CS47L15_EQ2_B2_GAIN_WIDTH			     5
#define CS47L15_EQ2_B3_GAIN_MASK			0x003e
#define CS47L15_EQ2_B3_GAIN_SHIFT			     1
#define CS47L15_EQ2_B3_GAIN_WIDTH			     5
#define CS47L15_EQ2_ENA					0x0001
#define CS47L15_EQ2_ENA_MASK				0x0001
#define CS47L15_EQ2_ENA_SHIFT				     0
#define CS47L15_EQ2_ENA_WIDTH				     1

/* (0x0e27)  EQ2_2 */
#define CS47L15_EQ2_B4_GAIN_MASK			0xf800
#define CS47L15_EQ2_B4_GAIN_SHIFT			    11
#define CS47L15_EQ2_B4_GAIN_WIDTH			     5
#define CS47L15_EQ2_B5_GAIN_MASK			0x07c0
#define CS47L15_EQ2_B5_GAIN_SHIFT			     6
#define CS47L15_EQ2_B5_GAIN_WIDTH			     5
#define CS47L15_EQ2_B1_MODE				0x0001
#define CS47L15_EQ2_B1_MODE_MASK			0x0001
#define CS47L15_EQ2_B1_MODE_SHIFT			     0
#define CS47L15_EQ2_B1_MODE_WIDTH			     1

/* (0x0e28)  EQ2_3 */
#define CS47L15_EQ2_B1_A_MASK				0xffff
#define CS47L15_EQ2_B1_A_SHIFT				     0
#define CS47L15_EQ2_B1_A_WIDTH				    16

/* (0x0e29)  EQ2_4 */
#define CS47L15_EQ2_B1_B_MASK				0xffff
#define CS47L15_EQ2_B1_B_SHIFT				     0
#define CS47L15_EQ2_B1_B_WIDTH				    16

/* (0x0e2a)  EQ2_5 */
#define CS47L15_EQ2_B1_PG_MASK				0xffff
#define CS47L15_EQ2_B1_PG_SHIFT				     0
#define CS47L15_EQ2_B1_PG_WIDTH				    16

/* (0x0e2b)  EQ2_6 */
#define CS47L15_EQ2_B2_A_MASK				0xffff
#define CS47L15_EQ2_B2_A_SHIFT				     0
#define CS47L15_EQ2_B2_A_WIDTH				    16

/* (0x0e2c)  EQ2_7 */
#define CS47L15_EQ2_B2_B_MASK				0xffff
#define CS47L15_EQ2_B2_B_SHIFT				     0
#define CS47L15_EQ2_B2_B_WIDTH				    16

/* (0x0e2d)  EQ2_8 */
#define CS47L15_EQ2_B2_C_MASK				0xffff
#define CS47L15_EQ2_B2_C_SHIFT				     0
#define CS47L15_EQ2_B2_C_WIDTH				    16

/* (0x0e2e)  EQ2_9 */
#define CS47L15_EQ2_B2_PG_MASK				0xffff
#define CS47L15_EQ2_B2_PG_SHIFT				     0
#define CS47L15_EQ2_B2_PG_WIDTH				    16

/* (0x0e2f)  EQ2_10 */
#define CS47L15_EQ2_B3_A_MASK				0xffff
#define CS47L15_EQ2_B3_A_SHIFT				     0
#define CS47L15_EQ2_B3_A_WIDTH				    16

/* (0x0e30)  EQ2_11 */
#define CS47L15_EQ2_B3_B_MASK				0xffff
#define CS47L15_EQ2_B3_B_SHIFT				     0
#define CS47L15_EQ2_B3_B_WIDTH				    16

/* (0x0e31)  EQ2_12 */
#define CS47L15_EQ2_B3_C_MASK				0xffff
#define CS47L15_EQ2_B3_C_SHIFT				     0
#define CS47L15_EQ2_B3_C_WIDTH				    16

/* (0x0e32)  EQ2_13 */
#define CS47L15_EQ2_B3_PG_MASK				0xffff
#define CS47L15_EQ2_B3_PG_SHIFT				     0
#define CS47L15_EQ2_B3_PG_WIDTH				    16

/* (0x0e33)  EQ2_14 */
#define CS47L15_EQ2_B4_A_MASK				0xffff
#define CS47L15_EQ2_B4_A_SHIFT				     0
#define CS47L15_EQ2_B4_A_WIDTH				    16

/* (0x0e34)  EQ2_15 */
#define CS47L15_EQ2_B4_B_MASK				0xffff
#define CS47L15_EQ2_B4_B_SHIFT				     0
#define CS47L15_EQ2_B4_B_WIDTH				    16

/* (0x0e35)  EQ2_16 */
#define CS47L15_EQ2_B4_C_MASK				0xffff
#define CS47L15_EQ2_B4_C_SHIFT				     0
#define CS47L15_EQ2_B4_C_WIDTH				    16

/* (0x0e36)  EQ2_17 */
#define CS47L15_EQ2_B4_PG_MASK				0xffff
#define CS47L15_EQ2_B4_PG_SHIFT				     0
#define CS47L15_EQ2_B4_PG_WIDTH				    16

/* (0x0e37)  EQ2_18 */
#define CS47L15_EQ2_B5_A_MASK				0xffff
#define CS47L15_EQ2_B5_A_SHIFT				     0
#define CS47L15_EQ2_B5_A_WIDTH				    16

/* (0x0e38)  EQ2_19 */
#define CS47L15_EQ2_B5_B_MASK				0xffff
#define CS47L15_EQ2_B5_B_SHIFT				     0
#define CS47L15_EQ2_B5_B_WIDTH				    16

/* (0x0e39)  EQ2_20 */
#define CS47L15_EQ2_B5_PG_MASK				0xffff
#define CS47L15_EQ2_B5_PG_SHIFT				     0
#define CS47L15_EQ2_B5_PG_WIDTH				    16

/* (0x0e3a)  EQ2_21 */
#define CS47L15_EQ2_B1_C_MASK				0xffff
#define CS47L15_EQ2_B1_C_SHIFT				     0
#define CS47L15_EQ2_B1_C_WIDTH				    16

/* (0x0e3c)  EQ3_1 */
#define CS47L15_EQ3_B1_GAIN_MASK			0xf800
#define CS47L15_EQ3_B1_GAIN_SHIFT			    11
#define CS47L15_EQ3_B1_GAIN_WIDTH			     5
#define CS47L15_EQ3_B2_GAIN_MASK			0x07c0
#define CS47L15_EQ3_B2_GAIN_SHIFT			     6
#define CS47L15_EQ3_B2_GAIN_WIDTH			     5
#define CS47L15_EQ3_B3_GAIN_MASK			0x003e
#define CS47L15_EQ3_B3_GAIN_SHIFT			     1
#define CS47L15_EQ3_B3_GAIN_WIDTH			     5
#define CS47L15_EQ3_ENA					0x0001
#define CS47L15_EQ3_ENA_MASK				0x0001
#define CS47L15_EQ3_ENA_SHIFT				     0
#define CS47L15_EQ3_ENA_WIDTH				     1

/* (0x0e3d)  EQ3_2 */
#define CS47L15_EQ3_B4_GAIN_MASK			0xf800
#define CS47L15_EQ3_B4_GAIN_SHIFT			    11
#define CS47L15_EQ3_B4_GAIN_WIDTH			     5
#define CS47L15_EQ3_B5_GAIN_MASK			0x07c0
#define CS47L15_EQ3_B5_GAIN_SHIFT			     6
#define CS47L15_EQ3_B5_GAIN_WIDTH			     5
#define CS47L15_EQ3_B1_MODE				0x0001
#define CS47L15_EQ3_B1_MODE_MASK			0x0001
#define CS47L15_EQ3_B1_MODE_SHIFT			     0
#define CS47L15_EQ3_B1_MODE_WIDTH			     1

/* (0x0e3e)  EQ3_3 */
#define CS47L15_EQ3_B1_A_MASK				0xffff
#define CS47L15_EQ3_B1_A_SHIFT				     0
#define CS47L15_EQ3_B1_A_WIDTH				    16

/* (0x0e3f)  EQ3_4 */
#define CS47L15_EQ3_B1_B_MASK				0xffff
#define CS47L15_EQ3_B1_B_SHIFT				     0
#define CS47L15_EQ3_B1_B_WIDTH				    16

/* (0x0e40)  EQ3_5 */
#define CS47L15_EQ3_B1_PG_MASK				0xffff
#define CS47L15_EQ3_B1_PG_SHIFT				     0
#define CS47L15_EQ3_B1_PG_WIDTH				    16

/* (0x0e41)  EQ3_6 */
#define CS47L15_EQ3_B2_A_MASK				0xffff
#define CS47L15_EQ3_B2_A_SHIFT				     0
#define CS47L15_EQ3_B2_A_WIDTH				    16

/* (0x0e42)  EQ3_7 */
#define CS47L15_EQ3_B2_B_MASK				0xffff
#define CS47L15_EQ3_B2_B_SHIFT				     0
#define CS47L15_EQ3_B2_B_WIDTH				    16

/* (0x0e43)  EQ3_8 */
#define CS47L15_EQ3_B2_C_MASK				0xffff
#define CS47L15_EQ3_B2_C_SHIFT				     0
#define CS47L15_EQ3_B2_C_WIDTH				    16

/* (0x0e44)  EQ3_9 */
#define CS47L15_EQ3_B2_PG_MASK				0xffff
#define CS47L15_EQ3_B2_PG_SHIFT				     0
#define CS47L15_EQ3_B2_PG_WIDTH				    16

/* (0x0e45)  EQ3_10 */
#define CS47L15_EQ3_B3_A_MASK				0xffff
#define CS47L15_EQ3_B3_A_SHIFT				     0
#define CS47L15_EQ3_B3_A_WIDTH				    16

/* (0x0e46)  EQ3_11 */
#define CS47L15_EQ3_B3_B_MASK				0xffff
#define CS47L15_EQ3_B3_B_SHIFT				     0
#define CS47L15_EQ3_B3_B_WIDTH				    16

/* (0x0e47)  EQ3_12 */
#define CS47L15_EQ3_B3_C_MASK				0xffff
#define CS47L15_EQ3_B3_C_SHIFT				     0
#define CS47L15_EQ3_B3_C_WIDTH				    16

/* (0x0e48)  EQ3_13 */
#define CS47L15_EQ3_B3_PG_MASK				0xffff
#define CS47L15_EQ3_B3_PG_SHIFT				     0
#define CS47L15_EQ3_B3_PG_WIDTH				    16

/* (0x0e49)  EQ3_14 */
#define CS47L15_EQ3_B4_A_MASK				0xffff
#define CS47L15_EQ3_B4_A_SHIFT				     0
#define CS47L15_EQ3_B4_A_WIDTH				    16

/* (0x0e4a)  EQ3_15 */
#define CS47L15_EQ3_B4_B_MASK				0xffff
#define CS47L15_EQ3_B4_B_SHIFT				     0
#define CS47L15_EQ3_B4_B_WIDTH				    16

/* (0x0e4b)  EQ3_16 */
#define CS47L15_EQ3_B4_C_MASK				0xffff
#define CS47L15_EQ3_B4_C_SHIFT				     0
#define CS47L15_EQ3_B4_C_WIDTH				    16

/* (0x0e4c)  EQ3_17 */
#define CS47L15_EQ3_B4_PG_MASK				0xffff
#define CS47L15_EQ3_B4_PG_SHIFT				     0
#define CS47L15_EQ3_B4_PG_WIDTH				    16

/* (0x0e4d)  EQ3_18 */
#define CS47L15_EQ3_B5_A_MASK				0xffff
#define CS47L15_EQ3_B5_A_SHIFT				     0
#define CS47L15_EQ3_B5_A_WIDTH				    16

/* (0x0e4e)  EQ3_19 */
#define CS47L15_EQ3_B5_B_MASK				0xffff
#define CS47L15_EQ3_B5_B_SHIFT				     0
#define CS47L15_EQ3_B5_B_WIDTH				    16

/* (0x0e4f)  EQ3_20 */
#define CS47L15_EQ3_B5_PG_MASK				0xffff
#define CS47L15_EQ3_B5_PG_SHIFT				     0
#define CS47L15_EQ3_B5_PG_WIDTH				    16

/* (0x0e50)  EQ3_21 */
#define CS47L15_EQ3_B1_C_MASK				0xffff
#define CS47L15_EQ3_B1_C_SHIFT				     0
#define CS47L15_EQ3_B1_C_WIDTH				    16

/* (0x0e52)  EQ4_1 */
#define CS47L15_EQ4_B1_GAIN_MASK			0xf800
#define CS47L15_EQ4_B1_GAIN_SHIFT			    11
#define CS47L15_EQ4_B1_GAIN_WIDTH			     5
#define CS47L15_EQ4_B2_GAIN_MASK			0x07c0
#define CS47L15_EQ4_B2_GAIN_SHIFT			     6
#define CS47L15_EQ4_B2_GAIN_WIDTH			     5
#define CS47L15_EQ4_B3_GAIN_MASK			0x003e
#define CS47L15_EQ4_B3_GAIN_SHIFT			     1
#define CS47L15_EQ4_B3_GAIN_WIDTH			     5
#define CS47L15_EQ4_ENA					0x0001
#define CS47L15_EQ4_ENA_MASK				0x0001
#define CS47L15_EQ4_ENA_SHIFT				     0
#define CS47L15_EQ4_ENA_WIDTH				     1

/* (0x0e53)  EQ4_2 */
#define CS47L15_EQ4_B4_GAIN_MASK			0xf800
#define CS47L15_EQ4_B4_GAIN_SHIFT			    11
#define CS47L15_EQ4_B4_GAIN_WIDTH			     5
#define CS47L15_EQ4_B5_GAIN_MASK			0x07c0
#define CS47L15_EQ4_B5_GAIN_SHIFT			     6
#define CS47L15_EQ4_B5_GAIN_WIDTH			     5
#define CS47L15_EQ4_B1_MODE				0x0001
#define CS47L15_EQ4_B1_MODE_MASK			0x0001
#define CS47L15_EQ4_B1_MODE_SHIFT			     0
#define CS47L15_EQ4_B1_MODE_WIDTH			     1

/* (0x0e54)  EQ4_3 */
#define CS47L15_EQ4_B1_A_MASK				0xffff
#define CS47L15_EQ4_B1_A_SHIFT				     0
#define CS47L15_EQ4_B1_A_WIDTH				    16

/* (0x0e55)  EQ4_4 */
#define CS47L15_EQ4_B1_B_MASK				0xffff
#define CS47L15_EQ4_B1_B_SHIFT				     0
#define CS47L15_EQ4_B1_B_WIDTH				    16

/* (0x0e56)  EQ4_5 */
#define CS47L15_EQ4_B1_PG_MASK				0xffff
#define CS47L15_EQ4_B1_PG_SHIFT				     0
#define CS47L15_EQ4_B1_PG_WIDTH				    16

/* (0x0e57)  EQ4_6 */
#define CS47L15_EQ4_B2_A_MASK				0xffff
#define CS47L15_EQ4_B2_A_SHIFT				     0
#define CS47L15_EQ4_B2_A_WIDTH				    16

/* (0x0e58)  EQ4_7 */
#define CS47L15_EQ4_B2_B_MASK				0xffff
#define CS47L15_EQ4_B2_B_SHIFT				     0
#define CS47L15_EQ4_B2_B_WIDTH				    16

/* (0x0e59)  EQ4_8 */
#define CS47L15_EQ4_B2_C_MASK				0xffff
#define CS47L15_EQ4_B2_C_SHIFT				     0
#define CS47L15_EQ4_B2_C_WIDTH				    16

/* (0x0e5a)  EQ4_9 */
#define CS47L15_EQ4_B2_PG_MASK				0xffff
#define CS47L15_EQ4_B2_PG_SHIFT				     0
#define CS47L15_EQ4_B2_PG_WIDTH				    16

/* (0x0e5b)  EQ4_10 */
#define CS47L15_EQ4_B3_A_MASK				0xffff
#define CS47L15_EQ4_B3_A_SHIFT				     0
#define CS47L15_EQ4_B3_A_WIDTH				    16

/* (0x0e5c)  EQ4_11 */
#define CS47L15_EQ4_B3_B_MASK				0xffff
#define CS47L15_EQ4_B3_B_SHIFT				     0
#define CS47L15_EQ4_B3_B_WIDTH				    16

/* (0x0e5d)  EQ4_12 */
#define CS47L15_EQ4_B3_C_MASK				0xffff
#define CS47L15_EQ4_B3_C_SHIFT				     0
#define CS47L15_EQ4_B3_C_WIDTH				    16

/* (0x0e5e)  EQ4_13 */
#define CS47L15_EQ4_B3_PG_MASK				0xffff
#define CS47L15_EQ4_B3_PG_SHIFT				     0
#define CS47L15_EQ4_B3_PG_WIDTH				    16

/* (0x0e5f)  EQ4_14 */
#define CS47L15_EQ4_B4_A_MASK				0xffff
#define CS47L15_EQ4_B4_A_SHIFT				     0
#define CS47L15_EQ4_B4_A_WIDTH				    16

/* (0x0e60)  EQ4_15 */
#define CS47L15_EQ4_B4_B_MASK				0xffff
#define CS47L15_EQ4_B4_B_SHIFT				     0
#define CS47L15_EQ4_B4_B_WIDTH				    16

/* (0x0e61)  EQ4_16 */
#define CS47L15_EQ4_B4_C_MASK				0xffff
#define CS47L15_EQ4_B4_C_SHIFT				     0
#define CS47L15_EQ4_B4_C_WIDTH				    16

/* (0x0e62)  EQ4_17 */
#define CS47L15_EQ4_B4_PG_MASK				0xffff
#define CS47L15_EQ4_B4_PG_SHIFT				     0
#define CS47L15_EQ4_B4_PG_WIDTH				    16

/* (0x0e63)  EQ4_18 */
#define CS47L15_EQ4_B5_A_MASK				0xffff
#define CS47L15_EQ4_B5_A_SHIFT				     0
#define CS47L15_EQ4_B5_A_WIDTH				    16

/* (0x0e64)  EQ4_19 */
#define CS47L15_EQ4_B5_B_MASK				0xffff
#define CS47L15_EQ4_B5_B_SHIFT				     0
#define CS47L15_EQ4_B5_B_WIDTH				    16

/* (0x0e65)  EQ4_20 */
#define CS47L15_EQ4_B5_PG_MASK				0xffff
#define CS47L15_EQ4_B5_PG_SHIFT				     0
#define CS47L15_EQ4_B5_PG_WIDTH				    16

/* (0x0e66)  EQ4_21 */
#define CS47L15_EQ4_B1_C_MASK				0xffff
#define CS47L15_EQ4_B1_C_SHIFT				     0
#define CS47L15_EQ4_B1_C_WIDTH				    16

/* (0x0e80)  DRC1_ctrl1 */
#define CS47L15_DRC1_SIG_DET_RMS_MASK			0xf800
#define CS47L15_DRC1_SIG_DET_RMS_SHIFT			    11
#define CS47L15_DRC1_SIG_DET_RMS_WIDTH			     5
#define CS47L15_DRC1_SIG_DET_PK_MASK			0x0600
#define CS47L15_DRC1_SIG_DET_PK_SHIFT			     9
#define CS47L15_DRC1_SIG_DET_PK_WIDTH			     2
#define CS47L15_DRC1_NG_ENA				0x0100
#define CS47L15_DRC1_NG_ENA_MASK			0x0100
#define CS47L15_DRC1_NG_ENA_SHIFT			     8
#define CS47L15_DRC1_NG_ENA_WIDTH			     1
#define CS47L15_DRC1_SIG_DET_MODE			0x0080
#define CS47L15_DRC1_SIG_DET_MODE_MASK			0x0080
#define CS47L15_DRC1_SIG_DET_MODE_SHIFT			     7
#define CS47L15_DRC1_SIG_DET_MODE_WIDTH			     1
#define CS47L15_DRC1_SIG_DET				0x0040
#define CS47L15_DRC1_SIG_DET_MASK			0x0040
#define CS47L15_DRC1_SIG_DET_SHIFT			     6
#define CS47L15_DRC1_SIG_DET_WIDTH			     1
#define CS47L15_DRC1_KNEE2_OP_ENA			0x0020
#define CS47L15_DRC1_KNEE2_OP_ENA_MASK			0x0020
#define CS47L15_DRC1_KNEE2_OP_ENA_SHIFT			     5
#define CS47L15_DRC1_KNEE2_OP_ENA_WIDTH			     1
#define CS47L15_DRC1_QR					0x0010
#define CS47L15_DRC1_QR_MASK				0x0010
#define CS47L15_DRC1_QR_SHIFT				     4
#define CS47L15_DRC1_QR_WIDTH				     1
#define CS47L15_DRC1_ANTICLIP				0x0008
#define CS47L15_DRC1_ANTICLIP_MASK			0x0008
#define CS47L15_DRC1_ANTICLIP_SHIFT			     3
#define CS47L15_DRC1_ANTICLIP_WIDTH			     1
#define CS47L15_DRC1_WSEQ_SIG_DET_ENA			0x0004
#define CS47L15_DRC1_WSEQ_SIG_DET_ENA_MASK		0x0004
#define CS47L15_DRC1_WSEQ_SIG_DET_ENA_SHIFT		     2
#define CS47L15_DRC1_WSEQ_SIG_DET_ENA_WIDTH		     1
#define CS47L15_DRC1L_ENA				0x0002
#define CS47L15_DRC1L_ENA_MASK				0x0002
#define CS47L15_DRC1L_ENA_SHIFT				     1
#define CS47L15_DRC1L_ENA_WIDTH				     1
#define CS47L15_DRC1R_ENA				0x0001
#define CS47L15_DRC1R_ENA_MASK				0x0001
#define CS47L15_DRC1R_ENA_SHIFT				     0
#define CS47L15_DRC1R_ENA_WIDTH				     1

/* (0x0e81)  DRC1_ctrl2 */
#define CS47L15_DRC1_ATK_MASK				0x1e00
#define CS47L15_DRC1_ATK_SHIFT				     9
#define CS47L15_DRC1_ATK_WIDTH				     4
#define CS47L15_DRC1_DCY_MASK				0x01e0
#define CS47L15_DRC1_DCY_SHIFT				     5
#define CS47L15_DRC1_DCY_WIDTH				     4
#define CS47L15_DRC1_MINGAIN_MASK			0x001c
#define CS47L15_DRC1_MINGAIN_SHIFT			     2
#define CS47L15_DRC1_MINGAIN_WIDTH			     3
#define CS47L15_DRC1_MAXGAIN_MASK			0x0003
#define CS47L15_DRC1_MAXGAIN_SHIFT			     0
#define CS47L15_DRC1_MAXGAIN_WIDTH			     2

/* (0x0e82)  DRC1_ctrl3 */
#define CS47L15_DRC1_NG_MINGAIN_MASK			0xf000
#define CS47L15_DRC1_NG_MINGAIN_SHIFT			    12
#define CS47L15_DRC1_NG_MINGAIN_WIDTH			     4
#define CS47L15_DRC1_NG_EXP_MASK			0x0c00
#define CS47L15_DRC1_NG_EXP_SHIFT			    10
#define CS47L15_DRC1_NG_EXP_WIDTH			     2
#define CS47L15_DRC1_QR_THR_MASK			0x0300
#define CS47L15_DRC1_QR_THR_SHIFT			     8
#define CS47L15_DRC1_QR_THR_WIDTH			     2
#define CS47L15_DRC1_QR_DCY_MASK			0x00c0
#define CS47L15_DRC1_QR_DCY_SHIFT			     6
#define CS47L15_DRC1_QR_DCY_WIDTH			     2
#define CS47L15_DRC1_HI_COMP_MASK			0x0038
#define CS47L15_DRC1_HI_COMP_SHIFT			     3
#define CS47L15_DRC1_HI_COMP_WIDTH			     3
#define CS47L15_DRC1_LO_COMP_MASK			0x0007
#define CS47L15_DRC1_LO_COMP_SHIFT			     0
#define CS47L15_DRC1_LO_COMP_WIDTH			     3

/* (0x0e83)  DRC1_ctrl4 */
#define CS47L15_DRC1_KNEE_IP_MASK			0x07e0
#define CS47L15_DRC1_KNEE_IP_SHIFT			     5
#define CS47L15_DRC1_KNEE_IP_WIDTH			     6
#define CS47L15_DRC1_KNEE_OP_MASK			0x001f
#define CS47L15_DRC1_KNEE_OP_SHIFT			     0
#define CS47L15_DRC1_KNEE_OP_WIDTH			     5

/* (0x0e84)  DRC1_ctrl5 */
#define CS47L15_DRC1_KNEE2_IP_MASK			0x03e0
#define CS47L15_DRC1_KNEE2_IP_SHIFT			     5
#define CS47L15_DRC1_KNEE2_IP_WIDTH			     5
#define CS47L15_DRC1_KNEE2_OP_MASK			0x001f
#define CS47L15_DRC1_KNEE2_OP_SHIFT			     0
#define CS47L15_DRC1_KNEE2_OP_WIDTH			     5

/* (0x0e88)  DRC2_ctrl1 */
#define CS47L15_DRC2_SIG_DET_RMS_MASK			0xf800
#define CS47L15_DRC2_SIG_DET_RMS_SHIFT			    11
#define CS47L15_DRC2_SIG_DET_RMS_WIDTH			     5
#define CS47L15_DRC2_SIG_DET_PK_MASK			0x0600
#define CS47L15_DRC2_SIG_DET_PK_SHIFT			     9
#define CS47L15_DRC2_SIG_DET_PK_WIDTH			     2
#define CS47L15_DRC2_NG_ENA				0x0100
#define CS47L15_DRC2_NG_ENA_MASK			0x0100
#define CS47L15_DRC2_NG_ENA_SHIFT			     8
#define CS47L15_DRC2_NG_ENA_WIDTH			     1
#define CS47L15_DRC2_SIG_DET_MODE			0x0080
#define CS47L15_DRC2_SIG_DET_MODE_MASK			0x0080
#define CS47L15_DRC2_SIG_DET_MODE_SHIFT			     7
#define CS47L15_DRC2_SIG_DET_MODE_WIDTH			     1
#define CS47L15_DRC2_SIG_DET				0x0040
#define CS47L15_DRC2_SIG_DET_MASK			0x0040
#define CS47L15_DRC2_SIG_DET_SHIFT			     6
#define CS47L15_DRC2_SIG_DET_WIDTH			     1
#define CS47L15_DRC2_KNEE2_OP_ENA			0x0020
#define CS47L15_DRC2_KNEE2_OP_ENA_MASK			0x0020
#define CS47L15_DRC2_KNEE2_OP_ENA_SHIFT			     5
#define CS47L15_DRC2_KNEE2_OP_ENA_WIDTH			     1
#define CS47L15_DRC2_QR					0x0010
#define CS47L15_DRC2_QR_MASK				0x0010
#define CS47L15_DRC2_QR_SHIFT				     4
#define CS47L15_DRC2_QR_WIDTH				     1
#define CS47L15_DRC2_ANTICLIP				0x0008
#define CS47L15_DRC2_ANTICLIP_MASK			0x0008
#define CS47L15_DRC2_ANTICLIP_SHIFT			     3
#define CS47L15_DRC2_ANTICLIP_WIDTH			     1
#define CS47L15_DRC2_WSEQ_SIG_DET_ENA			0x0004
#define CS47L15_DRC2_WSEQ_SIG_DET_ENA_MASK		0x0004
#define CS47L15_DRC2_WSEQ_SIG_DET_ENA_SHIFT		     2
#define CS47L15_DRC2_WSEQ_SIG_DET_ENA_WIDTH		     1
#define CS47L15_DRC2L_ENA				0x0002
#define CS47L15_DRC2L_ENA_MASK				0x0002
#define CS47L15_DRC2L_ENA_SHIFT				     1
#define CS47L15_DRC2L_ENA_WIDTH				     1
#define CS47L15_DRC2R_ENA				0x0001
#define CS47L15_DRC2R_ENA_MASK				0x0001
#define CS47L15_DRC2R_ENA_SHIFT				     0
#define CS47L15_DRC2R_ENA_WIDTH				     1

/* (0x0e89)  DRC2_ctrl2 */
#define CS47L15_DRC2_ATK_MASK				0x1e00
#define CS47L15_DRC2_ATK_SHIFT				     9
#define CS47L15_DRC2_ATK_WIDTH				     4
#define CS47L15_DRC2_DCY_MASK				0x01e0
#define CS47L15_DRC2_DCY_SHIFT				     5
#define CS47L15_DRC2_DCY_WIDTH				     4
#define CS47L15_DRC2_MINGAIN_MASK			0x001c
#define CS47L15_DRC2_MINGAIN_SHIFT			     2
#define CS47L15_DRC2_MINGAIN_WIDTH			     3
#define CS47L15_DRC2_MAXGAIN_MASK			0x0003
#define CS47L15_DRC2_MAXGAIN_SHIFT			     0
#define CS47L15_DRC2_MAXGAIN_WIDTH			     2

/* (0x0e8a)  DRC2_ctrl3 */
#define CS47L15_DRC2_NG_MINGAIN_MASK			0xf000
#define CS47L15_DRC2_NG_MINGAIN_SHIFT			    12
#define CS47L15_DRC2_NG_MINGAIN_WIDTH			     4
#define CS47L15_DRC2_NG_EXP_MASK			0x0c00
#define CS47L15_DRC2_NG_EXP_SHIFT			    10
#define CS47L15_DRC2_NG_EXP_WIDTH			     2
#define CS47L15_DRC2_QR_THR_MASK			0x0300
#define CS47L15_DRC2_QR_THR_SHIFT			     8
#define CS47L15_DRC2_QR_THR_WIDTH			     2
#define CS47L15_DRC2_QR_DCY_MASK			0x00c0
#define CS47L15_DRC2_QR_DCY_SHIFT			     6
#define CS47L15_DRC2_QR_DCY_WIDTH			     2
#define CS47L15_DRC2_HI_COMP_MASK			0x0038
#define CS47L15_DRC2_HI_COMP_SHIFT			     3
#define CS47L15_DRC2_HI_COMP_WIDTH			     3
#define CS47L15_DRC2_LO_COMP_MASK			0x0007
#define CS47L15_DRC2_LO_COMP_SHIFT			     0
#define CS47L15_DRC2_LO_COMP_WIDTH			     3

/* (0x0e8b)  DRC2_ctrl4 */
#define CS47L15_DRC2_KNEE_IP_MASK			0x07e0
#define CS47L15_DRC2_KNEE_IP_SHIFT			     5
#define CS47L15_DRC2_KNEE_IP_WIDTH			     6
#define CS47L15_DRC2_KNEE_OP_MASK			0x001f
#define CS47L15_DRC2_KNEE_OP_SHIFT			     0
#define CS47L15_DRC2_KNEE_OP_WIDTH			     5

/* (0x0e8c)  DRC2_ctrl5 */
#define CS47L15_DRC2_KNEE2_IP_MASK			0x03e0
#define CS47L15_DRC2_KNEE2_IP_SHIFT			     5
#define CS47L15_DRC2_KNEE2_IP_WIDTH			     5
#define CS47L15_DRC2_KNEE2_OP_MASK			0x001f
#define CS47L15_DRC2_KNEE2_OP_SHIFT			     0
#define CS47L15_DRC2_KNEE2_OP_WIDTH			     5

/* (0x0ec0)  HPLPF1_1 */
#define CS47L15_LHPF1_MODE				0x0002
#define CS47L15_LHPF1_MODE_MASK				0x0002
#define CS47L15_LHPF1_MODE_SHIFT			     1
#define CS47L15_LHPF1_MODE_WIDTH			     1
#define CS47L15_LHPF1_ENA				0x0001
#define CS47L15_LHPF1_ENA_MASK				0x0001
#define CS47L15_LHPF1_ENA_SHIFT				     0
#define CS47L15_LHPF1_ENA_WIDTH				     1

/* (0x0ec1)  HPLPF1_2 */
#define CS47L15_LHPF1_COEFF_MASK			0xffff
#define CS47L15_LHPF1_COEFF_SHIFT			     0
#define CS47L15_LHPF1_COEFF_WIDTH			    16

/* (0x0ec4)  HPLPF2_1 */
#define CS47L15_LHPF2_MODE				0x0002
#define CS47L15_LHPF2_MODE_MASK				0x0002
#define CS47L15_LHPF2_MODE_SHIFT			     1
#define CS47L15_LHPF2_MODE_WIDTH			     1
#define CS47L15_LHPF2_ENA				0x0001
#define CS47L15_LHPF2_ENA_MASK				0x0001
#define CS47L15_LHPF2_ENA_SHIFT				     0
#define CS47L15_LHPF2_ENA_WIDTH				     1

/* (0x0ec5)  HPLPF2_2 */
#define CS47L15_LHPF2_COEFF_MASK			0xffff
#define CS47L15_LHPF2_COEFF_SHIFT			     0
#define CS47L15_LHPF2_COEFF_WIDTH			    16

/* (0x0ec8)  HPLPF3_1 */
#define CS47L15_LHPF3_MODE				0x0002
#define CS47L15_LHPF3_MODE_MASK				0x0002
#define CS47L15_LHPF3_MODE_SHIFT			     1
#define CS47L15_LHPF3_MODE_WIDTH			     1
#define CS47L15_LHPF3_ENA				0x0001
#define CS47L15_LHPF3_ENA_MASK				0x0001
#define CS47L15_LHPF3_ENA_SHIFT				     0
#define CS47L15_LHPF3_ENA_WIDTH				     1

/* (0x0ec9)  HPLPF3_2 */
#define CS47L15_LHPF3_COEFF_MASK			0xffff
#define CS47L15_LHPF3_COEFF_SHIFT			     0
#define CS47L15_LHPF3_COEFF_WIDTH			    16

/* (0x0ecc)  HPLPF4_1 */
#define CS47L15_LHPF4_MODE				0x0002
#define CS47L15_LHPF4_MODE_MASK				0x0002
#define CS47L15_LHPF4_MODE_SHIFT			     1
#define CS47L15_LHPF4_MODE_WIDTH			     1
#define CS47L15_LHPF4_ENA				0x0001
#define CS47L15_LHPF4_ENA_MASK				0x0001
#define CS47L15_LHPF4_ENA_SHIFT				     0
#define CS47L15_LHPF4_ENA_WIDTH				     1

/* (0x0ecd)  HPLPF4_2 */
#define CS47L15_LHPF4_COEFF_MASK			0xffff
#define CS47L15_LHPF4_COEFF_SHIFT			     0
#define CS47L15_LHPF4_COEFF_WIDTH			    16

/* (0x0ef0)  ISRC1_CTRL_1 */
#define CS47L15_ISRC1_FSH_MASK				0x7800
#define CS47L15_ISRC1_FSH_SHIFT				    11
#define CS47L15_ISRC1_FSH_WIDTH				     4
#define CS47L15_ISRC1_CLK_SEL_MASK			0x0700
#define CS47L15_ISRC1_CLK_SEL_SHIFT			     8
#define CS47L15_ISRC1_CLK_SEL_WIDTH			     3
#define CS47L15_ISRC1_DEC_FILT_SEL			0x0004
#define CS47L15_ISRC1_DEC_FILT_SEL_MASK			0x0004
#define CS47L15_ISRC1_DEC_FILT_SEL_SHIFT		     2
#define CS47L15_ISRC1_DEC_FILT_SEL_WIDTH		     1
#define CS47L15_ISRC1_INT_FILT_SEL			0x0002
#define CS47L15_ISRC1_INT_FILT_SEL_MASK			0x0002
#define CS47L15_ISRC1_INT_FILT_SEL_SHIFT		     1
#define CS47L15_ISRC1_INT_FILT_SEL_WIDTH		     1
#define CS47L15_ISRC1_FILT_TST_ENA			0x0001
#define CS47L15_ISRC1_FILT_TST_ENA_MASK			0x0001
#define CS47L15_ISRC1_FILT_TST_ENA_SHIFT		     0
#define CS47L15_ISRC1_FILT_TST_ENA_WIDTH		     1

/* (0x0ef1)  ISRC1_CTRL_2 */
#define CS47L15_ISRC1_FSL_MASK				0x7800
#define CS47L15_ISRC1_FSL_SHIFT				    11
#define CS47L15_ISRC1_FSL_WIDTH				     4
#define CS47L15_ISRC1_CLK_MANUAL			0x0400
#define CS47L15_ISRC1_CLK_MANUAL_MASK			0x0400
#define CS47L15_ISRC1_CLK_MANUAL_SHIFT			    10
#define CS47L15_ISRC1_CLK_MANUAL_WIDTH			     1
#define CS47L15_ISRC1_BYPASS_SR				0x0100
#define CS47L15_ISRC1_BYPASS_SR_MASK			0x0100
#define CS47L15_ISRC1_BYPASS_SR_SHIFT			     8
#define CS47L15_ISRC1_BYPASS_SR_WIDTH			     1
#define CS47L15_ISRC1_WARP_DITHER_ENA			0x0001
#define CS47L15_ISRC1_WARP_DITHER_ENA_MASK		0x0001
#define CS47L15_ISRC1_WARP_DITHER_ENA_SHIFT		     0
#define CS47L15_ISRC1_WARP_DITHER_ENA_WIDTH		     1

/* (0x0ef2)  ISRC1_CTRL_3 */
#define CS47L15_ISRC1_INT1_ENA				0x8000
#define CS47L15_ISRC1_INT1_ENA_MASK			0x8000
#define CS47L15_ISRC1_INT1_ENA_SHIFT			    15
#define CS47L15_ISRC1_INT1_ENA_WIDTH			     1
#define CS47L15_ISRC1_INT2_ENA				0x4000
#define CS47L15_ISRC1_INT2_ENA_MASK			0x4000
#define CS47L15_ISRC1_INT2_ENA_SHIFT			    14
#define CS47L15_ISRC1_INT2_ENA_WIDTH			     1
#define CS47L15_ISRC1_INT3_ENA				0x2000
#define CS47L15_ISRC1_INT3_ENA_MASK			0x2000
#define CS47L15_ISRC1_INT3_ENA_SHIFT			    13
#define CS47L15_ISRC1_INT3_ENA_WIDTH			     1
#define CS47L15_ISRC1_INT4_ENA				0x1000
#define CS47L15_ISRC1_INT4_ENA_MASK			0x1000
#define CS47L15_ISRC1_INT4_ENA_SHIFT			    12
#define CS47L15_ISRC1_INT4_ENA_WIDTH			     1
#define CS47L15_ISRC1_DEC1_ENA				0x0200
#define CS47L15_ISRC1_DEC1_ENA_MASK			0x0200
#define CS47L15_ISRC1_DEC1_ENA_SHIFT			     9
#define CS47L15_ISRC1_DEC1_ENA_WIDTH			     1
#define CS47L15_ISRC1_DEC2_ENA				0x0100
#define CS47L15_ISRC1_DEC2_ENA_MASK			0x0100
#define CS47L15_ISRC1_DEC2_ENA_SHIFT			     8
#define CS47L15_ISRC1_DEC2_ENA_WIDTH			     1
#define CS47L15_ISRC1_DEC3_ENA				0x0080
#define CS47L15_ISRC1_DEC3_ENA_MASK			0x0080
#define CS47L15_ISRC1_DEC3_ENA_SHIFT			     7
#define CS47L15_ISRC1_DEC3_ENA_WIDTH			     1
#define CS47L15_ISRC1_DEC4_ENA				0x0040
#define CS47L15_ISRC1_DEC4_ENA_MASK			0x0040
#define CS47L15_ISRC1_DEC4_ENA_SHIFT			     6
#define CS47L15_ISRC1_DEC4_ENA_WIDTH			     1
#define CS47L15_ISRC1_NOTCH_ENA				0x0001
#define CS47L15_ISRC1_NOTCH_ENA_MASK			0x0001
#define CS47L15_ISRC1_NOTCH_ENA_SHIFT			     0
#define CS47L15_ISRC1_NOTCH_ENA_WIDTH			     1

/* (0x0ef3)  ISRC2_CTRL_1 */
#define CS47L15_ISRC2_FSH_MASK				0x7800
#define CS47L15_ISRC2_FSH_SHIFT				    11
#define CS47L15_ISRC2_FSH_WIDTH				     4
#define CS47L15_ISRC2_CLK_SEL_MASK			0x0700
#define CS47L15_ISRC2_CLK_SEL_SHIFT			     8
#define CS47L15_ISRC2_CLK_SEL_WIDTH			     3
#define CS47L15_ISRC2_DEC_FILT_SEL			0x0004
#define CS47L15_ISRC2_DEC_FILT_SEL_MASK			0x0004
#define CS47L15_ISRC2_DEC_FILT_SEL_SHIFT		     2
#define CS47L15_ISRC2_DEC_FILT_SEL_WIDTH		     1
#define CS47L15_ISRC2_INT_FILT_SEL			0x0002
#define CS47L15_ISRC2_INT_FILT_SEL_MASK			0x0002
#define CS47L15_ISRC2_INT_FILT_SEL_SHIFT		     1
#define CS47L15_ISRC2_INT_FILT_SEL_WIDTH		     1
#define CS47L15_ISRC2_FILT_TST_ENA			0x0001
#define CS47L15_ISRC2_FILT_TST_ENA_MASK			0x0001
#define CS47L15_ISRC2_FILT_TST_ENA_SHIFT		     0
#define CS47L15_ISRC2_FILT_TST_ENA_WIDTH		     1

/* (0x0ef4)  ISRC2_CTRL_2 */
#define CS47L15_ISRC2_FSL_MASK				0x7800
#define CS47L15_ISRC2_FSL_SHIFT				    11
#define CS47L15_ISRC2_FSL_WIDTH				     4
#define CS47L15_ISRC2_CLK_MANUAL			0x0400
#define CS47L15_ISRC2_CLK_MANUAL_MASK			0x0400
#define CS47L15_ISRC2_CLK_MANUAL_SHIFT			    10
#define CS47L15_ISRC2_CLK_MANUAL_WIDTH			     1
#define CS47L15_ISRC2_BYPASS_SR				0x0100
#define CS47L15_ISRC2_BYPASS_SR_MASK			0x0100
#define CS47L15_ISRC2_BYPASS_SR_SHIFT			     8
#define CS47L15_ISRC2_BYPASS_SR_WIDTH			     1
#define CS47L15_ISRC2_WARP_DITHER_ENA			0x0001
#define CS47L15_ISRC2_WARP_DITHER_ENA_MASK		0x0001
#define CS47L15_ISRC2_WARP_DITHER_ENA_SHIFT		     0
#define CS47L15_ISRC2_WARP_DITHER_ENA_WIDTH		     1

/* (0x0ef5)  ISRC2_CTRL_3 */
#define CS47L15_ISRC2_INT1_ENA				0x8000
#define CS47L15_ISRC2_INT1_ENA_MASK			0x8000
#define CS47L15_ISRC2_INT1_ENA_SHIFT			    15
#define CS47L15_ISRC2_INT1_ENA_WIDTH			     1
#define CS47L15_ISRC2_INT2_ENA				0x4000
#define CS47L15_ISRC2_INT2_ENA_MASK			0x4000
#define CS47L15_ISRC2_INT2_ENA_SHIFT			    14
#define CS47L15_ISRC2_INT2_ENA_WIDTH			     1
#define CS47L15_ISRC2_INT3_ENA				0x2000
#define CS47L15_ISRC2_INT3_ENA_MASK			0x2000
#define CS47L15_ISRC2_INT3_ENA_SHIFT			    13
#define CS47L15_ISRC2_INT3_ENA_WIDTH			     1
#define CS47L15_ISRC2_INT4_ENA				0x1000
#define CS47L15_ISRC2_INT4_ENA_MASK			0x1000
#define CS47L15_ISRC2_INT4_ENA_SHIFT			    12
#define CS47L15_ISRC2_INT4_ENA_WIDTH			     1
#define CS47L15_ISRC2_DEC1_ENA				0x0200
#define CS47L15_ISRC2_DEC1_ENA_MASK			0x0200
#define CS47L15_ISRC2_DEC1_ENA_SHIFT			     9
#define CS47L15_ISRC2_DEC1_ENA_WIDTH			     1
#define CS47L15_ISRC2_DEC2_ENA				0x0100
#define CS47L15_ISRC2_DEC2_ENA_MASK			0x0100
#define CS47L15_ISRC2_DEC2_ENA_SHIFT			     8
#define CS47L15_ISRC2_DEC2_ENA_WIDTH			     1
#define CS47L15_ISRC2_DEC3_ENA				0x0080
#define CS47L15_ISRC2_DEC3_ENA_MASK			0x0080
#define CS47L15_ISRC2_DEC3_ENA_SHIFT			     7
#define CS47L15_ISRC2_DEC3_ENA_WIDTH			     1
#define CS47L15_ISRC2_DEC4_ENA				0x0040
#define CS47L15_ISRC2_DEC4_ENA_MASK			0x0040
#define CS47L15_ISRC2_DEC4_ENA_SHIFT			     6
#define CS47L15_ISRC2_DEC4_ENA_WIDTH			     1
#define CS47L15_ISRC2_NOTCH_ENA				0x0001
#define CS47L15_ISRC2_NOTCH_ENA_MASK			0x0001
#define CS47L15_ISRC2_NOTCH_ENA_SHIFT			     0
#define CS47L15_ISRC2_NOTCH_ENA_WIDTH			     1

/* (0x1600)  ADSP2_IRQ0 */
#define CS47L15_DSP_IRQ2				0x0002
#define CS47L15_DSP_IRQ2_MASK				0x0002
#define CS47L15_DSP_IRQ2_SHIFT				     1
#define CS47L15_DSP_IRQ2_WIDTH				     1
#define CS47L15_DSP_IRQ1				0x0001
#define CS47L15_DSP_IRQ1_MASK				0x0001
#define CS47L15_DSP_IRQ1_SHIFT				     0
#define CS47L15_DSP_IRQ1_WIDTH				     1

/* (0x1601)  ADSP2_IRQ1 */
#define CS47L15_DSP_IRQ4				0x0002
#define CS47L15_DSP_IRQ4_MASK				0x0002
#define CS47L15_DSP_IRQ4_SHIFT				     1
#define CS47L15_DSP_IRQ4_WIDTH				     1
#define CS47L15_DSP_IRQ3				0x0001
#define CS47L15_DSP_IRQ3_MASK				0x0001
#define CS47L15_DSP_IRQ3_SHIFT				     0
#define CS47L15_DSP_IRQ3_WIDTH				     1

/* (0x1602)  ADSP2_IRQ2 */
#define CS47L15_DSP_IRQ6				0x0002
#define CS47L15_DSP_IRQ6_MASK				0x0002
#define CS47L15_DSP_IRQ6_SHIFT				     1
#define CS47L15_DSP_IRQ6_WIDTH				     1
#define CS47L15_DSP_IRQ5				0x0001
#define CS47L15_DSP_IRQ5_MASK				0x0001
#define CS47L15_DSP_IRQ5_SHIFT				     0
#define CS47L15_DSP_IRQ5_WIDTH				     1

/* (0x1603)  ADSP2_IRQ3 */
#define CS47L15_DSP_IRQ8				0x0002
#define CS47L15_DSP_IRQ8_MASK				0x0002
#define CS47L15_DSP_IRQ8_SHIFT				     1
#define CS47L15_DSP_IRQ8_WIDTH				     1
#define CS47L15_DSP_IRQ7				0x0001
#define CS47L15_DSP_IRQ7_MASK				0x0001
#define CS47L15_DSP_IRQ7_SHIFT				     0
#define CS47L15_DSP_IRQ7_WIDTH				     1

/* (0x1604)  ADSP2_IRQ4 */
#define CS47L15_DSP_IRQ10				0x0002
#define CS47L15_DSP_IRQ10_MASK				0x0002
#define CS47L15_DSP_IRQ10_SHIFT				     1
#define CS47L15_DSP_IRQ10_WIDTH				     1
#define CS47L15_DSP_IRQ9				0x0001
#define CS47L15_DSP_IRQ9_MASK				0x0001
#define CS47L15_DSP_IRQ9_SHIFT				     0
#define CS47L15_DSP_IRQ9_WIDTH				     1

/* (0x1605)  ADSP2_IRQ5 */
#define CS47L15_DSP_IRQ12				0x0002
#define CS47L15_DSP_IRQ12_MASK				0x0002
#define CS47L15_DSP_IRQ12_SHIFT				     1
#define CS47L15_DSP_IRQ12_WIDTH				     1
#define CS47L15_DSP_IRQ11				0x0001
#define CS47L15_DSP_IRQ11_MASK				0x0001
#define CS47L15_DSP_IRQ11_SHIFT				     0
#define CS47L15_DSP_IRQ11_WIDTH				     1

/* (0x1606)  ADSP2_IRQ6 */
#define CS47L15_DSP_IRQ14				0x0002
#define CS47L15_DSP_IRQ14_MASK				0x0002
#define CS47L15_DSP_IRQ14_SHIFT				     1
#define CS47L15_DSP_IRQ14_WIDTH				     1
#define CS47L15_DSP_IRQ13				0x0001
#define CS47L15_DSP_IRQ13_MASK				0x0001
#define CS47L15_DSP_IRQ13_SHIFT				     0
#define CS47L15_DSP_IRQ13_WIDTH				     1

/* (0x1607)  ADSP2_IRQ7 */
#define CS47L15_DSP_IRQ16				0x0002
#define CS47L15_DSP_IRQ16_MASK				0x0002
#define CS47L15_DSP_IRQ16_SHIFT				     1
#define CS47L15_DSP_IRQ16_WIDTH				     1
#define CS47L15_DSP_IRQ15				0x0001
#define CS47L15_DSP_IRQ15_MASK				0x0001
#define CS47L15_DSP_IRQ15_SHIFT				     0
#define CS47L15_DSP_IRQ15_WIDTH				     1

/* (0x1700)  GPIO1_CTRL_1 */
#define CS47L15_GP1_LVL					0x8000
#define CS47L15_GP1_LVL_MASK				0x8000
#define CS47L15_GP1_LVL_SHIFT				    15
#define CS47L15_GP1_LVL_WIDTH				     1
#define CS47L15_GP1_OP_CFG				0x4000
#define CS47L15_GP1_OP_CFG_MASK				0x4000
#define CS47L15_GP1_OP_CFG_SHIFT			    14
#define CS47L15_GP1_OP_CFG_WIDTH			     1
#define CS47L15_GP1_DB					0x2000
#define CS47L15_GP1_DB_MASK				0x2000
#define CS47L15_GP1_DB_SHIFT				    13
#define CS47L15_GP1_DB_WIDTH				     1
#define CS47L15_GP1_POL					0x1000
#define CS47L15_GP1_POL_MASK				0x1000
#define CS47L15_GP1_POL_SHIFT				    12
#define CS47L15_GP1_POL_WIDTH				     1
#define CS47L15_GP1_IP_CFG				0x0800
#define CS47L15_GP1_IP_CFG_MASK				0x0800
#define CS47L15_GP1_IP_CFG_SHIFT			    11
#define CS47L15_GP1_IP_CFG_WIDTH			     1
#define CS47L15_GP1_FN_MASK				0x03ff
#define CS47L15_GP1_FN_SHIFT				     0
#define CS47L15_GP1_FN_WIDTH				    10

/* (0x1701)  GPIO1_CTRL_2 */
#define CS47L15_GP1_DIR					0x8000
#define CS47L15_GP1_DIR_MASK				0x8000
#define CS47L15_GP1_DIR_SHIFT				    15
#define CS47L15_GP1_DIR_WIDTH				     1
#define CS47L15_GP1_PU					0x4000
#define CS47L15_GP1_PU_MASK				0x4000
#define CS47L15_GP1_PU_SHIFT				    14
#define CS47L15_GP1_PU_WIDTH				     1
#define CS47L15_GP1_PD					0x2000
#define CS47L15_GP1_PD_MASK				0x2000
#define CS47L15_GP1_PD_SHIFT				    13
#define CS47L15_GP1_PD_WIDTH				     1
#define CS47L15_GP1_DRV_STR_MASK			0x1800
#define CS47L15_GP1_DRV_STR_SHIFT			    11
#define CS47L15_GP1_DRV_STR_WIDTH			     2

/* (0x1702)  GPIO2_CTRL_1 */
#define CS47L15_GP2_LVL					0x8000
#define CS47L15_GP2_LVL_MASK				0x8000
#define CS47L15_GP2_LVL_SHIFT				    15
#define CS47L15_GP2_LVL_WIDTH				     1
#define CS47L15_GP2_OP_CFG				0x4000
#define CS47L15_GP2_OP_CFG_MASK				0x4000
#define CS47L15_GP2_OP_CFG_SHIFT			    14
#define CS47L15_GP2_OP_CFG_WIDTH			     1
#define CS47L15_GP2_DB					0x2000
#define CS47L15_GP2_DB_MASK				0x2000
#define CS47L15_GP2_DB_SHIFT				    13
#define CS47L15_GP2_DB_WIDTH				     1
#define CS47L15_GP2_POL					0x1000
#define CS47L15_GP2_POL_MASK				0x1000
#define CS47L15_GP2_POL_SHIFT				    12
#define CS47L15_GP2_POL_WIDTH				     1
#define CS47L15_GP2_IP_CFG				0x0800
#define CS47L15_GP2_IP_CFG_MASK				0x0800
#define CS47L15_GP2_IP_CFG_SHIFT			    11
#define CS47L15_GP2_IP_CFG_WIDTH			     1
#define CS47L15_GP2_FN_MASK				0x03ff
#define CS47L15_GP2_FN_SHIFT				     0
#define CS47L15_GP2_FN_WIDTH				    10

/* (0x1703)  GPIO2_CTRL_2 */
#define CS47L15_GP2_DIR					0x8000
#define CS47L15_GP2_DIR_MASK				0x8000
#define CS47L15_GP2_DIR_SHIFT				    15
#define CS47L15_GP2_DIR_WIDTH				     1
#define CS47L15_GP2_PU					0x4000
#define CS47L15_GP2_PU_MASK				0x4000
#define CS47L15_GP2_PU_SHIFT				    14
#define CS47L15_GP2_PU_WIDTH				     1
#define CS47L15_GP2_PD					0x2000
#define CS47L15_GP2_PD_MASK				0x2000
#define CS47L15_GP2_PD_SHIFT				    13
#define CS47L15_GP2_PD_WIDTH				     1
#define CS47L15_GP2_DRV_STR_MASK			0x1800
#define CS47L15_GP2_DRV_STR_SHIFT			    11
#define CS47L15_GP2_DRV_STR_WIDTH			     2

/* (0x1704)  GPIO3_CTRL_1 */
#define CS47L15_GP3_LVL					0x8000
#define CS47L15_GP3_LVL_MASK				0x8000
#define CS47L15_GP3_LVL_SHIFT				    15
#define CS47L15_GP3_LVL_WIDTH				     1
#define CS47L15_GP3_OP_CFG				0x4000
#define CS47L15_GP3_OP_CFG_MASK				0x4000
#define CS47L15_GP3_OP_CFG_SHIFT			    14
#define CS47L15_GP3_OP_CFG_WIDTH			     1
#define CS47L15_GP3_DB					0x2000
#define CS47L15_GP3_DB_MASK				0x2000
#define CS47L15_GP3_DB_SHIFT				    13
#define CS47L15_GP3_DB_WIDTH				     1
#define CS47L15_GP3_POL					0x1000
#define CS47L15_GP3_POL_MASK				0x1000
#define CS47L15_GP3_POL_SHIFT				    12
#define CS47L15_GP3_POL_WIDTH				     1
#define CS47L15_GP3_IP_CFG				0x0800
#define CS47L15_GP3_IP_CFG_MASK				0x0800
#define CS47L15_GP3_IP_CFG_SHIFT			    11
#define CS47L15_GP3_IP_CFG_WIDTH			     1
#define CS47L15_GP3_FN_MASK				0x03ff
#define CS47L15_GP3_FN_SHIFT				     0
#define CS47L15_GP3_FN_WIDTH				    10

/* (0x1705)  GPIO3_CTRL_2 */
#define CS47L15_GP3_DIR					0x8000
#define CS47L15_GP3_DIR_MASK				0x8000
#define CS47L15_GP3_DIR_SHIFT				    15
#define CS47L15_GP3_DIR_WIDTH				     1
#define CS47L15_GP3_PU					0x4000
#define CS47L15_GP3_PU_MASK				0x4000
#define CS47L15_GP3_PU_SHIFT				    14
#define CS47L15_GP3_PU_WIDTH				     1
#define CS47L15_GP3_PD					0x2000
#define CS47L15_GP3_PD_MASK				0x2000
#define CS47L15_GP3_PD_SHIFT				    13
#define CS47L15_GP3_PD_WIDTH				     1
#define CS47L15_GP3_DRV_STR_MASK			0x1800
#define CS47L15_GP3_DRV_STR_SHIFT			    11
#define CS47L15_GP3_DRV_STR_WIDTH			     2

/* (0x1706)  GPIO4_CTRL_1 */
#define CS47L15_GP4_LVL					0x8000
#define CS47L15_GP4_LVL_MASK				0x8000
#define CS47L15_GP4_LVL_SHIFT				    15
#define CS47L15_GP4_LVL_WIDTH				     1
#define CS47L15_GP4_OP_CFG				0x4000
#define CS47L15_GP4_OP_CFG_MASK				0x4000
#define CS47L15_GP4_OP_CFG_SHIFT			    14
#define CS47L15_GP4_OP_CFG_WIDTH			     1
#define CS47L15_GP4_DB					0x2000
#define CS47L15_GP4_DB_MASK				0x2000
#define CS47L15_GP4_DB_SHIFT				    13
#define CS47L15_GP4_DB_WIDTH				     1
#define CS47L15_GP4_POL					0x1000
#define CS47L15_GP4_POL_MASK				0x1000
#define CS47L15_GP4_POL_SHIFT				    12
#define CS47L15_GP4_POL_WIDTH				     1
#define CS47L15_GP4_IP_CFG				0x0800
#define CS47L15_GP4_IP_CFG_MASK				0x0800
#define CS47L15_GP4_IP_CFG_SHIFT			    11
#define CS47L15_GP4_IP_CFG_WIDTH			     1
#define CS47L15_GP4_FN_MASK				0x03ff
#define CS47L15_GP4_FN_SHIFT				     0
#define CS47L15_GP4_FN_WIDTH				    10

/* (0x1707)  GPIO4_CTRL_2 */
#define CS47L15_GP4_DIR					0x8000
#define CS47L15_GP4_DIR_MASK				0x8000
#define CS47L15_GP4_DIR_SHIFT				    15
#define CS47L15_GP4_DIR_WIDTH				     1
#define CS47L15_GP4_PU					0x4000
#define CS47L15_GP4_PU_MASK				0x4000
#define CS47L15_GP4_PU_SHIFT				    14
#define CS47L15_GP4_PU_WIDTH				     1
#define CS47L15_GP4_PD					0x2000
#define CS47L15_GP4_PD_MASK				0x2000
#define CS47L15_GP4_PD_SHIFT				    13
#define CS47L15_GP4_PD_WIDTH				     1
#define CS47L15_GP4_DRV_STR_MASK			0x1800
#define CS47L15_GP4_DRV_STR_SHIFT			    11
#define CS47L15_GP4_DRV_STR_WIDTH			     2

/* (0x1708)  GPIO5_CTRL_1 */
#define CS47L15_GP5_LVL					0x8000
#define CS47L15_GP5_LVL_MASK				0x8000
#define CS47L15_GP5_LVL_SHIFT				    15
#define CS47L15_GP5_LVL_WIDTH				     1
#define CS47L15_GP5_OP_CFG				0x4000
#define CS47L15_GP5_OP_CFG_MASK				0x4000
#define CS47L15_GP5_OP_CFG_SHIFT			    14
#define CS47L15_GP5_OP_CFG_WIDTH			     1
#define CS47L15_GP5_DB					0x2000
#define CS47L15_GP5_DB_MASK				0x2000
#define CS47L15_GP5_DB_SHIFT				    13
#define CS47L15_GP5_DB_WIDTH				     1
#define CS47L15_GP5_POL					0x1000
#define CS47L15_GP5_POL_MASK				0x1000
#define CS47L15_GP5_POL_SHIFT				    12
#define CS47L15_GP5_POL_WIDTH				     1
#define CS47L15_GP5_IP_CFG				0x0800
#define CS47L15_GP5_IP_CFG_MASK				0x0800
#define CS47L15_GP5_IP_CFG_SHIFT			    11
#define CS47L15_GP5_IP_CFG_WIDTH			     1
#define CS47L15_GP5_FN_MASK				0x03ff
#define CS47L15_GP5_FN_SHIFT				     0
#define CS47L15_GP5_FN_WIDTH				    10

/* (0x1709)  GPIO5_CTRL_2 */
#define CS47L15_GP5_DIR					0x8000
#define CS47L15_GP5_DIR_MASK				0x8000
#define CS47L15_GP5_DIR_SHIFT				    15
#define CS47L15_GP5_DIR_WIDTH				     1
#define CS47L15_GP5_PU					0x4000
#define CS47L15_GP5_PU_MASK				0x4000
#define CS47L15_GP5_PU_SHIFT				    14
#define CS47L15_GP5_PU_WIDTH				     1
#define CS47L15_GP5_PD					0x2000
#define CS47L15_GP5_PD_MASK				0x2000
#define CS47L15_GP5_PD_SHIFT				    13
#define CS47L15_GP5_PD_WIDTH				     1
#define CS47L15_GP5_DRV_STR_MASK			0x1800
#define CS47L15_GP5_DRV_STR_SHIFT			    11
#define CS47L15_GP5_DRV_STR_WIDTH			     2

/* (0x170a)  GPIO6_CTRL_1 */
#define CS47L15_GP6_LVL					0x8000
#define CS47L15_GP6_LVL_MASK				0x8000
#define CS47L15_GP6_LVL_SHIFT				    15
#define CS47L15_GP6_LVL_WIDTH				     1
#define CS47L15_GP6_OP_CFG				0x4000
#define CS47L15_GP6_OP_CFG_MASK				0x4000
#define CS47L15_GP6_OP_CFG_SHIFT			    14
#define CS47L15_GP6_OP_CFG_WIDTH			     1
#define CS47L15_GP6_DB					0x2000
#define CS47L15_GP6_DB_MASK				0x2000
#define CS47L15_GP6_DB_SHIFT				    13
#define CS47L15_GP6_DB_WIDTH				     1
#define CS47L15_GP6_POL					0x1000
#define CS47L15_GP6_POL_MASK				0x1000
#define CS47L15_GP6_POL_SHIFT				    12
#define CS47L15_GP6_POL_WIDTH				     1
#define CS47L15_GP6_IP_CFG				0x0800
#define CS47L15_GP6_IP_CFG_MASK				0x0800
#define CS47L15_GP6_IP_CFG_SHIFT			    11
#define CS47L15_GP6_IP_CFG_WIDTH			     1
#define CS47L15_GP6_FN_MASK				0x03ff
#define CS47L15_GP6_FN_SHIFT				     0
#define CS47L15_GP6_FN_WIDTH				    10

/* (0x170b)  GPIO6_CTRL_2 */
#define CS47L15_GP6_DIR					0x8000
#define CS47L15_GP6_DIR_MASK				0x8000
#define CS47L15_GP6_DIR_SHIFT				    15
#define CS47L15_GP6_DIR_WIDTH				     1
#define CS47L15_GP6_PU					0x4000
#define CS47L15_GP6_PU_MASK				0x4000
#define CS47L15_GP6_PU_SHIFT				    14
#define CS47L15_GP6_PU_WIDTH				     1
#define CS47L15_GP6_PD					0x2000
#define CS47L15_GP6_PD_MASK				0x2000
#define CS47L15_GP6_PD_SHIFT				    13
#define CS47L15_GP6_PD_WIDTH				     1
#define CS47L15_GP6_DRV_STR_MASK			0x1800
#define CS47L15_GP6_DRV_STR_SHIFT			    11
#define CS47L15_GP6_DRV_STR_WIDTH			     2

/* (0x170c)  GPIO7_CTRL_1 */
#define CS47L15_GP7_LVL					0x8000
#define CS47L15_GP7_LVL_MASK				0x8000
#define CS47L15_GP7_LVL_SHIFT				    15
#define CS47L15_GP7_LVL_WIDTH				     1
#define CS47L15_GP7_OP_CFG				0x4000
#define CS47L15_GP7_OP_CFG_MASK				0x4000
#define CS47L15_GP7_OP_CFG_SHIFT			    14
#define CS47L15_GP7_OP_CFG_WIDTH			     1
#define CS47L15_GP7_DB					0x2000
#define CS47L15_GP7_DB_MASK				0x2000
#define CS47L15_GP7_DB_SHIFT				    13
#define CS47L15_GP7_DB_WIDTH				     1
#define CS47L15_GP7_POL					0x1000
#define CS47L15_GP7_POL_MASK				0x1000
#define CS47L15_GP7_POL_SHIFT				    12
#define CS47L15_GP7_POL_WIDTH				     1
#define CS47L15_GP7_IP_CFG				0x0800
#define CS47L15_GP7_IP_CFG_MASK				0x0800
#define CS47L15_GP7_IP_CFG_SHIFT			    11
#define CS47L15_GP7_IP_CFG_WIDTH			     1
#define CS47L15_GP7_FN_MASK				0x03ff
#define CS47L15_GP7_FN_SHIFT				     0
#define CS47L15_GP7_FN_WIDTH				    10

/* (0x170d)  GPIO7_CTRL_2 */
#define CS47L15_GP7_DIR					0x8000
#define CS47L15_GP7_DIR_MASK				0x8000
#define CS47L15_GP7_DIR_SHIFT				    15
#define CS47L15_GP7_DIR_WIDTH				     1
#define CS47L15_GP7_PU					0x4000
#define CS47L15_GP7_PU_MASK				0x4000
#define CS47L15_GP7_PU_SHIFT				    14
#define CS47L15_GP7_PU_WIDTH				     1
#define CS47L15_GP7_PD					0x2000
#define CS47L15_GP7_PD_MASK				0x2000
#define CS47L15_GP7_PD_SHIFT				    13
#define CS47L15_GP7_PD_WIDTH				     1
#define CS47L15_GP7_DRV_STR_MASK			0x1800
#define CS47L15_GP7_DRV_STR_SHIFT			    11
#define CS47L15_GP7_DRV_STR_WIDTH			     2

/* (0x170e)  GPIO8_CTRL_1 */
#define CS47L15_GP8_LVL					0x8000
#define CS47L15_GP8_LVL_MASK				0x8000
#define CS47L15_GP8_LVL_SHIFT				    15
#define CS47L15_GP8_LVL_WIDTH				     1
#define CS47L15_GP8_OP_CFG				0x4000
#define CS47L15_GP8_OP_CFG_MASK				0x4000
#define CS47L15_GP8_OP_CFG_SHIFT			    14
#define CS47L15_GP8_OP_CFG_WIDTH			     1
#define CS47L15_GP8_DB					0x2000
#define CS47L15_GP8_DB_MASK				0x2000
#define CS47L15_GP8_DB_SHIFT				    13
#define CS47L15_GP8_DB_WIDTH				     1
#define CS47L15_GP8_POL					0x1000
#define CS47L15_GP8_POL_MASK				0x1000
#define CS47L15_GP8_POL_SHIFT				    12
#define CS47L15_GP8_POL_WIDTH				     1
#define CS47L15_GP8_IP_CFG				0x0800
#define CS47L15_GP8_IP_CFG_MASK				0x0800
#define CS47L15_GP8_IP_CFG_SHIFT			    11
#define CS47L15_GP8_IP_CFG_WIDTH			     1
#define CS47L15_GP8_FN_MASK				0x03ff
#define CS47L15_GP8_FN_SHIFT				     0
#define CS47L15_GP8_FN_WIDTH				    10

/* (0x170f)  GPIO8_CTRL_2 */
#define CS47L15_GP8_DIR					0x8000
#define CS47L15_GP8_DIR_MASK				0x8000
#define CS47L15_GP8_DIR_SHIFT				    15
#define CS47L15_GP8_DIR_WIDTH				     1
#define CS47L15_GP8_PU					0x4000
#define CS47L15_GP8_PU_MASK				0x4000
#define CS47L15_GP8_PU_SHIFT				    14
#define CS47L15_GP8_PU_WIDTH				     1
#define CS47L15_GP8_PD					0x2000
#define CS47L15_GP8_PD_MASK				0x2000
#define CS47L15_GP8_PD_SHIFT				    13
#define CS47L15_GP8_PD_WIDTH				     1
#define CS47L15_GP8_DRV_STR_MASK			0x1800
#define CS47L15_GP8_DRV_STR_SHIFT			    11
#define CS47L15_GP8_DRV_STR_WIDTH			     2

/* (0x1710)  GPIO9_CTRL_1 */
#define CS47L15_GP9_LVL					0x8000
#define CS47L15_GP9_LVL_MASK				0x8000
#define CS47L15_GP9_LVL_SHIFT				    15
#define CS47L15_GP9_LVL_WIDTH				     1
#define CS47L15_GP9_OP_CFG				0x4000
#define CS47L15_GP9_OP_CFG_MASK				0x4000
#define CS47L15_GP9_OP_CFG_SHIFT			    14
#define CS47L15_GP9_OP_CFG_WIDTH			     1
#define CS47L15_GP9_DB					0x2000
#define CS47L15_GP9_DB_MASK				0x2000
#define CS47L15_GP9_DB_SHIFT				    13
#define CS47L15_GP9_DB_WIDTH				     1
#define CS47L15_GP9_POL					0x1000
#define CS47L15_GP9_POL_MASK				0x1000
#define CS47L15_GP9_POL_SHIFT				    12
#define CS47L15_GP9_POL_WIDTH				     1
#define CS47L15_GP9_IP_CFG				0x0800
#define CS47L15_GP9_IP_CFG_MASK				0x0800
#define CS47L15_GP9_IP_CFG_SHIFT			    11
#define CS47L15_GP9_IP_CFG_WIDTH			     1
#define CS47L15_GP9_FN_MASK				0x03ff
#define CS47L15_GP9_FN_SHIFT				     0
#define CS47L15_GP9_FN_WIDTH				    10

/* (0x1711)  GPIO9_CTRL_2 */
#define CS47L15_GP9_DIR					0x8000
#define CS47L15_GP9_DIR_MASK				0x8000
#define CS47L15_GP9_DIR_SHIFT				    15
#define CS47L15_GP9_DIR_WIDTH				     1
#define CS47L15_GP9_PU					0x4000
#define CS47L15_GP9_PU_MASK				0x4000
#define CS47L15_GP9_PU_SHIFT				    14
#define CS47L15_GP9_PU_WIDTH				     1
#define CS47L15_GP9_PD					0x2000
#define CS47L15_GP9_PD_MASK				0x2000
#define CS47L15_GP9_PD_SHIFT				    13
#define CS47L15_GP9_PD_WIDTH				     1
#define CS47L15_GP9_DRV_STR_MASK			0x1800
#define CS47L15_GP9_DRV_STR_SHIFT			    11
#define CS47L15_GP9_DRV_STR_WIDTH			     2

/* (0x1712)  GPIO10_CTRL_1 */
#define CS47L15_GP10_LVL				0x8000
#define CS47L15_GP10_LVL_MASK				0x8000
#define CS47L15_GP10_LVL_SHIFT				    15
#define CS47L15_GP10_LVL_WIDTH				     1
#define CS47L15_GP10_OP_CFG				0x4000
#define CS47L15_GP10_OP_CFG_MASK			0x4000
#define CS47L15_GP10_OP_CFG_SHIFT			    14
#define CS47L15_GP10_OP_CFG_WIDTH			     1
#define CS47L15_GP10_DB					0x2000
#define CS47L15_GP10_DB_MASK				0x2000
#define CS47L15_GP10_DB_SHIFT				    13
#define CS47L15_GP10_DB_WIDTH				     1
#define CS47L15_GP10_POL				0x1000
#define CS47L15_GP10_POL_MASK				0x1000
#define CS47L15_GP10_POL_SHIFT				    12
#define CS47L15_GP10_POL_WIDTH				     1
#define CS47L15_GP10_IP_CFG				0x0800
#define CS47L15_GP10_IP_CFG_MASK			0x0800
#define CS47L15_GP10_IP_CFG_SHIFT			    11
#define CS47L15_GP10_IP_CFG_WIDTH			     1
#define CS47L15_GP10_FN_MASK				0x03ff
#define CS47L15_GP10_FN_SHIFT				     0
#define CS47L15_GP10_FN_WIDTH				    10

/* (0x1713)  GPIO10_CTRL_2 */
#define CS47L15_GP10_DIR				0x8000
#define CS47L15_GP10_DIR_MASK				0x8000
#define CS47L15_GP10_DIR_SHIFT				    15
#define CS47L15_GP10_DIR_WIDTH				     1
#define CS47L15_GP10_PU					0x4000
#define CS47L15_GP10_PU_MASK				0x4000
#define CS47L15_GP10_PU_SHIFT				    14
#define CS47L15_GP10_PU_WIDTH				     1
#define CS47L15_GP10_PD					0x2000
#define CS47L15_GP10_PD_MASK				0x2000
#define CS47L15_GP10_PD_SHIFT				    13
#define CS47L15_GP10_PD_WIDTH				     1
#define CS47L15_GP10_DRV_STR_MASK			0x1800
#define CS47L15_GP10_DRV_STR_SHIFT			    11
#define CS47L15_GP10_DRV_STR_WIDTH			     2

/* (0x1714)  GPIO11_CTRL_1 */
#define CS47L15_GP11_LVL				0x8000
#define CS47L15_GP11_LVL_MASK				0x8000
#define CS47L15_GP11_LVL_SHIFT				    15
#define CS47L15_GP11_LVL_WIDTH				     1
#define CS47L15_GP11_OP_CFG				0x4000
#define CS47L15_GP11_OP_CFG_MASK			0x4000
#define CS47L15_GP11_OP_CFG_SHIFT			    14
#define CS47L15_GP11_OP_CFG_WIDTH			     1
#define CS47L15_GP11_DB					0x2000
#define CS47L15_GP11_DB_MASK				0x2000
#define CS47L15_GP11_DB_SHIFT				    13
#define CS47L15_GP11_DB_WIDTH				     1
#define CS47L15_GP11_POL				0x1000
#define CS47L15_GP11_POL_MASK				0x1000
#define CS47L15_GP11_POL_SHIFT				    12
#define CS47L15_GP11_POL_WIDTH				     1
#define CS47L15_GP11_IP_CFG				0x0800
#define CS47L15_GP11_IP_CFG_MASK			0x0800
#define CS47L15_GP11_IP_CFG_SHIFT			    11
#define CS47L15_GP11_IP_CFG_WIDTH			     1
#define CS47L15_GP11_FN_MASK				0x03ff
#define CS47L15_GP11_FN_SHIFT				     0
#define CS47L15_GP11_FN_WIDTH				    10

/* (0x1715)  GPIO11_CTRL_2 */
#define CS47L15_GP11_DIR				0x8000
#define CS47L15_GP11_DIR_MASK				0x8000
#define CS47L15_GP11_DIR_SHIFT				    15
#define CS47L15_GP11_DIR_WIDTH				     1
#define CS47L15_GP11_PU					0x4000
#define CS47L15_GP11_PU_MASK				0x4000
#define CS47L15_GP11_PU_SHIFT				    14
#define CS47L15_GP11_PU_WIDTH				     1
#define CS47L15_GP11_PD					0x2000
#define CS47L15_GP11_PD_MASK				0x2000
#define CS47L15_GP11_PD_SHIFT				    13
#define CS47L15_GP11_PD_WIDTH				     1
#define CS47L15_GP11_DRV_STR_MASK			0x1800
#define CS47L15_GP11_DRV_STR_SHIFT			    11
#define CS47L15_GP11_DRV_STR_WIDTH			     2

/* (0x1716)  GPIO12_CTRL_1 */
#define CS47L15_GP12_LVL				0x8000
#define CS47L15_GP12_LVL_MASK				0x8000
#define CS47L15_GP12_LVL_SHIFT				    15
#define CS47L15_GP12_LVL_WIDTH				     1
#define CS47L15_GP12_OP_CFG				0x4000
#define CS47L15_GP12_OP_CFG_MASK			0x4000
#define CS47L15_GP12_OP_CFG_SHIFT			    14
#define CS47L15_GP12_OP_CFG_WIDTH			     1
#define CS47L15_GP12_DB					0x2000
#define CS47L15_GP12_DB_MASK				0x2000
#define CS47L15_GP12_DB_SHIFT				    13
#define CS47L15_GP12_DB_WIDTH				     1
#define CS47L15_GP12_POL				0x1000
#define CS47L15_GP12_POL_MASK				0x1000
#define CS47L15_GP12_POL_SHIFT				    12
#define CS47L15_GP12_POL_WIDTH				     1
#define CS47L15_GP12_IP_CFG				0x0800
#define CS47L15_GP12_IP_CFG_MASK			0x0800
#define CS47L15_GP12_IP_CFG_SHIFT			    11
#define CS47L15_GP12_IP_CFG_WIDTH			     1
#define CS47L15_GP12_FN_MASK				0x03ff
#define CS47L15_GP12_FN_SHIFT				     0
#define CS47L15_GP12_FN_WIDTH				    10

/* (0x1717)  GPIO12_CTRL_2 */
#define CS47L15_GP12_DIR				0x8000
#define CS47L15_GP12_DIR_MASK				0x8000
#define CS47L15_GP12_DIR_SHIFT				    15
#define CS47L15_GP12_DIR_WIDTH				     1
#define CS47L15_GP12_PU					0x4000
#define CS47L15_GP12_PU_MASK				0x4000
#define CS47L15_GP12_PU_SHIFT				    14
#define CS47L15_GP12_PU_WIDTH				     1
#define CS47L15_GP12_PD					0x2000
#define CS47L15_GP12_PD_MASK				0x2000
#define CS47L15_GP12_PD_SHIFT				    13
#define CS47L15_GP12_PD_WIDTH				     1
#define CS47L15_GP12_DRV_STR_MASK			0x1800
#define CS47L15_GP12_DRV_STR_SHIFT			    11
#define CS47L15_GP12_DRV_STR_WIDTH			     2

/* (0x1718)  GPIO13_CTRL_1 */
#define CS47L15_GP13_LVL				0x8000
#define CS47L15_GP13_LVL_MASK				0x8000
#define CS47L15_GP13_LVL_SHIFT				    15
#define CS47L15_GP13_LVL_WIDTH				     1
#define CS47L15_GP13_OP_CFG				0x4000
#define CS47L15_GP13_OP_CFG_MASK			0x4000
#define CS47L15_GP13_OP_CFG_SHIFT			    14
#define CS47L15_GP13_OP_CFG_WIDTH			     1
#define CS47L15_GP13_DB					0x2000
#define CS47L15_GP13_DB_MASK				0x2000
#define CS47L15_GP13_DB_SHIFT				    13
#define CS47L15_GP13_DB_WIDTH				     1
#define CS47L15_GP13_POL				0x1000
#define CS47L15_GP13_POL_MASK				0x1000
#define CS47L15_GP13_POL_SHIFT				    12
#define CS47L15_GP13_POL_WIDTH				     1
#define CS47L15_GP13_IP_CFG				0x0800
#define CS47L15_GP13_IP_CFG_MASK			0x0800
#define CS47L15_GP13_IP_CFG_SHIFT			    11
#define CS47L15_GP13_IP_CFG_WIDTH			     1
#define CS47L15_GP13_FN_MASK				0x03ff
#define CS47L15_GP13_FN_SHIFT				     0
#define CS47L15_GP13_FN_WIDTH				    10

/* (0x1719)  GPIO13_CTRL_2 */
#define CS47L15_GP13_DIR				0x8000
#define CS47L15_GP13_DIR_MASK				0x8000
#define CS47L15_GP13_DIR_SHIFT				    15
#define CS47L15_GP13_DIR_WIDTH				     1
#define CS47L15_GP13_PU					0x4000
#define CS47L15_GP13_PU_MASK				0x4000
#define CS47L15_GP13_PU_SHIFT				    14
#define CS47L15_GP13_PU_WIDTH				     1
#define CS47L15_GP13_PD					0x2000
#define CS47L15_GP13_PD_MASK				0x2000
#define CS47L15_GP13_PD_SHIFT				    13
#define CS47L15_GP13_PD_WIDTH				     1
#define CS47L15_GP13_DRV_STR_MASK			0x1800
#define CS47L15_GP13_DRV_STR_SHIFT			    11
#define CS47L15_GP13_DRV_STR_WIDTH			     2

/* (0x171a)  GPIO14_CTRL_1 */
#define CS47L15_GP14_LVL				0x8000
#define CS47L15_GP14_LVL_MASK				0x8000
#define CS47L15_GP14_LVL_SHIFT				    15
#define CS47L15_GP14_LVL_WIDTH				     1
#define CS47L15_GP14_OP_CFG				0x4000
#define CS47L15_GP14_OP_CFG_MASK			0x4000
#define CS47L15_GP14_OP_CFG_SHIFT			    14
#define CS47L15_GP14_OP_CFG_WIDTH			     1
#define CS47L15_GP14_DB					0x2000
#define CS47L15_GP14_DB_MASK				0x2000
#define CS47L15_GP14_DB_SHIFT				    13
#define CS47L15_GP14_DB_WIDTH				     1
#define CS47L15_GP14_POL				0x1000
#define CS47L15_GP14_POL_MASK				0x1000
#define CS47L15_GP14_POL_SHIFT				    12
#define CS47L15_GP14_POL_WIDTH				     1
#define CS47L15_GP14_IP_CFG				0x0800
#define CS47L15_GP14_IP_CFG_MASK			0x0800
#define CS47L15_GP14_IP_CFG_SHIFT			    11
#define CS47L15_GP14_IP_CFG_WIDTH			     1
#define CS47L15_GP14_FN_MASK				0x03ff
#define CS47L15_GP14_FN_SHIFT				     0
#define CS47L15_GP14_FN_WIDTH				    10

/* (0x171b)  GPIO14_CTRL_2 */
#define CS47L15_GP14_DIR				0x8000
#define CS47L15_GP14_DIR_MASK				0x8000
#define CS47L15_GP14_DIR_SHIFT				    15
#define CS47L15_GP14_DIR_WIDTH				     1
#define CS47L15_GP14_PU					0x4000
#define CS47L15_GP14_PU_MASK				0x4000
#define CS47L15_GP14_PU_SHIFT				    14
#define CS47L15_GP14_PU_WIDTH				     1
#define CS47L15_GP14_PD					0x2000
#define CS47L15_GP14_PD_MASK				0x2000
#define CS47L15_GP14_PD_SHIFT				    13
#define CS47L15_GP14_PD_WIDTH				     1
#define CS47L15_GP14_DRV_STR_MASK			0x1800
#define CS47L15_GP14_DRV_STR_SHIFT			    11
#define CS47L15_GP14_DRV_STR_WIDTH			     2

/* (0x171c)  GPIO15_CTRL_1 */
#define CS47L15_GP15_LVL				0x8000
#define CS47L15_GP15_LVL_MASK				0x8000
#define CS47L15_GP15_LVL_SHIFT				    15
#define CS47L15_GP15_LVL_WIDTH				     1
#define CS47L15_GP15_OP_CFG				0x4000
#define CS47L15_GP15_OP_CFG_MASK			0x4000
#define CS47L15_GP15_OP_CFG_SHIFT			    14
#define CS47L15_GP15_OP_CFG_WIDTH			     1
#define CS47L15_GP15_DB					0x2000
#define CS47L15_GP15_DB_MASK				0x2000
#define CS47L15_GP15_DB_SHIFT				    13
#define CS47L15_GP15_DB_WIDTH				     1
#define CS47L15_GP15_POL				0x1000
#define CS47L15_GP15_POL_MASK				0x1000
#define CS47L15_GP15_POL_SHIFT				    12
#define CS47L15_GP15_POL_WIDTH				     1
#define CS47L15_GP15_IP_CFG				0x0800
#define CS47L15_GP15_IP_CFG_MASK			0x0800
#define CS47L15_GP15_IP_CFG_SHIFT			    11
#define CS47L15_GP15_IP_CFG_WIDTH			     1
#define CS47L15_GP15_FN_MASK				0x03ff
#define CS47L15_GP15_FN_SHIFT				     0
#define CS47L15_GP15_FN_WIDTH				    10

/* (0x171d)  GPIO15_CTRL_2 */
#define CS47L15_GP15_DIR				0x8000
#define CS47L15_GP15_DIR_MASK				0x8000
#define CS47L15_GP15_DIR_SHIFT				    15
#define CS47L15_GP15_DIR_WIDTH				     1
#define CS47L15_GP15_PU					0x4000
#define CS47L15_GP15_PU_MASK				0x4000
#define CS47L15_GP15_PU_SHIFT				    14
#define CS47L15_GP15_PU_WIDTH				     1
#define CS47L15_GP15_PD					0x2000
#define CS47L15_GP15_PD_MASK				0x2000
#define CS47L15_GP15_PD_SHIFT				    13
#define CS47L15_GP15_PD_WIDTH				     1
#define CS47L15_GP15_DRV_STR_MASK			0x1800
#define CS47L15_GP15_DRV_STR_SHIFT			    11
#define CS47L15_GP15_DRV_STR_WIDTH			     2

/* (0x1800)  IRQ1_Status_1 */
#define CS47L15_CTRLIF_ERR_EINT1			0x1000
#define CS47L15_CTRLIF_ERR_EINT1_MASK			0x1000
#define CS47L15_CTRLIF_ERR_EINT1_SHIFT			    12
#define CS47L15_CTRLIF_ERR_EINT1_WIDTH			     1
#define CS47L15_SYSCLK_FAIL_EINT1			0x0200
#define CS47L15_SYSCLK_FAIL_EINT1_MASK			0x0200
#define CS47L15_SYSCLK_FAIL_EINT1_SHIFT			     9
#define CS47L15_SYSCLK_FAIL_EINT1_WIDTH			     1
#define CS47L15_BOOT_DONE_EINT1				0x0080
#define CS47L15_BOOT_DONE_EINT1_MASK			0x0080
#define CS47L15_BOOT_DONE_EINT1_SHIFT			     7
#define CS47L15_BOOT_DONE_EINT1_WIDTH			     1

/* (0x1801)  IRQ1_Status_2 */
#define CS47L15_FLL_AO_REF_LOST_EINT1			0x8000
#define CS47L15_FLL_AO_REF_LOST_EINT1_MASK		0x8000
#define CS47L15_FLL_AO_REF_LOST_EINT1_SHIFT		    15
#define CS47L15_FLL_AO_REF_LOST_EINT1_WIDTH		     1
#define CS47L15_CLK_DSP_ERR_EINT1			0x4000
#define CS47L15_CLK_DSP_ERR_EINT1_MASK			0x4000
#define CS47L15_CLK_DSP_ERR_EINT1_SHIFT			    14
#define CS47L15_CLK_DSP_ERR_EINT1_WIDTH			     1
#define CS47L15_CLK_ASYNC_ERR_EINT1			0x2000
#define CS47L15_CLK_ASYNC_ERR_EINT1_MASK		0x2000
#define CS47L15_CLK_ASYNC_ERR_EINT1_SHIFT		    13
#define CS47L15_CLK_ASYNC_ERR_EINT1_WIDTH		     1
#define CS47L15_CLK_SYS_ERR_EINT1			0x1000
#define CS47L15_CLK_SYS_ERR_EINT1_MASK			0x1000
#define CS47L15_CLK_SYS_ERR_EINT1_SHIFT			    12
#define CS47L15_CLK_SYS_ERR_EINT1_WIDTH			     1
#define CS47L15_FLL_AO_LOCK_EINT1			0x0800
#define CS47L15_FLL_AO_LOCK_EINT1_MASK			0x0800
#define CS47L15_FLL_AO_LOCK_EINT1_SHIFT			    11
#define CS47L15_FLL_AO_LOCK_EINT1_WIDTH			     1
#define CS47L15_FLL1_LOCK_EINT1				0x0100
#define CS47L15_FLL1_LOCK_EINT1_MASK			0x0100
#define CS47L15_FLL1_LOCK_EINT1_SHIFT			     8
#define CS47L15_FLL1_LOCK_EINT1_WIDTH			     1

/* (0x1805)  IRQ1_Status_6 */
#define CS47L15_MICDET2_EINT1				0x0200
#define CS47L15_MICDET2_EINT1_MASK			0x0200
#define CS47L15_MICDET2_EINT1_SHIFT			     9
#define CS47L15_MICDET2_EINT1_WIDTH			     1
#define CS47L15_MICDET1_EINT1				0x0100
#define CS47L15_MICDET1_EINT1_MASK			0x0100
#define CS47L15_MICDET1_EINT1_SHIFT			     8
#define CS47L15_MICDET1_EINT1_WIDTH			     1
#define CS47L15_HPDET_EINT1				0x0001
#define CS47L15_HPDET_EINT1_MASK			0x0001
#define CS47L15_HPDET_EINT1_SHIFT			     0
#define CS47L15_HPDET_EINT1_WIDTH			     1

/* (0x1806)  IRQ1_Status_7 */
#define CS47L15_MICD_CLAMP_FALL_EINT1			0x0020
#define CS47L15_MICD_CLAMP_FALL_EINT1_MASK		0x0020
#define CS47L15_MICD_CLAMP_FALL_EINT1_SHIFT		     5
#define CS47L15_MICD_CLAMP_FALL_EINT1_WIDTH		     1
#define CS47L15_MICD_CLAMP_RISE_EINT1			0x0010
#define CS47L15_MICD_CLAMP_RISE_EINT1_MASK		0x0010
#define CS47L15_MICD_CLAMP_RISE_EINT1_SHIFT		     4
#define CS47L15_MICD_CLAMP_RISE_EINT1_WIDTH		     1
#define CS47L15_JD2_FALL_EINT1				0x0008
#define CS47L15_JD2_FALL_EINT1_MASK			0x0008
#define CS47L15_JD2_FALL_EINT1_SHIFT			     3
#define CS47L15_JD2_FALL_EINT1_WIDTH			     1
#define CS47L15_JD2_RISE_EINT1				0x0004
#define CS47L15_JD2_RISE_EINT1_MASK			0x0004
#define CS47L15_JD2_RISE_EINT1_SHIFT			     2
#define CS47L15_JD2_RISE_EINT1_WIDTH			     1
#define CS47L15_JD1_FALL_EINT1				0x0002
#define CS47L15_JD1_FALL_EINT1_MASK			0x0002
#define CS47L15_JD1_FALL_EINT1_SHIFT			     1
#define CS47L15_JD1_FALL_EINT1_WIDTH			     1
#define CS47L15_JD1_RISE_EINT1				0x0001
#define CS47L15_JD1_RISE_EINT1_MASK			0x0001
#define CS47L15_JD1_RISE_EINT1_SHIFT			     0
#define CS47L15_JD1_RISE_EINT1_WIDTH			     1

/* (0x1808)  IRQ1_Status_9 */
#define CS47L15_INPUTS_SIG_DET_EINT1			0x0004
#define CS47L15_INPUTS_SIG_DET_EINT1_MASK		0x0004
#define CS47L15_INPUTS_SIG_DET_EINT1_SHIFT		     2
#define CS47L15_INPUTS_SIG_DET_EINT1_WIDTH		     1
#define CS47L15_DRC2_SIG_DET_EINT1			0x0002
#define CS47L15_DRC2_SIG_DET_EINT1_MASK			0x0002
#define CS47L15_DRC2_SIG_DET_EINT1_SHIFT		     1
#define CS47L15_DRC2_SIG_DET_EINT1_WIDTH		     1
#define CS47L15_DRC1_SIG_DET_EINT1			0x0001
#define CS47L15_DRC1_SIG_DET_EINT1_MASK			0x0001
#define CS47L15_DRC1_SIG_DET_EINT1_SHIFT		     0
#define CS47L15_DRC1_SIG_DET_EINT1_WIDTH		     1

/* (0x180a)  IRQ1_Status_11 */
#define CS47L15_DSP_IRQ16_EINT1				0x8000
#define CS47L15_DSP_IRQ16_EINT1_MASK			0x8000
#define CS47L15_DSP_IRQ16_EINT1_SHIFT			    15
#define CS47L15_DSP_IRQ16_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ15_EINT1				0x4000
#define CS47L15_DSP_IRQ15_EINT1_MASK			0x4000
#define CS47L15_DSP_IRQ15_EINT1_SHIFT			    14
#define CS47L15_DSP_IRQ15_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ14_EINT1				0x2000
#define CS47L15_DSP_IRQ14_EINT1_MASK			0x2000
#define CS47L15_DSP_IRQ14_EINT1_SHIFT			    13
#define CS47L15_DSP_IRQ14_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ13_EINT1				0x1000
#define CS47L15_DSP_IRQ13_EINT1_MASK			0x1000
#define CS47L15_DSP_IRQ13_EINT1_SHIFT			    12
#define CS47L15_DSP_IRQ13_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ12_EINT1				0x0800
#define CS47L15_DSP_IRQ12_EINT1_MASK			0x0800
#define CS47L15_DSP_IRQ12_EINT1_SHIFT			    11
#define CS47L15_DSP_IRQ12_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ11_EINT1				0x0400
#define CS47L15_DSP_IRQ11_EINT1_MASK			0x0400
#define CS47L15_DSP_IRQ11_EINT1_SHIFT			    10
#define CS47L15_DSP_IRQ11_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ10_EINT1				0x0200
#define CS47L15_DSP_IRQ10_EINT1_MASK			0x0200
#define CS47L15_DSP_IRQ10_EINT1_SHIFT			     9
#define CS47L15_DSP_IRQ10_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ9_EINT1				0x0100
#define CS47L15_DSP_IRQ9_EINT1_MASK			0x0100
#define CS47L15_DSP_IRQ9_EINT1_SHIFT			     8
#define CS47L15_DSP_IRQ9_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ8_EINT1				0x0080
#define CS47L15_DSP_IRQ8_EINT1_MASK			0x0080
#define CS47L15_DSP_IRQ8_EINT1_SHIFT			     7
#define CS47L15_DSP_IRQ8_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ7_EINT1				0x0040
#define CS47L15_DSP_IRQ7_EINT1_MASK			0x0040
#define CS47L15_DSP_IRQ7_EINT1_SHIFT			     6
#define CS47L15_DSP_IRQ7_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ6_EINT1				0x0020
#define CS47L15_DSP_IRQ6_EINT1_MASK			0x0020
#define CS47L15_DSP_IRQ6_EINT1_SHIFT			     5
#define CS47L15_DSP_IRQ6_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ5_EINT1				0x0010
#define CS47L15_DSP_IRQ5_EINT1_MASK			0x0010
#define CS47L15_DSP_IRQ5_EINT1_SHIFT			     4
#define CS47L15_DSP_IRQ5_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ4_EINT1				0x0008
#define CS47L15_DSP_IRQ4_EINT1_MASK			0x0008
#define CS47L15_DSP_IRQ4_EINT1_SHIFT			     3
#define CS47L15_DSP_IRQ4_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ3_EINT1				0x0004
#define CS47L15_DSP_IRQ3_EINT1_MASK			0x0004
#define CS47L15_DSP_IRQ3_EINT1_SHIFT			     2
#define CS47L15_DSP_IRQ3_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ2_EINT1				0x0002
#define CS47L15_DSP_IRQ2_EINT1_MASK			0x0002
#define CS47L15_DSP_IRQ2_EINT1_SHIFT			     1
#define CS47L15_DSP_IRQ2_EINT1_WIDTH			     1
#define CS47L15_DSP_IRQ1_EINT1				0x0001
#define CS47L15_DSP_IRQ1_EINT1_MASK			0x0001
#define CS47L15_DSP_IRQ1_EINT1_SHIFT			     0
#define CS47L15_DSP_IRQ1_EINT1_WIDTH			     1

/* (0x180b)  IRQ1_Status_12 */
#define CS47L15_SPK1L_SHORT_EINT1			0x0040
#define CS47L15_SPK1L_SHORT_EINT1_MASK			0x0040
#define CS47L15_SPK1L_SHORT_EINT1_SHIFT			     6
#define CS47L15_SPK1L_SHORT_EINT1_WIDTH			     1
#define CS47L15_HP2R_SC_EINT1				0x0008
#define CS47L15_HP2R_SC_EINT1_MASK			0x0008
#define CS47L15_HP2R_SC_EINT1_SHIFT			     3
#define CS47L15_HP2R_SC_EINT1_WIDTH			     1
#define CS47L15_HP2L_SC_EINT1				0x0004
#define CS47L15_HP2L_SC_EINT1_MASK			0x0004
#define CS47L15_HP2L_SC_EINT1_SHIFT			     2
#define CS47L15_HP2L_SC_EINT1_WIDTH			     1
#define CS47L15_HP1R_SC_EINT1				0x0002
#define CS47L15_HP1R_SC_EINT1_MASK			0x0002
#define CS47L15_HP1R_SC_EINT1_SHIFT			     1
#define CS47L15_HP1R_SC_EINT1_WIDTH			     1
#define CS47L15_HP1L_SC_EINT1				0x0001
#define CS47L15_HP1L_SC_EINT1_MASK			0x0001
#define CS47L15_HP1L_SC_EINT1_SHIFT			     0
#define CS47L15_HP1L_SC_EINT1_WIDTH			     1

/* (0x180c)  IRQ1_Status_13 */
#define CS47L15_SPK1L_STARTUP_DONE_EINT1		0x0040
#define CS47L15_SPK1L_STARTUP_DONE_EINT1_MASK		0x0040
#define CS47L15_SPK1L_STARTUP_DONE_EINT1_SHIFT		     6
#define CS47L15_SPK1L_STARTUP_DONE_EINT1_WIDTH		     1
#define CS47L15_HP1R_ENABLE_DONE_EINT1			0x0002
#define CS47L15_HP1R_ENABLE_DONE_EINT1_MASK		0x0002
#define CS47L15_HP1R_ENABLE_DONE_EINT1_SHIFT		     1
#define CS47L15_HP1R_ENABLE_DONE_EINT1_WIDTH		     1
#define CS47L15_HP1L_ENABLE_DONE_EINT1			0x0001
#define CS47L15_HP1L_ENABLE_DONE_EINT1_MASK		0x0001
#define CS47L15_HP1L_ENABLE_DONE_EINT1_SHIFT		     0
#define CS47L15_HP1L_ENABLE_DONE_EINT1_WIDTH		     1

/* (0x180d)  IRQ1_Status_14 */
#define CS47L15_SPK1L_SHUTDOWN_DONE_EINT1		0x0040
#define CS47L15_SPK1L_SHUTDOWN_DONE_EINT1_MASK		0x0040
#define CS47L15_SPK1L_SHUTDOWN_DONE_EINT1_SHIFT		     6
#define CS47L15_SPK1L_SHUTDOWN_DONE_EINT1_WIDTH		     1
#define CS47L15_HP1R_DISABLE_DONE_EINT1			0x0002
#define CS47L15_HP1R_DISABLE_DONE_EINT1_MASK		0x0002
#define CS47L15_HP1R_DISABLE_DONE_EINT1_SHIFT		     1
#define CS47L15_HP1R_DISABLE_DONE_EINT1_WIDTH		     1
#define CS47L15_HP1L_DISABLE_DONE_EINT1			0x0001
#define CS47L15_HP1L_DISABLE_DONE_EINT1_MASK		0x0001
#define CS47L15_HP1L_DISABLE_DONE_EINT1_SHIFT		     0
#define CS47L15_HP1L_DISABLE_DONE_EINT1_WIDTH		     1

/* (0x180e)  IRQ1_Status_15 */
#define CS47L15_SPK_OVERHEAT_WARN_EINT1			0x0004
#define CS47L15_SPK_OVERHEAT_WARN_EINT1_MASK		0x0004
#define CS47L15_SPK_OVERHEAT_WARN_EINT1_SHIFT		     2
#define CS47L15_SPK_OVERHEAT_WARN_EINT1_WIDTH		     1
#define CS47L15_SPK_OVERHEAT_EINT1			0x0002
#define CS47L15_SPK_OVERHEAT_EINT1_MASK			0x0002
#define CS47L15_SPK_OVERHEAT_EINT1_SHIFT		     1
#define CS47L15_SPK_OVERHEAT_EINT1_WIDTH		     1
#define CS47L15_SPK_SHUTDOWN_EINT1			0x0001
#define CS47L15_SPK_SHUTDOWN_EINT1_MASK			0x0001
#define CS47L15_SPK_SHUTDOWN_EINT1_SHIFT		     0
#define CS47L15_SPK_SHUTDOWN_EINT1_WIDTH		     1

/* (0x180f)  IRQ1_Status_16 */
#define CS47L15_MIF4_OVERCLOCKED_EINT1			0x0080
#define CS47L15_MIF4_OVERCLOCKED_EINT1_MASK		0x0080
#define CS47L15_MIF4_OVERCLOCKED_EINT1_SHIFT		     7
#define CS47L15_MIF4_OVERCLOCKED_EINT1_WIDTH		     1

/* (0x1810)  IRQ1_Status_17 */
#define CS47L15_GP15_EINT1				0x4000
#define CS47L15_GP15_EINT1_MASK				0x4000
#define CS47L15_GP15_EINT1_SHIFT			    14
#define CS47L15_GP15_EINT1_WIDTH			     1
#define CS47L15_GP14_EINT1				0x2000
#define CS47L15_GP14_EINT1_MASK				0x2000
#define CS47L15_GP14_EINT1_SHIFT			    13
#define CS47L15_GP14_EINT1_WIDTH			     1
#define CS47L15_GP13_EINT1				0x1000
#define CS47L15_GP13_EINT1_MASK				0x1000
#define CS47L15_GP13_EINT1_SHIFT			    12
#define CS47L15_GP13_EINT1_WIDTH			     1
#define CS47L15_GP12_EINT1				0x0800
#define CS47L15_GP12_EINT1_MASK				0x0800
#define CS47L15_GP12_EINT1_SHIFT			    11
#define CS47L15_GP12_EINT1_WIDTH			     1
#define CS47L15_GP11_EINT1				0x0400
#define CS47L15_GP11_EINT1_MASK				0x0400
#define CS47L15_GP11_EINT1_SHIFT			    10
#define CS47L15_GP11_EINT1_WIDTH			     1
#define CS47L15_GP10_EINT1				0x0200
#define CS47L15_GP10_EINT1_MASK				0x0200
#define CS47L15_GP10_EINT1_SHIFT			     9
#define CS47L15_GP10_EINT1_WIDTH			     1
#define CS47L15_GP9_EINT1				0x0100
#define CS47L15_GP9_EINT1_MASK				0x0100
#define CS47L15_GP9_EINT1_SHIFT				     8
#define CS47L15_GP9_EINT1_WIDTH				     1
#define CS47L15_GP8_EINT1				0x0080
#define CS47L15_GP8_EINT1_MASK				0x0080
#define CS47L15_GP8_EINT1_SHIFT				     7
#define CS47L15_GP8_EINT1_WIDTH				     1
#define CS47L15_GP7_EINT1				0x0040
#define CS47L15_GP7_EINT1_MASK				0x0040
#define CS47L15_GP7_EINT1_SHIFT				     6
#define CS47L15_GP7_EINT1_WIDTH				     1
#define CS47L15_GP6_EINT1				0x0020
#define CS47L15_GP6_EINT1_MASK				0x0020
#define CS47L15_GP6_EINT1_SHIFT				     5
#define CS47L15_GP6_EINT1_WIDTH				     1
#define CS47L15_GP5_EINT1				0x0010
#define CS47L15_GP5_EINT1_MASK				0x0010
#define CS47L15_GP5_EINT1_SHIFT				     4
#define CS47L15_GP5_EINT1_WIDTH				     1
#define CS47L15_GP4_EINT1				0x0008
#define CS47L15_GP4_EINT1_MASK				0x0008
#define CS47L15_GP4_EINT1_SHIFT				     3
#define CS47L15_GP4_EINT1_WIDTH				     1
#define CS47L15_GP3_EINT1				0x0004
#define CS47L15_GP3_EINT1_MASK				0x0004
#define CS47L15_GP3_EINT1_SHIFT				     2
#define CS47L15_GP3_EINT1_WIDTH				     1
#define CS47L15_GP2_EINT1				0x0002
#define CS47L15_GP2_EINT1_MASK				0x0002
#define CS47L15_GP2_EINT1_SHIFT				     1
#define CS47L15_GP2_EINT1_WIDTH				     1
#define CS47L15_GP1_EINT1				0x0001
#define CS47L15_GP1_EINT1_MASK				0x0001
#define CS47L15_GP1_EINT1_SHIFT				     0
#define CS47L15_GP1_EINT1_WIDTH				     1

/* (0x1814)  IRQ1_Status_21 */
#define CS47L15_TIMER2_EINT1				0x0002
#define CS47L15_TIMER2_EINT1_MASK			0x0002
#define CS47L15_TIMER2_EINT1_SHIFT			     1
#define CS47L15_TIMER2_EINT1_WIDTH			     1
#define CS47L15_TIMER1_EINT1				0x0001
#define CS47L15_TIMER1_EINT1_MASK			0x0001
#define CS47L15_TIMER1_EINT1_SHIFT			     0
#define CS47L15_TIMER1_EINT1_WIDTH			     1

/* (0x1815)  IRQ1_Status_22 */
#define CS47L15_EVENT2_NOT_EMPTY_EINT1			0x0002
#define CS47L15_EVENT2_NOT_EMPTY_EINT1_MASK		0x0002
#define CS47L15_EVENT2_NOT_EMPTY_EINT1_SHIFT		     1
#define CS47L15_EVENT2_NOT_EMPTY_EINT1_WIDTH		     1
#define CS47L15_EVENT1_NOT_EMPTY_EINT1			0x0001
#define CS47L15_EVENT1_NOT_EMPTY_EINT1_MASK		0x0001
#define CS47L15_EVENT1_NOT_EMPTY_EINT1_SHIFT		     0
#define CS47L15_EVENT1_NOT_EMPTY_EINT1_WIDTH		     1

/* (0x1816)  IRQ1_Status_23 */
#define CS47L15_EVENT2_FULL_EINT1			0x0002
#define CS47L15_EVENT2_FULL_EINT1_MASK			0x0002
#define CS47L15_EVENT2_FULL_EINT1_SHIFT			     1
#define CS47L15_EVENT2_FULL_EINT1_WIDTH			     1
#define CS47L15_EVENT1_FULL_EINT1			0x0001
#define CS47L15_EVENT1_FULL_EINT1_MASK			0x0001
#define CS47L15_EVENT1_FULL_EINT1_SHIFT			     0
#define CS47L15_EVENT1_FULL_EINT1_WIDTH			     1

/* (0x1817)  IRQ1_Status_24 */
#define CS47L15_EVENT2_WMARK_EINT1			0x0002
#define CS47L15_EVENT2_WMARK_EINT1_MASK			0x0002
#define CS47L15_EVENT2_WMARK_EINT1_SHIFT		     1
#define CS47L15_EVENT2_WMARK_EINT1_WIDTH		     1
#define CS47L15_EVENT1_WMARK_EINT1			0x0001
#define CS47L15_EVENT1_WMARK_EINT1_MASK			0x0001
#define CS47L15_EVENT1_WMARK_EINT1_SHIFT		     0
#define CS47L15_EVENT1_WMARK_EINT1_WIDTH		     1

/* (0x1818)  IRQ1_Status_25 */
#define CS47L15_DSP1_DMA_EINT1				0x0001
#define CS47L15_DSP1_DMA_EINT1_MASK			0x0001
#define CS47L15_DSP1_DMA_EINT1_SHIFT			     0
#define CS47L15_DSP1_DMA_EINT1_WIDTH			     1

/* (0x181a)  IRQ1_Status_27 */
#define CS47L15_DSP1_START1_EINT1			0x0001
#define CS47L15_DSP1_START1_EINT1_MASK			0x0001
#define CS47L15_DSP1_START1_EINT1_SHIFT			     0
#define CS47L15_DSP1_START1_EINT1_WIDTH			     1

/* (0x181b)  IRQ1_Status_28 */
#define CS47L15_DSP1_START2_EINT1			0x0001
#define CS47L15_DSP1_START2_EINT1_MASK			0x0001
#define CS47L15_DSP1_START2_EINT1_SHIFT			     0
#define CS47L15_DSP1_START2_EINT1_WIDTH			     1

/* (0x181d)  IRQ1_Status_30 */
#define CS47L15_DSP1_BUSY_EINT1				0x0001
#define CS47L15_DSP1_BUSY_EINT1_MASK			0x0001
#define CS47L15_DSP1_BUSY_EINT1_SHIFT			     0
#define CS47L15_DSP1_BUSY_EINT1_WIDTH			     1

/* (0x181e)  IRQ1_Status_31 */
#define CS47L15_MIF4_DONE_EINT1				0x0008
#define CS47L15_MIF4_DONE_EINT1_MASK			0x0008
#define CS47L15_MIF4_DONE_EINT1_SHIFT			     3
#define CS47L15_MIF4_DONE_EINT1_WIDTH			     1

/* (0x181f)  IRQ1_Status_32 */
#define CS47L15_MIF4_BLOCK_EINT1			0x0008
#define CS47L15_MIF4_BLOCK_EINT1_MASK			0x0008
#define CS47L15_MIF4_BLOCK_EINT1_SHIFT			     3
#define CS47L15_MIF4_BLOCK_EINT1_WIDTH			     1

/* (0x1820)  IRQ1_Status_33 */
#define CS47L15_IRQ_DSP1_BUS_ERR_EINT1			0x0001
#define CS47L15_IRQ_DSP1_BUS_ERR_EINT1_MASK		0x0001
#define CS47L15_IRQ_DSP1_BUS_ERR_EINT1_SHIFT		     0
#define CS47L15_IRQ_DSP1_BUS_ERR_EINT1_WIDTH		     1

/* (0x1840)  IRQ1_Mask_1 */
#define CS47L15_IM_CTRLIF_ERR_EINT1			0x1000
#define CS47L15_IM_CTRLIF_ERR_EINT1_MASK		0x1000
#define CS47L15_IM_CTRLIF_ERR_EINT1_SHIFT		    12
#define CS47L15_IM_CTRLIF_ERR_EINT1_WIDTH		     1
#define CS47L15_IM_SYSCLK_FAIL_EINT1			0x0200
#define CS47L15_IM_SYSCLK_FAIL_EINT1_MASK		0x0200
#define CS47L15_IM_SYSCLK_FAIL_EINT1_SHIFT		     9
#define CS47L15_IM_SYSCLK_FAIL_EINT1_WIDTH		     1
#define CS47L15_IM_BOOT_DONE_EINT1			0x0080
#define CS47L15_IM_BOOT_DONE_EINT1_MASK			0x0080
#define CS47L15_IM_BOOT_DONE_EINT1_SHIFT		     7
#define CS47L15_IM_BOOT_DONE_EINT1_WIDTH		     1

/* (0x1841)  IRQ1_Mask_2 */
#define CS47L15_IM_FLL_AO_REF_LOST_EINT1		0x8000
#define CS47L15_IM_FLL_AO_REF_LOST_EINT1_MASK		0x8000
#define CS47L15_IM_FLL_AO_REF_LOST_EINT1_SHIFT		    15
#define CS47L15_IM_FLL_AO_REF_LOST_EINT1_WIDTH		     1
#define CS47L15_IM_CLK_DSP_ERR_EINT1			0x4000
#define CS47L15_IM_CLK_DSP_ERR_EINT1_MASK		0x4000
#define CS47L15_IM_CLK_DSP_ERR_EINT1_SHIFT		    14
#define CS47L15_IM_CLK_DSP_ERR_EINT1_WIDTH		     1
#define CS47L15_IM_CLK_ASYNC_ERR_EINT1			0x2000
#define CS47L15_IM_CLK_ASYNC_ERR_EINT1_MASK		0x2000
#define CS47L15_IM_CLK_ASYNC_ERR_EINT1_SHIFT		    13
#define CS47L15_IM_CLK_ASYNC_ERR_EINT1_WIDTH		     1
#define CS47L15_IM_CLK_SYS_ERR_EINT1			0x1000
#define CS47L15_IM_CLK_SYS_ERR_EINT1_MASK		0x1000
#define CS47L15_IM_CLK_SYS_ERR_EINT1_SHIFT		    12
#define CS47L15_IM_CLK_SYS_ERR_EINT1_WIDTH		     1
#define CS47L15_IM_FLL_AO_LOCK_EINT1			0x0800
#define CS47L15_IM_FLL_AO_LOCK_EINT1_MASK		0x0800
#define CS47L15_IM_FLL_AO_LOCK_EINT1_SHIFT		    11
#define CS47L15_IM_FLL_AO_LOCK_EINT1_WIDTH		     1
#define CS47L15_IM_FLL1_LOCK_EINT1			0x0100
#define CS47L15_IM_FLL1_LOCK_EINT1_MASK			0x0100
#define CS47L15_IM_FLL1_LOCK_EINT1_SHIFT		     8
#define CS47L15_IM_FLL1_LOCK_EINT1_WIDTH		     1

/* (0x1845)  IRQ1_Mask_6 */
#define CS47L15_IM_MICDET2_EINT1			0x0200
#define CS47L15_IM_MICDET2_EINT1_MASK			0x0200
#define CS47L15_IM_MICDET2_EINT1_SHIFT			     9
#define CS47L15_IM_MICDET2_EINT1_WIDTH			     1
#define CS47L15_IM_MICDET1_EINT1			0x0100
#define CS47L15_IM_MICDET1_EINT1_MASK			0x0100
#define CS47L15_IM_MICDET1_EINT1_SHIFT			     8
#define CS47L15_IM_MICDET1_EINT1_WIDTH			     1
#define CS47L15_IM_HPDET_EINT1				0x0001
#define CS47L15_IM_HPDET_EINT1_MASK			0x0001
#define CS47L15_IM_HPDET_EINT1_SHIFT			     0
#define CS47L15_IM_HPDET_EINT1_WIDTH			     1

/* (0x1846)  IRQ1_Mask_7 */
#define CS47L15_IM_MICD_CLAMP_FALL_EINT1		0x0020
#define CS47L15_IM_MICD_CLAMP_FALL_EINT1_MASK		0x0020
#define CS47L15_IM_MICD_CLAMP_FALL_EINT1_SHIFT		     5
#define CS47L15_IM_MICD_CLAMP_FALL_EINT1_WIDTH		     1
#define CS47L15_IM_MICD_CLAMP_RISE_EINT1		0x0010
#define CS47L15_IM_MICD_CLAMP_RISE_EINT1_MASK		0x0010
#define CS47L15_IM_MICD_CLAMP_RISE_EINT1_SHIFT		     4
#define CS47L15_IM_MICD_CLAMP_RISE_EINT1_WIDTH		     1
#define CS47L15_IM_JD2_FALL_EINT1			0x0008
#define CS47L15_IM_JD2_FALL_EINT1_MASK			0x0008
#define CS47L15_IM_JD2_FALL_EINT1_SHIFT			     3
#define CS47L15_IM_JD2_FALL_EINT1_WIDTH			     1
#define CS47L15_IM_JD2_RISE_EINT1			0x0004
#define CS47L15_IM_JD2_RISE_EINT1_MASK			0x0004
#define CS47L15_IM_JD2_RISE_EINT1_SHIFT			     2
#define CS47L15_IM_JD2_RISE_EINT1_WIDTH			     1
#define CS47L15_IM_JD1_FALL_EINT1			0x0002
#define CS47L15_IM_JD1_FALL_EINT1_MASK			0x0002
#define CS47L15_IM_JD1_FALL_EINT1_SHIFT			     1
#define CS47L15_IM_JD1_FALL_EINT1_WIDTH			     1
#define CS47L15_IM_JD1_RISE_EINT1			0x0001
#define CS47L15_IM_JD1_RISE_EINT1_MASK			0x0001
#define CS47L15_IM_JD1_RISE_EINT1_SHIFT			     0
#define CS47L15_IM_JD1_RISE_EINT1_WIDTH			     1

/* (0x1848)  IRQ1_Mask_9 */
#define CS47L15_IM_INPUTS_SIG_DET_EINT1			0x0004
#define CS47L15_IM_INPUTS_SIG_DET_EINT1_MASK		0x0004
#define CS47L15_IM_INPUTS_SIG_DET_EINT1_SHIFT		     2
#define CS47L15_IM_INPUTS_SIG_DET_EINT1_WIDTH		     1
#define CS47L15_IM_DRC2_SIG_DET_EINT1			0x0002
#define CS47L15_IM_DRC2_SIG_DET_EINT1_MASK		0x0002
#define CS47L15_IM_DRC2_SIG_DET_EINT1_SHIFT		     1
#define CS47L15_IM_DRC2_SIG_DET_EINT1_WIDTH		     1
#define CS47L15_IM_DRC1_SIG_DET_EINT1			0x0001
#define CS47L15_IM_DRC1_SIG_DET_EINT1_MASK		0x0001
#define CS47L15_IM_DRC1_SIG_DET_EINT1_SHIFT		     0
#define CS47L15_IM_DRC1_SIG_DET_EINT1_WIDTH		     1

/* (0x184a)  IRQ1_Mask_11 */
#define CS47L15_IM_DSP_IRQ16_EINT1			0x8000
#define CS47L15_IM_DSP_IRQ16_EINT1_MASK			0x8000
#define CS47L15_IM_DSP_IRQ16_EINT1_SHIFT		    15
#define CS47L15_IM_DSP_IRQ16_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ15_EINT1			0x4000
#define CS47L15_IM_DSP_IRQ15_EINT1_MASK			0x4000
#define CS47L15_IM_DSP_IRQ15_EINT1_SHIFT		    14
#define CS47L15_IM_DSP_IRQ15_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ14_EINT1			0x2000
#define CS47L15_IM_DSP_IRQ14_EINT1_MASK			0x2000
#define CS47L15_IM_DSP_IRQ14_EINT1_SHIFT		    13
#define CS47L15_IM_DSP_IRQ14_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ13_EINT1			0x1000
#define CS47L15_IM_DSP_IRQ13_EINT1_MASK			0x1000
#define CS47L15_IM_DSP_IRQ13_EINT1_SHIFT		    12
#define CS47L15_IM_DSP_IRQ13_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ12_EINT1			0x0800
#define CS47L15_IM_DSP_IRQ12_EINT1_MASK			0x0800
#define CS47L15_IM_DSP_IRQ12_EINT1_SHIFT		    11
#define CS47L15_IM_DSP_IRQ12_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ11_EINT1			0x0400
#define CS47L15_IM_DSP_IRQ11_EINT1_MASK			0x0400
#define CS47L15_IM_DSP_IRQ11_EINT1_SHIFT		    10
#define CS47L15_IM_DSP_IRQ11_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ10_EINT1			0x0200
#define CS47L15_IM_DSP_IRQ10_EINT1_MASK			0x0200
#define CS47L15_IM_DSP_IRQ10_EINT1_SHIFT		     9
#define CS47L15_IM_DSP_IRQ10_EINT1_WIDTH		     1
#define CS47L15_IM_DSP_IRQ9_EINT1			0x0100
#define CS47L15_IM_DSP_IRQ9_EINT1_MASK			0x0100
#define CS47L15_IM_DSP_IRQ9_EINT1_SHIFT			     8
#define CS47L15_IM_DSP_IRQ9_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ8_EINT1			0x0080
#define CS47L15_IM_DSP_IRQ8_EINT1_MASK			0x0080
#define CS47L15_IM_DSP_IRQ8_EINT1_SHIFT			     7
#define CS47L15_IM_DSP_IRQ8_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ7_EINT1			0x0040
#define CS47L15_IM_DSP_IRQ7_EINT1_MASK			0x0040
#define CS47L15_IM_DSP_IRQ7_EINT1_SHIFT			     6
#define CS47L15_IM_DSP_IRQ7_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ6_EINT1			0x0020
#define CS47L15_IM_DSP_IRQ6_EINT1_MASK			0x0020
#define CS47L15_IM_DSP_IRQ6_EINT1_SHIFT			     5
#define CS47L15_IM_DSP_IRQ6_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ5_EINT1			0x0010
#define CS47L15_IM_DSP_IRQ5_EINT1_MASK			0x0010
#define CS47L15_IM_DSP_IRQ5_EINT1_SHIFT			     4
#define CS47L15_IM_DSP_IRQ5_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ4_EINT1			0x0008
#define CS47L15_IM_DSP_IRQ4_EINT1_MASK			0x0008
#define CS47L15_IM_DSP_IRQ4_EINT1_SHIFT			     3
#define CS47L15_IM_DSP_IRQ4_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ3_EINT1			0x0004
#define CS47L15_IM_DSP_IRQ3_EINT1_MASK			0x0004
#define CS47L15_IM_DSP_IRQ3_EINT1_SHIFT			     2
#define CS47L15_IM_DSP_IRQ3_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ2_EINT1			0x0002
#define CS47L15_IM_DSP_IRQ2_EINT1_MASK			0x0002
#define CS47L15_IM_DSP_IRQ2_EINT1_SHIFT			     1
#define CS47L15_IM_DSP_IRQ2_EINT1_WIDTH			     1
#define CS47L15_IM_DSP_IRQ1_EINT1			0x0001
#define CS47L15_IM_DSP_IRQ1_EINT1_MASK			0x0001
#define CS47L15_IM_DSP_IRQ1_EINT1_SHIFT			     0
#define CS47L15_IM_DSP_IRQ1_EINT1_WIDTH			     1

/* (0x184b)  IRQ1_Mask_12 */
#define CS47L15_IM_SPK1L_SHORT_EINT1			0x0040
#define CS47L15_IM_SPK1L_SHORT_EINT1_MASK		0x0040
#define CS47L15_IM_SPK1L_SHORT_EINT1_SHIFT		     6
#define CS47L15_IM_SPK1L_SHORT_EINT1_WIDTH		     1
#define CS47L15_IM_HP2R_SC_EINT1			0x0008
#define CS47L15_IM_HP2R_SC_EINT1_MASK			0x0008
#define CS47L15_IM_HP2R_SC_EINT1_SHIFT			     3
#define CS47L15_IM_HP2R_SC_EINT1_WIDTH			     1
#define CS47L15_IM_HP2L_SC_EINT1			0x0004
#define CS47L15_IM_HP2L_SC_EINT1_MASK			0x0004
#define CS47L15_IM_HP2L_SC_EINT1_SHIFT			     2
#define CS47L15_IM_HP2L_SC_EINT1_WIDTH			     1
#define CS47L15_IM_HP1R_SC_EINT1			0x0002
#define CS47L15_IM_HP1R_SC_EINT1_MASK			0x0002
#define CS47L15_IM_HP1R_SC_EINT1_SHIFT			     1
#define CS47L15_IM_HP1R_SC_EINT1_WIDTH			     1
#define CS47L15_IM_HP1L_SC_EINT1			0x0001
#define CS47L15_IM_HP1L_SC_EINT1_MASK			0x0001
#define CS47L15_IM_HP1L_SC_EINT1_SHIFT			     0
#define CS47L15_IM_HP1L_SC_EINT1_WIDTH			     1

/* (0x184c)  IRQ1_Mask_13 */
#define CS47L15_IM_SPK1L_STARTUP_DONE_EINT1		0x0040
#define CS47L15_IM_SPK1L_STARTUP_DONE_EINT1_MASK	0x0040
#define CS47L15_IM_SPK1L_STARTUP_DONE_EINT1_SHIFT	     6
#define CS47L15_IM_SPK1L_STARTUP_DONE_EINT1_WIDTH	     1
#define CS47L15_IM_HP1R_ENABLE_DONE_EINT1		0x0002
#define CS47L15_IM_HP1R_ENABLE_DONE_EINT1_MASK		0x0002
#define CS47L15_IM_HP1R_ENABLE_DONE_EINT1_SHIFT		     1
#define CS47L15_IM_HP1R_ENABLE_DONE_EINT1_WIDTH		     1
#define CS47L15_IM_HP1L_ENABLE_DONE_EINT1		0x0001
#define CS47L15_IM_HP1L_ENABLE_DONE_EINT1_MASK		0x0001
#define CS47L15_IM_HP1L_ENABLE_DONE_EINT1_SHIFT		     0
#define CS47L15_IM_HP1L_ENABLE_DONE_EINT1_WIDTH		     1

/* (0x184d)  IRQ1_Mask_14 */
#define CS47L15_IM_SPK1L_SHUTDOWN_DONE_EINT1		0x0040
#define CS47L15_IM_SPK1L_SHUTDOWN_DONE_EINT1_MASK	0x0040
#define CS47L15_IM_SPK1L_SHUTDOWN_DONE_EINT1_SHIFT	     6
#define CS47L15_IM_SPK1L_SHUTDOWN_DONE_EINT1_WIDTH	     1
#define CS47L15_IM_HP1R_DISABLE_DONE_EINT1		0x0002
#define CS47L15_IM_HP1R_DISABLE_DONE_EINT1_MASK		0x0002
#define CS47L15_IM_HP1R_DISABLE_DONE_EINT1_SHIFT	     1
#define CS47L15_IM_HP1R_DISABLE_DONE_EINT1_WIDTH	     1
#define CS47L15_IM_HP1L_DISABLE_DONE_EINT1		0x0001
#define CS47L15_IM_HP1L_DISABLE_DONE_EINT1_MASK		0x0001
#define CS47L15_IM_HP1L_DISABLE_DONE_EINT1_SHIFT	     0
#define CS47L15_IM_HP1L_DISABLE_DONE_EINT1_WIDTH	     1

/* (0x184e)  IRQ1_Mask_15 */
#define CS47L15_IM_SPK_OVERHEAT_WARN_EINT1		0x0004
#define CS47L15_IM_SPK_OVERHEAT_WARN_EINT1_MASK		0x0004
#define CS47L15_IM_SPK_OVERHEAT_WARN_EINT1_SHIFT	     2
#define CS47L15_IM_SPK_OVERHEAT_WARN_EINT1_WIDTH	     1
#define CS47L15_IM_SPK_OVERHEAT_EINT1			0x0002
#define CS47L15_IM_SPK_OVERHEAT_EINT1_MASK		0x0002
#define CS47L15_IM_SPK_OVERHEAT_EINT1_SHIFT		     1
#define CS47L15_IM_SPK_OVERHEAT_EINT1_WIDTH		     1
#define CS47L15_IM_SPK_SHUTDOWN_EINT1			0x0001
#define CS47L15_IM_SPK_SHUTDOWN_EINT1_MASK		0x0001
#define CS47L15_IM_SPK_SHUTDOWN_EINT1_SHIFT		     0
#define CS47L15_IM_SPK_SHUTDOWN_EINT1_WIDTH		     1

/* (0x184f)  IRQ1_Mask_16 */
#define CS47L15_IM_MIF4_OVERCLOCKED_EINT1		0x0080
#define CS47L15_IM_MIF4_OVERCLOCKED_EINT1_MASK		0x0080
#define CS47L15_IM_MIF4_OVERCLOCKED_EINT1_SHIFT		     7
#define CS47L15_IM_MIF4_OVERCLOCKED_EINT1_WIDTH		     1

/* (0x1850)  IRQ1_Mask_17 */
#define CS47L15_IM_GP15_EINT1				0x4000
#define CS47L15_IM_GP15_EINT1_MASK			0x4000
#define CS47L15_IM_GP15_EINT1_SHIFT			    14
#define CS47L15_IM_GP15_EINT1_WIDTH			     1
#define CS47L15_IM_GP14_EINT1				0x2000
#define CS47L15_IM_GP14_EINT1_MASK			0x2000
#define CS47L15_IM_GP14_EINT1_SHIFT			    13
#define CS47L15_IM_GP14_EINT1_WIDTH			     1
#define CS47L15_IM_GP13_EINT1				0x1000
#define CS47L15_IM_GP13_EINT1_MASK			0x1000
#define CS47L15_IM_GP13_EINT1_SHIFT			    12
#define CS47L15_IM_GP13_EINT1_WIDTH			     1
#define CS47L15_IM_GP12_EINT1				0x0800
#define CS47L15_IM_GP12_EINT1_MASK			0x0800
#define CS47L15_IM_GP12_EINT1_SHIFT			    11
#define CS47L15_IM_GP12_EINT1_WIDTH			     1
#define CS47L15_IM_GP11_EINT1				0x0400
#define CS47L15_IM_GP11_EINT1_MASK			0x0400
#define CS47L15_IM_GP11_EINT1_SHIFT			    10
#define CS47L15_IM_GP11_EINT1_WIDTH			     1
#define CS47L15_IM_GP10_EINT1				0x0200
#define CS47L15_IM_GP10_EINT1_MASK			0x0200
#define CS47L15_IM_GP10_EINT1_SHIFT			     9
#define CS47L15_IM_GP10_EINT1_WIDTH			     1
#define CS47L15_IM_GP9_EINT1				0x0100
#define CS47L15_IM_GP9_EINT1_MASK			0x0100
#define CS47L15_IM_GP9_EINT1_SHIFT			     8
#define CS47L15_IM_GP9_EINT1_WIDTH			     1
#define CS47L15_IM_GP8_EINT1				0x0080
#define CS47L15_IM_GP8_EINT1_MASK			0x0080
#define CS47L15_IM_GP8_EINT1_SHIFT			     7
#define CS47L15_IM_GP8_EINT1_WIDTH			     1
#define CS47L15_IM_GP7_EINT1				0x0040
#define CS47L15_IM_GP7_EINT1_MASK			0x0040
#define CS47L15_IM_GP7_EINT1_SHIFT			     6
#define CS47L15_IM_GP7_EINT1_WIDTH			     1
#define CS47L15_IM_GP6_EINT1				0x0020
#define CS47L15_IM_GP6_EINT1_MASK			0x0020
#define CS47L15_IM_GP6_EINT1_SHIFT			     5
#define CS47L15_IM_GP6_EINT1_WIDTH			     1
#define CS47L15_IM_GP5_EINT1				0x0010
#define CS47L15_IM_GP5_EINT1_MASK			0x0010
#define CS47L15_IM_GP5_EINT1_SHIFT			     4
#define CS47L15_IM_GP5_EINT1_WIDTH			     1
#define CS47L15_IM_GP4_EINT1				0x0008
#define CS47L15_IM_GP4_EINT1_MASK			0x0008
#define CS47L15_IM_GP4_EINT1_SHIFT			     3
#define CS47L15_IM_GP4_EINT1_WIDTH			     1
#define CS47L15_IM_GP3_EINT1				0x0004
#define CS47L15_IM_GP3_EINT1_MASK			0x0004
#define CS47L15_IM_GP3_EINT1_SHIFT			     2
#define CS47L15_IM_GP3_EINT1_WIDTH			     1
#define CS47L15_IM_GP2_EINT1				0x0002
#define CS47L15_IM_GP2_EINT1_MASK			0x0002
#define CS47L15_IM_GP2_EINT1_SHIFT			     1
#define CS47L15_IM_GP2_EINT1_WIDTH			     1
#define CS47L15_IM_GP1_EINT1				0x0001
#define CS47L15_IM_GP1_EINT1_MASK			0x0001
#define CS47L15_IM_GP1_EINT1_SHIFT			     0
#define CS47L15_IM_GP1_EINT1_WIDTH			     1

/* (0x1854)  IRQ1_Mask_21 */
#define CS47L15_IM_TIMER2_EINT1				0x0002
#define CS47L15_IM_TIMER2_EINT1_MASK			0x0002
#define CS47L15_IM_TIMER2_EINT1_SHIFT			     1
#define CS47L15_IM_TIMER2_EINT1_WIDTH			     1
#define CS47L15_IM_TIMER1_EINT1				0x0001
#define CS47L15_IM_TIMER1_EINT1_MASK			0x0001
#define CS47L15_IM_TIMER1_EINT1_SHIFT			     0
#define CS47L15_IM_TIMER1_EINT1_WIDTH			     1

/* (0x1855)  IRQ1_Mask_22 */
#define CS47L15_IM_EVENT2_NOT_EMPTY_EINT1		0x0002
#define CS47L15_IM_EVENT2_NOT_EMPTY_EINT1_MASK		0x0002
#define CS47L15_IM_EVENT2_NOT_EMPTY_EINT1_SHIFT		     1
#define CS47L15_IM_EVENT2_NOT_EMPTY_EINT1_WIDTH		     1
#define CS47L15_IM_EVENT1_NOT_EMPTY_EINT1		0x0001
#define CS47L15_IM_EVENT1_NOT_EMPTY_EINT1_MASK		0x0001
#define CS47L15_IM_EVENT1_NOT_EMPTY_EINT1_SHIFT		     0
#define CS47L15_IM_EVENT1_NOT_EMPTY_EINT1_WIDTH		     1

/* (0x1856)  IRQ1_Mask_23 */
#define CS47L15_IM_EVENT2_FULL_EINT1			0x0002
#define CS47L15_IM_EVENT2_FULL_EINT1_MASK		0x0002
#define CS47L15_IM_EVENT2_FULL_EINT1_SHIFT		     1
#define CS47L15_IM_EVENT2_FULL_EINT1_WIDTH		     1
#define CS47L15_IM_EVENT1_FULL_EINT1			0x0001
#define CS47L15_IM_EVENT1_FULL_EINT1_MASK		0x0001
#define CS47L15_IM_EVENT1_FULL_EINT1_SHIFT		     0
#define CS47L15_IM_EVENT1_FULL_EINT1_WIDTH		     1

/* (0x1857)  IRQ1_Mask_24 */
#define CS47L15_IM_EVENT2_WMARK_EINT1			0x0002
#define CS47L15_IM_EVENT2_WMARK_EINT1_MASK		0x0002
#define CS47L15_IM_EVENT2_WMARK_EINT1_SHIFT		     1
#define CS47L15_IM_EVENT2_WMARK_EINT1_WIDTH		     1
#define CS47L15_IM_EVENT1_WMARK_EINT1			0x0001
#define CS47L15_IM_EVENT1_WMARK_EINT1_MASK		0x0001
#define CS47L15_IM_EVENT1_WMARK_EINT1_SHIFT		     0
#define CS47L15_IM_EVENT1_WMARK_EINT1_WIDTH		     1

/* (0x1858)  IRQ1_Mask_25 */
#define CS47L15_IM_DSP1_DMA_EINT1			0x0001
#define CS47L15_IM_DSP1_DMA_EINT1_MASK			0x0001
#define CS47L15_IM_DSP1_DMA_EINT1_SHIFT			     0
#define CS47L15_IM_DSP1_DMA_EINT1_WIDTH			     1

/* (0x185a)  IRQ1_Mask_27 */
#define CS47L15_IM_DSP1_START1_EINT1			0x0001
#define CS47L15_IM_DSP1_START1_EINT1_MASK		0x0001
#define CS47L15_IM_DSP1_START1_EINT1_SHIFT		     0
#define CS47L15_IM_DSP1_START1_EINT1_WIDTH		     1

/* (0x185b)  IRQ1_Mask_28 */
#define CS47L15_IM_DSP1_START2_EINT1			0x0001
#define CS47L15_IM_DSP1_START2_EINT1_MASK		0x0001
#define CS47L15_IM_DSP1_START2_EINT1_SHIFT		     0
#define CS47L15_IM_DSP1_START2_EINT1_WIDTH		     1

/* (0x185d)  IRQ1_Mask_30 */
#define CS47L15_IM_DSP1_BUSY_EINT1			0x0001
#define CS47L15_IM_DSP1_BUSY_EINT1_MASK			0x0001
#define CS47L15_IM_DSP1_BUSY_EINT1_SHIFT		     0
#define CS47L15_IM_DSP1_BUSY_EINT1_WIDTH		     1

/* (0x185e)  IRQ1_Mask_31 */
#define CS47L15_IM_MIF4_DONE_EINT1			0x0008
#define CS47L15_IM_MIF4_DONE_EINT1_MASK			0x0008
#define CS47L15_IM_MIF4_DONE_EINT1_SHIFT		     3
#define CS47L15_IM_MIF4_DONE_EINT1_WIDTH		     1

/* (0x185f)  IRQ1_Mask_32 */
#define CS47L15_IM_MIF4_BLOCK_EINT1			0x0008
#define CS47L15_IM_MIF4_BLOCK_EINT1_MASK		0x0008
#define CS47L15_IM_MIF4_BLOCK_EINT1_SHIFT		     3
#define CS47L15_IM_MIF4_BLOCK_EINT1_WIDTH		     1

/* (0x1860)  IRQ1_Mask_33 */
#define CS47L15_IM_IRQ_DSP1_BUS_ERR_EINT1		0x0001
#define CS47L15_IM_IRQ_DSP1_BUS_ERR_EINT1_MASK		0x0001
#define CS47L15_IM_IRQ_DSP1_BUS_ERR_EINT1_SHIFT		     0
#define CS47L15_IM_IRQ_DSP1_BUS_ERR_EINT1_WIDTH		     1

/* (0x1880)  IRQ1_Raw_Status_1 */
#define CS47L15_CTRLIF_ERR_STS1				0x1000
#define CS47L15_CTRLIF_ERR_STS1_MASK			0x1000
#define CS47L15_CTRLIF_ERR_STS1_SHIFT			    12
#define CS47L15_CTRLIF_ERR_STS1_WIDTH			     1
#define CS47L15_SYSCLK_FAIL_STS1			0x0200
#define CS47L15_SYSCLK_FAIL_STS1_MASK			0x0200
#define CS47L15_SYSCLK_FAIL_STS1_SHIFT			     9
#define CS47L15_SYSCLK_FAIL_STS1_WIDTH			     1
#define CS47L15_BOOT_DONE_STS1				0x0080
#define CS47L15_BOOT_DONE_STS1_MASK			0x0080
#define CS47L15_BOOT_DONE_STS1_SHIFT			     7
#define CS47L15_BOOT_DONE_STS1_WIDTH			     1

/* (0x1881)  IRQ1_Raw_Status_2 */
#define CS47L15_FLL_AO_REF_LOST_STS1			0x8000
#define CS47L15_FLL_AO_REF_LOST_STS1_MASK		0x8000
#define CS47L15_FLL_AO_REF_LOST_STS1_SHIFT		    15
#define CS47L15_FLL_AO_REF_LOST_STS1_WIDTH		     1
#define CS47L15_CLK_DSP_ERR_STS1			0x4000
#define CS47L15_CLK_DSP_ERR_STS1_MASK			0x4000
#define CS47L15_CLK_DSP_ERR_STS1_SHIFT			    14
#define CS47L15_CLK_DSP_ERR_STS1_WIDTH			     1
#define CS47L15_CLK_ASYNC_ERR_STS1			0x2000
#define CS47L15_CLK_ASYNC_ERR_STS1_MASK			0x2000
#define CS47L15_CLK_ASYNC_ERR_STS1_SHIFT		    13
#define CS47L15_CLK_ASYNC_ERR_STS1_WIDTH		     1
#define CS47L15_CLK_SYS_ERR_STS1			0x1000
#define CS47L15_CLK_SYS_ERR_STS1_MASK			0x1000
#define CS47L15_CLK_SYS_ERR_STS1_SHIFT			    12
#define CS47L15_CLK_SYS_ERR_STS1_WIDTH			     1
#define CS47L15_FLL_AO_LOCK_STS1			0x0800
#define CS47L15_FLL_AO_LOCK_STS1_MASK			0x0800
#define CS47L15_FLL_AO_LOCK_STS1_SHIFT			    11
#define CS47L15_FLL_AO_LOCK_STS1_WIDTH			     1
#define CS47L15_FLL1_LOCK_STS1				0x0100
#define CS47L15_FLL1_LOCK_STS1_MASK			0x0100
#define CS47L15_FLL1_LOCK_STS1_SHIFT			     8
#define CS47L15_FLL1_LOCK_STS1_WIDTH			     1

/* (0x1886)  IRQ1_Raw_Status_7 */
#define CS47L15_MICD_CLAMP_FALL_STS1			0x0020
#define CS47L15_MICD_CLAMP_FALL_STS1_MASK		0x0020
#define CS47L15_MICD_CLAMP_FALL_STS1_SHIFT		     5
#define CS47L15_MICD_CLAMP_FALL_STS1_WIDTH		     1
#define CS47L15_MICD_CLAMP_STS1				0x0010
#define CS47L15_MICD_CLAMP_STS1_MASK			0x0010
#define CS47L15_MICD_CLAMP_STS1_SHIFT			     4
#define CS47L15_MICD_CLAMP_STS1_WIDTH			     1
#define CS47L15_JD2_FALL_STS1				0x0008
#define CS47L15_JD2_FALL_STS1_MASK			0x0008
#define CS47L15_JD2_FALL_STS1_SHIFT			     3
#define CS47L15_JD2_FALL_STS1_WIDTH			     1
#define CS47L15_JD2_STS1				0x0004
#define CS47L15_JD2_STS1_MASK				0x0004
#define CS47L15_JD2_STS1_SHIFT				     2
#define CS47L15_JD2_STS1_WIDTH				     1
#define CS47L15_JD1_FALL_STS1				0x0002
#define CS47L15_JD1_FALL_STS1_MASK			0x0002
#define CS47L15_JD1_FALL_STS1_SHIFT			     1
#define CS47L15_JD1_FALL_STS1_WIDTH			     1
#define CS47L15_JD1_STS1				0x0001
#define CS47L15_JD1_STS1_MASK				0x0001
#define CS47L15_JD1_STS1_SHIFT				     0
#define CS47L15_JD1_STS1_WIDTH				     1

/* (0x1888)  IRQ1_Raw_Status_9 */
#define CS47L15_INPUTS_SIG_DET_STS1			0x0004
#define CS47L15_INPUTS_SIG_DET_STS1_MASK		0x0004
#define CS47L15_INPUTS_SIG_DET_STS1_SHIFT		     2
#define CS47L15_INPUTS_SIG_DET_STS1_WIDTH		     1
#define CS47L15_DRC2_SIG_DET_STS1			0x0002
#define CS47L15_DRC2_SIG_DET_STS1_MASK			0x0002
#define CS47L15_DRC2_SIG_DET_STS1_SHIFT			     1
#define CS47L15_DRC2_SIG_DET_STS1_WIDTH			     1
#define CS47L15_DRC1_SIG_DET_STS1			0x0001
#define CS47L15_DRC1_SIG_DET_STS1_MASK			0x0001
#define CS47L15_DRC1_SIG_DET_STS1_SHIFT			     0
#define CS47L15_DRC1_SIG_DET_STS1_WIDTH			     1

/* (0x188b)  IRQ1_Raw_Status_12 */
#define CS47L15_SPK1L_SHORT_STS1			0x0040
#define CS47L15_SPK1L_SHORT_STS1_MASK			0x0040
#define CS47L15_SPK1L_SHORT_STS1_SHIFT			     6
#define CS47L15_SPK1L_SHORT_STS1_WIDTH			     1
#define CS47L15_HP2R_SC_STS1				0x0008
#define CS47L15_HP2R_SC_STS1_MASK			0x0008
#define CS47L15_HP2R_SC_STS1_SHIFT			     3
#define CS47L15_HP2R_SC_STS1_WIDTH			     1
#define CS47L15_HP2L_SC_STS1				0x0004
#define CS47L15_HP2L_SC_STS1_MASK			0x0004
#define CS47L15_HP2L_SC_STS1_SHIFT			     2
#define CS47L15_HP2L_SC_STS1_WIDTH			     1
#define CS47L15_HP1R_SC_STS1				0x0002
#define CS47L15_HP1R_SC_STS1_MASK			0x0002
#define CS47L15_HP1R_SC_STS1_SHIFT			     1
#define CS47L15_HP1R_SC_STS1_WIDTH			     1
#define CS47L15_HP1L_SC_STS1				0x0001
#define CS47L15_HP1L_SC_STS1_MASK			0x0001
#define CS47L15_HP1L_SC_STS1_SHIFT			     0
#define CS47L15_HP1L_SC_STS1_WIDTH			     1

/* (0x188c)  IRQ1_Raw_Status_13 */
#define CS47L15_SPK1L_STARTUP_DONE_STS1			0x0040
#define CS47L15_SPK1L_STARTUP_DONE_STS1_MASK		0x0040
#define CS47L15_SPK1L_STARTUP_DONE_STS1_SHIFT		     6
#define CS47L15_SPK1L_STARTUP_DONE_STS1_WIDTH		     1
#define CS47L15_HP1R_ENABLE_DONE_STS1			0x0002
#define CS47L15_HP1R_ENABLE_DONE_STS1_MASK		0x0002
#define CS47L15_HP1R_ENABLE_DONE_STS1_SHIFT		     1
#define CS47L15_HP1R_ENABLE_DONE_STS1_WIDTH		     1
#define CS47L15_HP1L_ENABLE_DONE_STS1			0x0001
#define CS47L15_HP1L_ENABLE_DONE_STS1_MASK		0x0001
#define CS47L15_HP1L_ENABLE_DONE_STS1_SHIFT		     0
#define CS47L15_HP1L_ENABLE_DONE_STS1_WIDTH		     1

/* (0x188d)  IRQ1_Raw_Status_14 */
#define CS47L15_SPK1L_SHUTDOWN_DONE_STS1		0x0040
#define CS47L15_SPK1L_SHUTDOWN_DONE_STS1_MASK		0x0040
#define CS47L15_SPK1L_SHUTDOWN_DONE_STS1_SHIFT		     6
#define CS47L15_SPK1L_SHUTDOWN_DONE_STS1_WIDTH		     1
#define CS47L15_HP1R_DISABLE_DONE_STS1			0x0002
#define CS47L15_HP1R_DISABLE_DONE_STS1_MASK		0x0002
#define CS47L15_HP1R_DISABLE_DONE_STS1_SHIFT		     1
#define CS47L15_HP1R_DISABLE_DONE_STS1_WIDTH		     1
#define CS47L15_HP1L_DISABLE_DONE_STS1			0x0001
#define CS47L15_HP1L_DISABLE_DONE_STS1_MASK		0x0001
#define CS47L15_HP1L_DISABLE_DONE_STS1_SHIFT		     0
#define CS47L15_HP1L_DISABLE_DONE_STS1_WIDTH		     1

/* (0x188e)  IRQ1_Raw_Status_15 */
#define CS47L15_SPK_OVERHEAT_WARN_STS1			0x0004
#define CS47L15_SPK_OVERHEAT_WARN_STS1_MASK		0x0004
#define CS47L15_SPK_OVERHEAT_WARN_STS1_SHIFT		     2
#define CS47L15_SPK_OVERHEAT_WARN_STS1_WIDTH		     1
#define CS47L15_SPK_OVERHEAT_STS1			0x0002
#define CS47L15_SPK_OVERHEAT_STS1_MASK			0x0002
#define CS47L15_SPK_OVERHEAT_STS1_SHIFT			     1
#define CS47L15_SPK_OVERHEAT_STS1_WIDTH			     1
#define CS47L15_SPK_SHUTDOWN_STS1			0x0001
#define CS47L15_SPK_SHUTDOWN_STS1_MASK			0x0001
#define CS47L15_SPK_SHUTDOWN_STS1_SHIFT			     0
#define CS47L15_SPK_SHUTDOWN_STS1_WIDTH			     1

/* (0x188f)  IRQ1_Raw_Status_16 */
#define CS47L15_MIF4_OVERCLOCKED_STS1			0x0080
#define CS47L15_MIF4_OVERCLOCKED_STS1_MASK		0x0080
#define CS47L15_MIF4_OVERCLOCKED_STS1_SHIFT		     7
#define CS47L15_MIF4_OVERCLOCKED_STS1_WIDTH		     1

/* (0x1890)  IRQ1_Raw_Status_17 */
#define CS47L15_GPIO15_STS1				0x4000
#define CS47L15_GPIO15_STS1_MASK			0x4000
#define CS47L15_GPIO15_STS1_SHIFT			    14
#define CS47L15_GPIO15_STS1_WIDTH			     1
#define CS47L15_GPIO14_STS1				0x2000
#define CS47L15_GPIO14_STS1_MASK			0x2000
#define CS47L15_GPIO14_STS1_SHIFT			    13
#define CS47L15_GPIO14_STS1_WIDTH			     1
#define CS47L15_GPIO13_STS1				0x1000
#define CS47L15_GPIO13_STS1_MASK			0x1000
#define CS47L15_GPIO13_STS1_SHIFT			    12
#define CS47L15_GPIO13_STS1_WIDTH			     1
#define CS47L15_GPIO12_STS1				0x0800
#define CS47L15_GPIO12_STS1_MASK			0x0800
#define CS47L15_GPIO12_STS1_SHIFT			    11
#define CS47L15_GPIO12_STS1_WIDTH			     1
#define CS47L15_GPIO11_STS1				0x0400
#define CS47L15_GPIO11_STS1_MASK			0x0400
#define CS47L15_GPIO11_STS1_SHIFT			    10
#define CS47L15_GPIO11_STS1_WIDTH			     1
#define CS47L15_GPIO10_STS1				0x0200
#define CS47L15_GPIO10_STS1_MASK			0x0200
#define CS47L15_GPIO10_STS1_SHIFT			     9
#define CS47L15_GPIO10_STS1_WIDTH			     1
#define CS47L15_GPIO9_STS1				0x0100
#define CS47L15_GPIO9_STS1_MASK				0x0100
#define CS47L15_GPIO9_STS1_SHIFT			     8
#define CS47L15_GPIO9_STS1_WIDTH			     1
#define CS47L15_GPIO8_STS1				0x0080
#define CS47L15_GPIO8_STS1_MASK				0x0080
#define CS47L15_GPIO8_STS1_SHIFT			     7
#define CS47L15_GPIO8_STS1_WIDTH			     1
#define CS47L15_GPIO7_STS1				0x0040
#define CS47L15_GPIO7_STS1_MASK				0x0040
#define CS47L15_GPIO7_STS1_SHIFT			     6
#define CS47L15_GPIO7_STS1_WIDTH			     1
#define CS47L15_GPIO6_STS1				0x0020
#define CS47L15_GPIO6_STS1_MASK				0x0020
#define CS47L15_GPIO6_STS1_SHIFT			     5
#define CS47L15_GPIO6_STS1_WIDTH			     1
#define CS47L15_GPIO5_STS1				0x0010
#define CS47L15_GPIO5_STS1_MASK				0x0010
#define CS47L15_GPIO5_STS1_SHIFT			     4
#define CS47L15_GPIO5_STS1_WIDTH			     1
#define CS47L15_GPIO4_STS1				0x0008
#define CS47L15_GPIO4_STS1_MASK				0x0008
#define CS47L15_GPIO4_STS1_SHIFT			     3
#define CS47L15_GPIO4_STS1_WIDTH			     1
#define CS47L15_GPIO3_STS1				0x0004
#define CS47L15_GPIO3_STS1_MASK				0x0004
#define CS47L15_GPIO3_STS1_SHIFT			     2
#define CS47L15_GPIO3_STS1_WIDTH			     1
#define CS47L15_GPIO2_STS1				0x0002
#define CS47L15_GPIO2_STS1_MASK				0x0002
#define CS47L15_GPIO2_STS1_SHIFT			     1
#define CS47L15_GPIO2_STS1_WIDTH			     1
#define CS47L15_GPIO1_STS1				0x0001
#define CS47L15_GPIO1_STS1_MASK				0x0001
#define CS47L15_GPIO1_STS1_SHIFT			     0
#define CS47L15_GPIO1_STS1_WIDTH			     1

/* (0x1894)  IRQ1_Raw_Status_21 */
#define CS47L15_TIMER2_STS1				0x0002
#define CS47L15_TIMER2_STS1_MASK			0x0002
#define CS47L15_TIMER2_STS1_SHIFT			     1
#define CS47L15_TIMER2_STS1_WIDTH			     1
#define CS47L15_TIMER1_STS1				0x0001
#define CS47L15_TIMER1_STS1_MASK			0x0001
#define CS47L15_TIMER1_STS1_SHIFT			     0
#define CS47L15_TIMER1_STS1_WIDTH			     1

/* (0x1895)  IRQ1_Raw_Status_22 */
#define CS47L15_EVENT2_NOT_EMPTY_STS1			0x0002
#define CS47L15_EVENT2_NOT_EMPTY_STS1_MASK		0x0002
#define CS47L15_EVENT2_NOT_EMPTY_STS1_SHIFT		     1
#define CS47L15_EVENT2_NOT_EMPTY_STS1_WIDTH		     1
#define CS47L15_EVENT1_NOT_EMPTY_STS1			0x0001
#define CS47L15_EVENT1_NOT_EMPTY_STS1_MASK		0x0001
#define CS47L15_EVENT1_NOT_EMPTY_STS1_SHIFT		     0
#define CS47L15_EVENT1_NOT_EMPTY_STS1_WIDTH		     1

/* (0x1896)  IRQ1_Raw_Status_23 */
#define CS47L15_EVENT2_FULL_STS1			0x0002
#define CS47L15_EVENT2_FULL_STS1_MASK			0x0002
#define CS47L15_EVENT2_FULL_STS1_SHIFT			     1
#define CS47L15_EVENT2_FULL_STS1_WIDTH			     1
#define CS47L15_EVENT1_FULL_STS1			0x0001
#define CS47L15_EVENT1_FULL_STS1_MASK			0x0001
#define CS47L15_EVENT1_FULL_STS1_SHIFT			     0
#define CS47L15_EVENT1_FULL_STS1_WIDTH			     1

/* (0x1897)  IRQ1_Raw_Status_24 */
#define CS47L15_EVENT2_WMARK_STS1			0x0002
#define CS47L15_EVENT2_WMARK_STS1_MASK			0x0002
#define CS47L15_EVENT2_WMARK_STS1_SHIFT			     1
#define CS47L15_EVENT2_WMARK_STS1_WIDTH			     1
#define CS47L15_EVENT1_WMARK_STS1			0x0001
#define CS47L15_EVENT1_WMARK_STS1_MASK			0x0001
#define CS47L15_EVENT1_WMARK_STS1_SHIFT			     0
#define CS47L15_EVENT1_WMARK_STS1_WIDTH			     1

/* (0x1898)  IRQ1_Raw_Status_25 */
#define CS47L15_DSP1_DMA_STS1				0x0001
#define CS47L15_DSP1_DMA_STS1_MASK			0x0001
#define CS47L15_DSP1_DMA_STS1_SHIFT			     0
#define CS47L15_DSP1_DMA_STS1_WIDTH			     1

/* (0x189d)  IRQ1_Raw_Status_30 */
#define CS47L15_DSP1_BUSY_STS1				0x0001
#define CS47L15_DSP1_BUSY_STS1_MASK			0x0001
#define CS47L15_DSP1_BUSY_STS1_SHIFT			     0
#define CS47L15_DSP1_BUSY_STS1_WIDTH			     1

/* (0x189e)  IRQ1_Raw_Status_31 */
#define CS47L15_MIF4_DONE_STS1				0x0008
#define CS47L15_MIF4_DONE_STS1_MASK			0x0008
#define CS47L15_MIF4_DONE_STS1_SHIFT			     3
#define CS47L15_MIF4_DONE_STS1_WIDTH			     1

/* (0x189f)  IRQ1_Raw_Status_32 */
#define CS47L15_MIF4_BLOCK_STS1				0x0008
#define CS47L15_MIF4_BLOCK_STS1_MASK			0x0008
#define CS47L15_MIF4_BLOCK_STS1_SHIFT			     3
#define CS47L15_MIF4_BLOCK_STS1_WIDTH			     1

/* (0x18a0)  IRQ1_Raw_Status_33 */
#define CS47L15_IRQ_DSP1_BUS_ERR_STS1			0x0001
#define CS47L15_IRQ_DSP1_BUS_ERR_STS1_MASK		0x0001
#define CS47L15_IRQ_DSP1_BUS_ERR_STS1_SHIFT		     0
#define CS47L15_IRQ_DSP1_BUS_ERR_STS1_WIDTH		     1

/* (0x1a06)  Interrupt_Debounce_7 */
#define CS47L15_MICD_CLAMP_DB				0x0010
#define CS47L15_MICD_CLAMP_DB_MASK			0x0010
#define CS47L15_MICD_CLAMP_DB_SHIFT			     4
#define CS47L15_MICD_CLAMP_DB_WIDTH			     1
#define CS47L15_JD2_DB					0x0004
#define CS47L15_JD2_DB_MASK				0x0004
#define CS47L15_JD2_DB_SHIFT				     2
#define CS47L15_JD2_DB_WIDTH				     1
#define CS47L15_JD1_DB					0x0001
#define CS47L15_JD1_DB_MASK				0x0001
#define CS47L15_JD1_DB_SHIFT				     0
#define CS47L15_JD1_DB_WIDTH				     1

/* (0x1a0e)  Interrupt_Debounce_15 */
#define CS47L15_SPK_OVERHEAT_WARN_DB			0x0004
#define CS47L15_SPK_OVERHEAT_WARN_DB_MASK		0x0004
#define CS47L15_SPK_OVERHEAT_WARN_DB_SHIFT		     2
#define CS47L15_SPK_OVERHEAT_WARN_DB_WIDTH		     1
#define CS47L15_SPK_OVERHEAT_DB				0x0002
#define CS47L15_SPK_OVERHEAT_DB_MASK			0x0002
#define CS47L15_SPK_OVERHEAT_DB_SHIFT			     1
#define CS47L15_SPK_OVERHEAT_DB_WIDTH			     1

/* (0x1a80)  IRQ1_CTRL */
#define CS47L15_AOD_SPARE1				0x4000
#define CS47L15_AOD_SPARE1_MASK				0x4000
#define CS47L15_AOD_SPARE1_SHIFT			    14
#define CS47L15_AOD_SPARE1_WIDTH			     1
#define CS47L15_AOD_SPARE0				0x2000
#define CS47L15_AOD_SPARE0_MASK				0x2000
#define CS47L15_AOD_SPARE0_SHIFT			    13
#define CS47L15_AOD_SPARE0_WIDTH			     1
#define CS47L15_ISOLATE_AOD				0x1000
#define CS47L15_ISOLATE_AOD_MASK			0x1000
#define CS47L15_ISOLATE_AOD_SHIFT			    12
#define CS47L15_ISOLATE_AOD_WIDTH			     1
#define CS47L15_IM_IRQ1					0x0800
#define CS47L15_IM_IRQ1_MASK				0x0800
#define CS47L15_IM_IRQ1_SHIFT				    11
#define CS47L15_IM_IRQ1_WIDTH				     1
#define CS47L15_IRQ_POL					0x0400
#define CS47L15_IRQ_POL_MASK				0x0400
#define CS47L15_IRQ_POL_SHIFT				    10
#define CS47L15_IRQ_POL_WIDTH				     1
#define CS47L15_IRQ_OP_CFG				0x0200
#define CS47L15_IRQ_OP_CFG_MASK				0x0200
#define CS47L15_IRQ_OP_CFG_SHIFT			     9
#define CS47L15_IRQ_OP_CFG_WIDTH			     1

/* (0x1a82)  IRQ2_CTRL */
#define CS47L15_IM_IRQ2					0x0800
#define CS47L15_IM_IRQ2_MASK				0x0800
#define CS47L15_IM_IRQ2_SHIFT				    11
#define CS47L15_IM_IRQ2_WIDTH				     1

/* (0x1aa0)  Interrupt_Raw_Status_1 */
#define CS47L15_IRQ2_STS				0x0002
#define CS47L15_IRQ2_STS_MASK				0x0002
#define CS47L15_IRQ2_STS_SHIFT				     1
#define CS47L15_IRQ2_STS_WIDTH				     1
#define CS47L15_IRQ1_STS				0x0001
#define CS47L15_IRQ1_STS_MASK				0x0001
#define CS47L15_IRQ1_STS_SHIFT				     0
#define CS47L15_IRQ1_STS_WIDTH				     1

/* (0x1ac0)  GPIO_Debounce_Config */
#define CS47L15_GP_DBTIME_MASK				0x000f
#define CS47L15_GP_DBTIME_SHIFT				     0
#define CS47L15_GP_DBTIME_WIDTH				     4

/* (0x1ad0)  AOD_Pad_Ctrl */
#define CS47L15_AOD_SPARE6				0x8000
#define CS47L15_AOD_SPARE6_MASK				0x8000
#define CS47L15_AOD_SPARE6_SHIFT			    15
#define CS47L15_AOD_SPARE6_WIDTH			     1
#define CS47L15_AOD_SPARE7				0x4000
#define CS47L15_AOD_SPARE7_MASK				0x4000
#define CS47L15_AOD_SPARE7_SHIFT			    14
#define CS47L15_AOD_SPARE7_WIDTH			     1
#define CS47L15_AOD_SPARE3				0x2000
#define CS47L15_AOD_SPARE3_MASK				0x2000
#define CS47L15_AOD_SPARE3_SHIFT			    13
#define CS47L15_AOD_SPARE3_WIDTH			     1
#define CS47L15_AOD_SPARE2				0x1000
#define CS47L15_AOD_SPARE2_MASK				0x1000
#define CS47L15_AOD_SPARE2_SHIFT			    12
#define CS47L15_AOD_SPARE2_WIDTH			     1
#define CS47L15_RESET_PU				0x0002
#define CS47L15_RESET_PU_MASK				0x0002
#define CS47L15_RESET_PU_SHIFT				     1
#define CS47L15_RESET_PU_WIDTH				     1
#define CS47L15_RESET_PD				0x0001
#define CS47L15_RESET_PD_MASK				0x0001
#define CS47L15_RESET_PD_SHIFT				     0
#define CS47L15_RESET_PD_WIDTH				     1

/* (0xffe00)  DSP1_Config_1 */
#define CS47L15_DSP1_DSP_CLK_ENA			0x01000000
#define CS47L15_DSP1_DSP_CLK_ENA_MASK			0x01000000
#define CS47L15_DSP1_DSP_CLK_ENA_SHIFT				24
#define CS47L15_DSP1_DSP_CLK_ENA_WIDTH				 1
#define CS47L15_DSP1_CLK_SEL_MASK			0x00070000
#define CS47L15_DSP1_CLK_SEL_SHIFT				16
#define CS47L15_DSP1_CLK_SEL_WIDTH				 3
#define CS47L15_DSP1_RATE_MASK				0x00007800
#define CS47L15_DSP1_RATE_SHIFT					11
#define CS47L15_DSP1_RATE_WIDTH					 4
#define CS47L15_DSP1_MEM_ENA				0x00000010
#define CS47L15_DSP1_MEM_ENA_MASK			0x00000010
#define CS47L15_DSP1_MEM_ENA_SHIFT				 4
#define CS47L15_DSP1_MEM_ENA_WIDTH				 1
#define CS47L15_DSP1_DBG_CLK_ENA			0x00000008
#define CS47L15_DSP1_DBG_CLK_ENA_MASK			0x00000008
#define CS47L15_DSP1_DBG_CLK_ENA_SHIFT				 3
#define CS47L15_DSP1_DBG_CLK_ENA_WIDTH				 1
#define CS47L15_DSP1_SYS_ENA				0x00000004
#define CS47L15_DSP1_SYS_ENA_MASK			0x00000004
#define CS47L15_DSP1_SYS_ENA_SHIFT				 2
#define CS47L15_DSP1_SYS_ENA_WIDTH				 1
#define CS47L15_DSP1_CORE_ENA				0x00000002
#define CS47L15_DSP1_CORE_ENA_MASK			0x00000002
#define CS47L15_DSP1_CORE_ENA_SHIFT				 1
#define CS47L15_DSP1_CORE_ENA_WIDTH				 1
#define CS47L15_DSP1_START				0x00000001
#define CS47L15_DSP1_START_MASK				0x00000001
#define CS47L15_DSP1_START_SHIFT				 0
#define CS47L15_DSP1_START_WIDTH				 1

/* (0xffe02)  DSP1_Config_2 */
#define CS47L15_DSP1_PM_MAP				0x00010000
#define CS47L15_DSP1_PM_MAP_MASK			0x00010000
#define CS47L15_DSP1_PM_MAP_SHIFT				16
#define CS47L15_DSP1_PM_MAP_WIDTH				 1
#define CS47L15_DSP1_CLK_FREQ_MASK			0x0000ffff
#define CS47L15_DSP1_CLK_FREQ_SHIFT				 0
#define CS47L15_DSP1_CLK_FREQ_WIDTH				16

/* (0xffe04)  DSP1_Status_1 */
#define CS47L15_DSP1_PING_FULL				0x80000000
#define CS47L15_DSP1_PING_FULL_MASK			0x80000000
#define CS47L15_DSP1_PING_FULL_SHIFT				31
#define CS47L15_DSP1_PING_FULL_WIDTH				 1
#define CS47L15_DSP1_PONG_FULL				0x40000000
#define CS47L15_DSP1_PONG_FULL_MASK			0x40000000
#define CS47L15_DSP1_PONG_FULL_SHIFT				30
#define CS47L15_DSP1_PONG_FULL_WIDTH				 1
#define CS47L15_DSP1_WDMA_ACTIVE_CHANNELS_MASK		0x00ff0000
#define CS47L15_DSP1_WDMA_ACTIVE_CHANNELS_SHIFT			16
#define CS47L15_DSP1_WDMA_ACTIVE_CHANNELS_WIDTH			 8
#define CS47L15_DSP1_RAM_RDY				0x00000001
#define CS47L15_DSP1_RAM_RDY_MASK			0x00000001
#define CS47L15_DSP1_RAM_RDY_SHIFT				 0
#define CS47L15_DSP1_RAM_RDY_WIDTH				 1

/* (0xffe06)  DSP1_Status_2 */
#define CS47L15_DSP1_DUALMEM_COLLISION_ADDR_MASK	0xffff0000
#define CS47L15_DSP1_DUALMEM_COLLISION_ADDR_SHIFT		16
#define CS47L15_DSP1_DUALMEM_COLLISION_ADDR_WIDTH		16
#define CS47L15_DSP1_CLK_SEL_STS_MASK			0x0000000e
#define CS47L15_DSP1_CLK_SEL_STS_SHIFT				 1
#define CS47L15_DSP1_CLK_SEL_STS_WIDTH				 3
#define CS47L15_DSP1_CLK_AVAIL				0x00000001
#define CS47L15_DSP1_CLK_AVAIL_MASK			0x00000001
#define CS47L15_DSP1_CLK_AVAIL_SHIFT				 0
#define CS47L15_DSP1_CLK_AVAIL_WIDTH				 1

/* (0xffe08)  DSP1_Status_3 */
#define CS47L15_DSP1_CLK_FREQ_STS_MASK			0x0000ffff
#define CS47L15_DSP1_CLK_FREQ_STS_SHIFT				 0
#define CS47L15_DSP1_CLK_FREQ_STS_WIDTH				16

/* (0xffe0a)  DSP1_Watchdog_1 */
#define CS47L15_DSP1_WDT_MAX_COUNT_MASK			0x0000001e
#define CS47L15_DSP1_WDT_MAX_COUNT_SHIFT			 1
#define CS47L15_DSP1_WDT_MAX_COUNT_WIDTH			 4
#define CS47L15_DSP1_WDT_ENA				0x00000001
#define CS47L15_DSP1_WDT_ENA_MASK			0x00000001
#define CS47L15_DSP1_WDT_ENA_SHIFT				 0
#define CS47L15_DSP1_WDT_ENA_WIDTH				 1

/** @} */

/**********************************************************************************************************************/
#ifdef __cplusplus
}
#endif

#endif // CS47L15_SPEC_H
