
debug/MOP:     file format elf32-littlearm


Disassembly of section .text:

20000000 <startup>:

#include "startup.h"

__attribute__((naked)) __attribute__((section(".start_section"))) void
startup(void) {
	__asm__ volatile(" LDR R0,=0x2001C000\n"); /* set stack */
20000000:	4802      	ldr	r0, [pc, #8]	; (2000000c <startup+0xc>)
	__asm__ volatile(" MOV SP,R0\n");
20000002:	4685      	mov	sp, r0
	__asm__ volatile(" BL main\n");   /* call main */
20000004:	f000 fe44 	bl	20000c90 <main>
	__asm__ volatile(".L1: B .L1\n"); /* never return */
20000008:	e7fe      	b.n	20000008 <startup+0x8>
}
2000000a:	46c0      	nop			; (mov r8, r8)
2000000c:	2001c000 	andcs	ip, r1, r0

20000010 <print_char>:
	volatile unsigned short gtpr;
} Usart;

#define USART1 ((Usart *) 0x40011000)

static void print_char(char c) {
20000010:	b580      	push	{r7, lr}
20000012:	b082      	sub	sp, #8
20000014:	af00      	add	r7, sp, #0
20000016:	0002      	movs	r2, r0
20000018:	1dfb      	adds	r3, r7, #7
2000001a:	701a      	strb	r2, [r3, #0]
	// write character to usart1
	while ((USART1->sr & 0x80) == 0)
2000001c:	46c0      	nop			; (mov r8, r8)
2000001e:	4b0b      	ldr	r3, [pc, #44]	; (2000004c <print_char+0x3c>)
20000020:	881b      	ldrh	r3, [r3, #0]
20000022:	b29b      	uxth	r3, r3
20000024:	001a      	movs	r2, r3
20000026:	2380      	movs	r3, #128	; 0x80
20000028:	4013      	ands	r3, r2
2000002a:	d0f8      	beq.n	2000001e <print_char+0xe>
		;
	USART1->dr = (unsigned short) c;
2000002c:	4a07      	ldr	r2, [pc, #28]	; (2000004c <print_char+0x3c>)
2000002e:	1dfb      	adds	r3, r7, #7
20000030:	781b      	ldrb	r3, [r3, #0]
20000032:	b29b      	uxth	r3, r3
20000034:	8093      	strh	r3, [r2, #4]
	if (c == '\n') {
20000036:	1dfb      	adds	r3, r7, #7
20000038:	781b      	ldrb	r3, [r3, #0]
2000003a:	2b0a      	cmp	r3, #10
2000003c:	d102      	bne.n	20000044 <print_char+0x34>
		print_char('\r');
2000003e:	200d      	movs	r0, #13
20000040:	f7ff ffe6 	bl	20000010 <print_char>
	}
}
20000044:	46c0      	nop			; (mov r8, r8)
20000046:	46bd      	mov	sp, r7
20000048:	b002      	add	sp, #8
2000004a:	bd80      	pop	{r7, pc}
2000004c:	40011000 	andmi	r1, r1, r0

20000050 <print>:

void print(char *s) {
20000050:	b580      	push	{r7, lr}
20000052:	b082      	sub	sp, #8
20000054:	af00      	add	r7, sp, #0
20000056:	6078      	str	r0, [r7, #4]
	while (*s != '\0') {
20000058:	e006      	b.n	20000068 <print+0x18>
		print_char(*(s++));
2000005a:	687b      	ldr	r3, [r7, #4]
2000005c:	1c5a      	adds	r2, r3, #1
2000005e:	607a      	str	r2, [r7, #4]
20000060:	781b      	ldrb	r3, [r3, #0]
20000062:	0018      	movs	r0, r3
20000064:	f7ff ffd4 	bl	20000010 <print_char>
	while (*s != '\0') {
20000068:	687b      	ldr	r3, [r7, #4]
2000006a:	781b      	ldrb	r3, [r3, #0]
2000006c:	2b00      	cmp	r3, #0
2000006e:	d1f4      	bne.n	2000005a <print+0xa>
	}
}
20000070:	46c0      	nop			; (mov r8, r8)
20000072:	46c0      	nop			; (mov r8, r8)
20000074:	46bd      	mov	sp, r7
20000076:	b002      	add	sp, #8
20000078:	bd80      	pop	{r7, pc}
2000007a:	46c0      	nop			; (mov r8, r8)

2000007c <timer6_init>:
POINT n_start[] = {{40,26},{40,27},{40,28},{40,29},{40,30},{40,31},{40,32},{40,33},{40,34},{40,35},{40,36},{40,37},{40,38},{40,39},{40,40},{40,41},{41,26},{41,27},{41,28},{41,29},{41,30},{41,31},{41,32},{41,33},{41,34},{41,35},{41,36},{41,37},{41,38},{41,39},{41,40},{41,41},{42,26},{42,27},{42,28},{42,29},{42,30},{42,31},{42,32},{42,33},{42,34},{42,35},{42,36},{42,37},{42,38},{42,39},{42,40},{42,41},{43,26},{43,27},{43,28},{44,28},{44,29},{44,30},{45,30},{45,31},{45,30},{45,31},{45,32},{46,32},{46,33},{46,34},{47,34},{47,35},{47,36},{48,36},{48,37},{48,38},{49,38},{49,39},{49,40},{50,39},{50,40},{50,41},{51,26},{51,27},{51,28},{51,29},{51,30},{52,31},{51,32},{51,33},{51,34},{51,35},{51,36},{51,37},{51,38},{51,39},{51,40},{51,41},{52,26},{52,27},{52,28},{52,29},{52,30},{52,31},{52,32},{52,33},{52,34},{52,35},{52,36},{52,37},{52,38},{52,39},{52,40},{52,41},{53,26},{53,27},{53,28},{53,29},{53,30},{53,31},{53,32},{53,33},{53,34},{53,35},{53,36},{53,37},{53,38},{53,39},{53,40},{53,41}};


// ------------------------------------------------------- FUNCTIONS ------------------------------------------------------------------------------- //
void timer6_init(void)
{
2000007c:	b580      	push	{r7, lr}
2000007e:	af00      	add	r7, sp, #0
	*TIM6_CR1 &= ~CEN; // Stops the counter module
20000080:	4b0b      	ldr	r3, [pc, #44]	; (200000b0 <timer6_init+0x34>)
20000082:	881b      	ldrh	r3, [r3, #0]
20000084:	b29b      	uxth	r3, r3
20000086:	4a0a      	ldr	r2, [pc, #40]	; (200000b0 <timer6_init+0x34>)
20000088:	2101      	movs	r1, #1
2000008a:	438b      	bics	r3, r1
2000008c:	b29b      	uxth	r3, r3
2000008e:	8013      	strh	r3, [r2, #0]
	*TIM6_ARR = 0xFFFF; // If its set to a low number, the random number will always be the upper bound because it counts to fast.
20000090:	4b08      	ldr	r3, [pc, #32]	; (200000b4 <timer6_init+0x38>)
20000092:	2201      	movs	r2, #1
20000094:	4252      	negs	r2, r2
20000096:	801a      	strh	r2, [r3, #0]
	*TIM6_CR1 |= ( CEN | UDIS); // Activates the counter module and disables "update event"
20000098:	4b05      	ldr	r3, [pc, #20]	; (200000b0 <timer6_init+0x34>)
2000009a:	881b      	ldrh	r3, [r3, #0]
2000009c:	b29b      	uxth	r3, r3
2000009e:	4a04      	ldr	r2, [pc, #16]	; (200000b0 <timer6_init+0x34>)
200000a0:	2103      	movs	r1, #3
200000a2:	430b      	orrs	r3, r1
200000a4:	b29b      	uxth	r3, r3
200000a6:	8013      	strh	r3, [r2, #0]
}
200000a8:	46c0      	nop			; (mov r8, r8)
200000aa:	46bd      	mov	sp, r7
200000ac:	bd80      	pop	{r7, pc}
200000ae:	46c0      	nop			; (mov r8, r8)
200000b0:	40001000 	andmi	r1, r0, r0
200000b4:	4000102c 	andmi	r1, r0, ip, lsr #32

200000b8 <init_app>:

void init_app(void)
{
200000b8:	b580      	push	{r7, lr}
200000ba:	af00      	add	r7, sp, #0
	// Starts the clocks for D and E port
	*((unsigned long *) 0x40023830) = 0x18;
200000bc:	4b19      	ldr	r3, [pc, #100]	; (20000124 <init_app+0x6c>)
200000be:	2218      	movs	r2, #24
200000c0:	601a      	str	r2, [r3, #0]
	// Starts the clock for SYSCFG */
	* ((unsigned long *)0x40023844) |= 0x4000; 	
200000c2:	4b19      	ldr	r3, [pc, #100]	; (20000128 <init_app+0x70>)
200000c4:	681a      	ldr	r2, [r3, #0]
200000c6:	4b18      	ldr	r3, [pc, #96]	; (20000128 <init_app+0x70>)
200000c8:	2180      	movs	r1, #128	; 0x80
200000ca:	01c9      	lsls	r1, r1, #7
200000cc:	430a      	orrs	r2, r1
200000ce:	601a      	str	r2, [r3, #0]
	// Relocates the vector table
	* ((unsigned long *)0xE000ED08) = 0x2001C000;
200000d0:	4b16      	ldr	r3, [pc, #88]	; (2000012c <init_app+0x74>)
200000d2:	4a17      	ldr	r2, [pc, #92]	; (20000130 <init_app+0x78>)
200000d4:	601a      	str	r2, [r3, #0]

	// Initialize port D for display usage
	*GPIO_MODER = 0x55555555;
200000d6:	4b17      	ldr	r3, [pc, #92]	; (20000134 <init_app+0x7c>)
200000d8:	4a17      	ldr	r2, [pc, #92]	; (20000138 <init_app+0x80>)
200000da:	601a      	str	r2, [r3, #0]

	*((volatile unsigned int *)0x40020C08) = 0x55555555; // MEDIUM SPEED
200000dc:	4b17      	ldr	r3, [pc, #92]	; (2000013c <init_app+0x84>)
200000de:	4a16      	ldr	r2, [pc, #88]	; (20000138 <init_app+0x80>)
200000e0:	601a      	str	r2, [r3, #0]
    * ( (volatile unsigned int *) 0x40020C00) &= 0x00000000; // MODER CONFIG
200000e2:	4b14      	ldr	r3, [pc, #80]	; (20000134 <init_app+0x7c>)
200000e4:	681b      	ldr	r3, [r3, #0]
200000e6:	4b13      	ldr	r3, [pc, #76]	; (20000134 <init_app+0x7c>)
200000e8:	2200      	movs	r2, #0
200000ea:	601a      	str	r2, [r3, #0]
    * ( (volatile unsigned int *) 0x40020C00) |= 0x55005555; // MODER CONFIG
200000ec:	4b11      	ldr	r3, [pc, #68]	; (20000134 <init_app+0x7c>)
200000ee:	681a      	ldr	r2, [r3, #0]
200000f0:	4b10      	ldr	r3, [pc, #64]	; (20000134 <init_app+0x7c>)
200000f2:	4913      	ldr	r1, [pc, #76]	; (20000140 <init_app+0x88>)
200000f4:	430a      	orrs	r2, r1
200000f6:	601a      	str	r2, [r3, #0]
    * ( (volatile unsigned short *) 0x40020C04) &= 0x0000; // TYPER CONFIG
200000f8:	4b12      	ldr	r3, [pc, #72]	; (20000144 <init_app+0x8c>)
200000fa:	881b      	ldrh	r3, [r3, #0]
200000fc:	4b11      	ldr	r3, [pc, #68]	; (20000144 <init_app+0x8c>)
200000fe:	2200      	movs	r2, #0
20000100:	801a      	strh	r2, [r3, #0]
    * ( (volatile unsigned int *) 0x40020C0C) &= 0x00000000; // PUPDR CONFIG
20000102:	4b11      	ldr	r3, [pc, #68]	; (20000148 <init_app+0x90>)
20000104:	681b      	ldr	r3, [r3, #0]
20000106:	4b10      	ldr	r3, [pc, #64]	; (20000148 <init_app+0x90>)
20000108:	2200      	movs	r2, #0
2000010a:	601a      	str	r2, [r3, #0]
    * ( (volatile unsigned int *) 0x40020C0C) |= 0x0000AAAA; // PUPDR CONFIG	
2000010c:	4b0e      	ldr	r3, [pc, #56]	; (20000148 <init_app+0x90>)
2000010e:	681a      	ldr	r2, [r3, #0]
20000110:	4b0d      	ldr	r3, [pc, #52]	; (20000148 <init_app+0x90>)
20000112:	490e      	ldr	r1, [pc, #56]	; (2000014c <init_app+0x94>)
20000114:	430a      	orrs	r2, r1
20000116:	601a      	str	r2, [r3, #0]

	timer6_init();
20000118:	f7ff ffb0 	bl	2000007c <timer6_init>

}
2000011c:	46c0      	nop			; (mov r8, r8)
2000011e:	46bd      	mov	sp, r7
20000120:	bd80      	pop	{r7, pc}
20000122:	46c0      	nop			; (mov r8, r8)
20000124:	40023830 	andmi	r3, r2, r0, lsr r8
20000128:	40023844 	andmi	r3, r2, r4, asr #16
2000012c:	e000ed08 	and	lr, r0, r8, lsl #26
20000130:	2001c000 	andcs	ip, r1, r0
20000134:	40020c00 	andmi	r0, r2, r0, lsl #24
20000138:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab
2000013c:	40020c08 	andmi	r0, r2, r8, lsl #24
20000140:	55005555 	strpl	r5, [r0, #-1365]	; 0xfffffaab
20000144:	40020c04 	andmi	r0, r2, r4, lsl #24
20000148:	40020c0c 	andmi	r0, r2, ip, lsl #24
2000014c:	0000aaaa 	andeq	sl, r0, sl, lsr #21

20000150 <delay_250ns>:

// ------------------------------------------------------- DELAYS ------------------------------------------------------------------------------- //
void delay_250ns(void)
{
20000150:	b580      	push	{r7, lr}
20000152:	af00      	add	r7, sp, #0
	// page 98
	*STK_CTRL = 0; // Resets SysTick
20000154:	4b0c      	ldr	r3, [pc, #48]	; (20000188 <delay_250ns+0x38>)
20000156:	2200      	movs	r2, #0
20000158:	601a      	str	r2, [r3, #0]
	*STK_LOAD = (168 / 4) - 1; // Minus 1 comes from how to processor counts 
2000015a:	4b0c      	ldr	r3, [pc, #48]	; (2000018c <delay_250ns+0x3c>)
2000015c:	2229      	movs	r2, #41	; 0x29
2000015e:	601a      	str	r2, [r3, #0]
	*STK_VAL = 0; // Resets counter register 
20000160:	4b0b      	ldr	r3, [pc, #44]	; (20000190 <delay_250ns+0x40>)
20000162:	2200      	movs	r2, #0
20000164:	601a      	str	r2, [r3, #0]
	*STK_CTRL = 5; // Starts the count down 
20000166:	4b08      	ldr	r3, [pc, #32]	; (20000188 <delay_250ns+0x38>)
20000168:	2205      	movs	r2, #5
2000016a:	601a      	str	r2, [r3, #0]
	while(*STK_CTRL & 0x00010000){} // while the countflag is 1 
2000016c:	46c0      	nop			; (mov r8, r8)
2000016e:	4b06      	ldr	r3, [pc, #24]	; (20000188 <delay_250ns+0x38>)
20000170:	681a      	ldr	r2, [r3, #0]
20000172:	2380      	movs	r3, #128	; 0x80
20000174:	025b      	lsls	r3, r3, #9
20000176:	4013      	ands	r3, r2
20000178:	d1f9      	bne.n	2000016e <delay_250ns+0x1e>
	*STK_CTRL = 0; // resets Systick 
2000017a:	4b03      	ldr	r3, [pc, #12]	; (20000188 <delay_250ns+0x38>)
2000017c:	2200      	movs	r2, #0
2000017e:	601a      	str	r2, [r3, #0]
}
20000180:	46c0      	nop			; (mov r8, r8)
20000182:	46bd      	mov	sp, r7
20000184:	bd80      	pop	{r7, pc}
20000186:	46c0      	nop			; (mov r8, r8)
20000188:	e000e010 	and	lr, r0, r0, lsl r0
2000018c:	e000e014 	and	lr, r0, r4, lsl r0
20000190:	e000e018 	and	lr, r0, r8, lsl r0

20000194 <delay_micro>:

void delay_micro(unsigned int ms)
{
20000194:	b580      	push	{r7, lr}
20000196:	b084      	sub	sp, #16
20000198:	af00      	add	r7, sp, #0
2000019a:	6078      	str	r0, [r7, #4]
	#ifdef SIMULATOR
		ms = ms / 1000;
		ms++;
	#endif
	// 4 * 250 ns = 1 µs
	for (int i = 0; i < ms; i++)
2000019c:	2300      	movs	r3, #0
2000019e:	60fb      	str	r3, [r7, #12]
200001a0:	e00a      	b.n	200001b8 <delay_micro+0x24>
	{
		delay_250ns();
200001a2:	f7ff ffd5 	bl	20000150 <delay_250ns>
		delay_250ns();
200001a6:	f7ff ffd3 	bl	20000150 <delay_250ns>
		delay_250ns();
200001aa:	f7ff ffd1 	bl	20000150 <delay_250ns>
		delay_250ns();
200001ae:	f7ff ffcf 	bl	20000150 <delay_250ns>
	for (int i = 0; i < ms; i++)
200001b2:	68fb      	ldr	r3, [r7, #12]
200001b4:	3301      	adds	r3, #1
200001b6:	60fb      	str	r3, [r7, #12]
200001b8:	68fb      	ldr	r3, [r7, #12]
200001ba:	687a      	ldr	r2, [r7, #4]
200001bc:	429a      	cmp	r2, r3
200001be:	d8f0      	bhi.n	200001a2 <delay_micro+0xe>
	}

}
200001c0:	46c0      	nop			; (mov r8, r8)
200001c2:	46c0      	nop			; (mov r8, r8)
200001c4:	46bd      	mov	sp, r7
200001c6:	b004      	add	sp, #16
200001c8:	bd80      	pop	{r7, pc}

200001ca <delay_milli>:

void delay_milli(unsigned int ms)
{
200001ca:	b580      	push	{r7, lr}
200001cc:	b082      	sub	sp, #8
200001ce:	af00      	add	r7, sp, #0
200001d0:	6078      	str	r0, [r7, #4]
		ms = ms / 1000;
		ms++;
	#endif
	// 1000 µs = 1 ms 
	
	delay_micro(ms * 1000);
200001d2:	687a      	ldr	r2, [r7, #4]
200001d4:	0013      	movs	r3, r2
200001d6:	015b      	lsls	r3, r3, #5
200001d8:	1a9b      	subs	r3, r3, r2
200001da:	009b      	lsls	r3, r3, #2
200001dc:	189b      	adds	r3, r3, r2
200001de:	00db      	lsls	r3, r3, #3
200001e0:	0018      	movs	r0, r3
200001e2:	f7ff ffd7 	bl	20000194 <delay_micro>
}
200001e6:	46c0      	nop			; (mov r8, r8)
200001e8:	46bd      	mov	sp, r7
200001ea:	b002      	add	sp, #8
200001ec:	bd80      	pop	{r7, pc}

200001ee <ActivateRow>:

// ------------------------------------------------------- KEYPAD ------------------------------------------------------------------------------- //

void ActivateRow( unsigned int row )
{
200001ee:	b580      	push	{r7, lr}
200001f0:	b082      	sub	sp, #8
200001f2:	af00      	add	r7, sp, #0
200001f4:	6078      	str	r0, [r7, #4]

    /* Aktivera angiven rad hos tangentbordet, eller
    * deaktivera samtliga */
    switch( row )
200001f6:	687b      	ldr	r3, [r7, #4]
200001f8:	2b04      	cmp	r3, #4
200001fa:	d819      	bhi.n	20000230 <ActivateRow+0x42>
200001fc:	687b      	ldr	r3, [r7, #4]
200001fe:	009a      	lsls	r2, r3, #2
20000200:	4b0d      	ldr	r3, [pc, #52]	; (20000238 <ActivateRow+0x4a>)
20000202:	18d3      	adds	r3, r2, r3
20000204:	681b      	ldr	r3, [r3, #0]
20000206:	469f      	mov	pc, r3
    {
    case 1: *GPIO_ODR_HIGH = 0x10; break;
20000208:	4b0c      	ldr	r3, [pc, #48]	; (2000023c <ActivateRow+0x4e>)
2000020a:	2210      	movs	r2, #16
2000020c:	701a      	strb	r2, [r3, #0]
2000020e:	e00f      	b.n	20000230 <ActivateRow+0x42>
    case 2: *GPIO_ODR_HIGH = 0x20; break;
20000210:	4b0a      	ldr	r3, [pc, #40]	; (2000023c <ActivateRow+0x4e>)
20000212:	2220      	movs	r2, #32
20000214:	701a      	strb	r2, [r3, #0]
20000216:	e00b      	b.n	20000230 <ActivateRow+0x42>
    case 3: *GPIO_ODR_HIGH = 0x40; break;
20000218:	4b08      	ldr	r3, [pc, #32]	; (2000023c <ActivateRow+0x4e>)
2000021a:	2240      	movs	r2, #64	; 0x40
2000021c:	701a      	strb	r2, [r3, #0]
2000021e:	e007      	b.n	20000230 <ActivateRow+0x42>
    case 4: *GPIO_ODR_HIGH = 0x80; break;
20000220:	4b06      	ldr	r3, [pc, #24]	; (2000023c <ActivateRow+0x4e>)
20000222:	2280      	movs	r2, #128	; 0x80
20000224:	701a      	strb	r2, [r3, #0]
20000226:	e003      	b.n	20000230 <ActivateRow+0x42>
    case 0: *GPIO_ODR_HIGH = 0x00; break;
20000228:	4b04      	ldr	r3, [pc, #16]	; (2000023c <ActivateRow+0x4e>)
2000022a:	2200      	movs	r2, #0
2000022c:	701a      	strb	r2, [r3, #0]
2000022e:	46c0      	nop			; (mov r8, r8)

    }

}
20000230:	46c0      	nop			; (mov r8, r8)
20000232:	46bd      	mov	sp, r7
20000234:	b002      	add	sp, #8
20000236:	bd80      	pop	{r7, pc}
20000238:	200023a4 	andcs	r2, r0, r4, lsr #7
2000023c:	40020c15 	andmi	r0, r2, r5, lsl ip

20000240 <ReadColumn>:

int ReadColumn( void )
{
20000240:	b580      	push	{r7, lr}
20000242:	b082      	sub	sp, #8
20000244:	af00      	add	r7, sp, #0

    /* Om någon tangent (i aktiverad rad)
    * är nedtryckt, returnera dess kolumnnummer,
    * annars, returnera 0 */
    unsigned char c;
    c = *GPIO_IDR_HIGH;
20000246:	4a12      	ldr	r2, [pc, #72]	; (20000290 <ReadColumn+0x50>)
20000248:	1dfb      	adds	r3, r7, #7
2000024a:	7812      	ldrb	r2, [r2, #0]
2000024c:	701a      	strb	r2, [r3, #0]
    if ( c & 0x8 )
2000024e:	1dfb      	adds	r3, r7, #7
20000250:	781b      	ldrb	r3, [r3, #0]
20000252:	2208      	movs	r2, #8
20000254:	4013      	ands	r3, r2
20000256:	d001      	beq.n	2000025c <ReadColumn+0x1c>
        return 4;
20000258:	2304      	movs	r3, #4
2000025a:	e015      	b.n	20000288 <ReadColumn+0x48>
    if ( c & 0x4 )
2000025c:	1dfb      	adds	r3, r7, #7
2000025e:	781b      	ldrb	r3, [r3, #0]
20000260:	2204      	movs	r2, #4
20000262:	4013      	ands	r3, r2
20000264:	d001      	beq.n	2000026a <ReadColumn+0x2a>
        return 3;
20000266:	2303      	movs	r3, #3
20000268:	e00e      	b.n	20000288 <ReadColumn+0x48>
    if ( c & 0x2 )
2000026a:	1dfb      	adds	r3, r7, #7
2000026c:	781b      	ldrb	r3, [r3, #0]
2000026e:	2202      	movs	r2, #2
20000270:	4013      	ands	r3, r2
20000272:	d001      	beq.n	20000278 <ReadColumn+0x38>
        return 2;
20000274:	2302      	movs	r3, #2
20000276:	e007      	b.n	20000288 <ReadColumn+0x48>
    if ( c & 0x1 )
20000278:	1dfb      	adds	r3, r7, #7
2000027a:	781b      	ldrb	r3, [r3, #0]
2000027c:	2201      	movs	r2, #1
2000027e:	4013      	ands	r3, r2
20000280:	d001      	beq.n	20000286 <ReadColumn+0x46>
        return 1;
20000282:	2301      	movs	r3, #1
20000284:	e000      	b.n	20000288 <ReadColumn+0x48>

    return 0;
20000286:	2300      	movs	r3, #0
}
20000288:	0018      	movs	r0, r3
2000028a:	46bd      	mov	sp, r7
2000028c:	b002      	add	sp, #8
2000028e:	bd80      	pop	{r7, pc}
20000290:	40020c11 	andmi	r0, r2, r1, lsl ip

20000294 <keyb>:

unsigned char keyb(void)
{
20000294:	b590      	push	{r4, r7, lr}
20000296:	b087      	sub	sp, #28
20000298:	af00      	add	r7, sp, #0

    unsigned char key[]={1,2,3,0xA,4,5,6,0xB,7,8,9,0xC,0xE,0,0xF,0xD};
2000029a:	003b      	movs	r3, r7
2000029c:	4a16      	ldr	r2, [pc, #88]	; (200002f8 <keyb+0x64>)
2000029e:	ca13      	ldmia	r2!, {r0, r1, r4}
200002a0:	c313      	stmia	r3!, {r0, r1, r4}
200002a2:	6812      	ldr	r2, [r2, #0]
200002a4:	601a      	str	r2, [r3, #0]

    int row, col;
    for(row=1; row <=4 ; row++ )
200002a6:	2301      	movs	r3, #1
200002a8:	617b      	str	r3, [r7, #20]
200002aa:	e019      	b.n	200002e0 <keyb+0x4c>
    {
        ActivateRow( row );
200002ac:	697b      	ldr	r3, [r7, #20]
200002ae:	0018      	movs	r0, r3
200002b0:	f7ff ff9d 	bl	200001ee <ActivateRow>
        if( (col = ReadColumn () ) )
200002b4:	f7ff ffc4 	bl	20000240 <ReadColumn>
200002b8:	0003      	movs	r3, r0
200002ba:	613b      	str	r3, [r7, #16]
200002bc:	693b      	ldr	r3, [r7, #16]
200002be:	2b00      	cmp	r3, #0
200002c0:	d00b      	beq.n	200002da <keyb+0x46>
        {
            ActivateRow( 0 );
200002c2:	2000      	movs	r0, #0
200002c4:	f7ff ff93 	bl	200001ee <ActivateRow>
            return key [4*(row-1)+(col-1) ];
200002c8:	697b      	ldr	r3, [r7, #20]
200002ca:	3b01      	subs	r3, #1
200002cc:	009a      	lsls	r2, r3, #2
200002ce:	693b      	ldr	r3, [r7, #16]
200002d0:	3b01      	subs	r3, #1
200002d2:	18d3      	adds	r3, r2, r3
200002d4:	003a      	movs	r2, r7
200002d6:	5cd3      	ldrb	r3, [r2, r3]
200002d8:	e009      	b.n	200002ee <keyb+0x5a>
    for(row=1; row <=4 ; row++ )
200002da:	697b      	ldr	r3, [r7, #20]
200002dc:	3301      	adds	r3, #1
200002de:	617b      	str	r3, [r7, #20]
200002e0:	697b      	ldr	r3, [r7, #20]
200002e2:	2b04      	cmp	r3, #4
200002e4:	dde2      	ble.n	200002ac <keyb+0x18>
        }
    }
    ActivateRow( 0 );
200002e6:	2000      	movs	r0, #0
200002e8:	f7ff ff81 	bl	200001ee <ActivateRow>
    return  0xFF;
200002ec:	23ff      	movs	r3, #255	; 0xff
}
200002ee:	0018      	movs	r0, r3
200002f0:	46bd      	mov	sp, r7
200002f2:	b007      	add	sp, #28
200002f4:	bd90      	pop	{r4, r7, pc}
200002f6:	46c0      	nop			; (mov r8, r8)
200002f8:	200023b8 			; <UNDEFINED> instruction: 0x200023b8

200002fc <ascii_ctrl_bit_set>:

// ------------------------------------------------------- ASCII FUNCTIONS ------------------------------------------------------------------------------- //

// B_SELECT is needed here to activate the ascii display
void ascii_ctrl_bit_set(char x)
{
200002fc:	b580      	push	{r7, lr}
200002fe:	b084      	sub	sp, #16
20000300:	af00      	add	r7, sp, #0
20000302:	0002      	movs	r2, r0
20000304:	1dfb      	adds	r3, r7, #7
20000306:	701a      	strb	r2, [r3, #0]
	char c;
	c = *portOdrLow;
20000308:	4a09      	ldr	r2, [pc, #36]	; (20000330 <ascii_ctrl_bit_set+0x34>)
2000030a:	210f      	movs	r1, #15
2000030c:	187b      	adds	r3, r7, r1
2000030e:	7812      	ldrb	r2, [r2, #0]
20000310:	701a      	strb	r2, [r3, #0]
	*portOdrLow = B_SELECT | x | c;
20000312:	1dfa      	adds	r2, r7, #7
20000314:	187b      	adds	r3, r7, r1
20000316:	7812      	ldrb	r2, [r2, #0]
20000318:	781b      	ldrb	r3, [r3, #0]
2000031a:	4313      	orrs	r3, r2
2000031c:	b2db      	uxtb	r3, r3
2000031e:	4a04      	ldr	r2, [pc, #16]	; (20000330 <ascii_ctrl_bit_set+0x34>)
20000320:	2104      	movs	r1, #4
20000322:	430b      	orrs	r3, r1
20000324:	b2db      	uxtb	r3, r3
20000326:	7013      	strb	r3, [r2, #0]
}
20000328:	46c0      	nop			; (mov r8, r8)
2000032a:	46bd      	mov	sp, r7
2000032c:	b004      	add	sp, #16
2000032e:	bd80      	pop	{r7, pc}
20000330:	40021014 	andmi	r1, r2, r4, lsl r0

20000334 <ascii_ctrl_bit_clear>:

void ascii_ctrl_bit_clear(char x)
{
20000334:	b580      	push	{r7, lr}
20000336:	b084      	sub	sp, #16
20000338:	af00      	add	r7, sp, #0
2000033a:	0002      	movs	r2, r0
2000033c:	1dfb      	adds	r3, r7, #7
2000033e:	701a      	strb	r2, [r3, #0]
	char c;
	c = *portOdrLow;
20000340:	4a0d      	ldr	r2, [pc, #52]	; (20000378 <ascii_ctrl_bit_clear+0x44>)
20000342:	210f      	movs	r1, #15
20000344:	187b      	adds	r3, r7, r1
20000346:	7812      	ldrb	r2, [r2, #0]
20000348:	701a      	strb	r2, [r3, #0]
	c = c & ~x;
2000034a:	1dfb      	adds	r3, r7, #7
2000034c:	781b      	ldrb	r3, [r3, #0]
2000034e:	b25b      	sxtb	r3, r3
20000350:	43db      	mvns	r3, r3
20000352:	b25b      	sxtb	r3, r3
20000354:	187a      	adds	r2, r7, r1
20000356:	7812      	ldrb	r2, [r2, #0]
20000358:	b252      	sxtb	r2, r2
2000035a:	4013      	ands	r3, r2
2000035c:	b25a      	sxtb	r2, r3
2000035e:	187b      	adds	r3, r7, r1
20000360:	701a      	strb	r2, [r3, #0]
	*portOdrLow = B_SELECT | c;
20000362:	4a05      	ldr	r2, [pc, #20]	; (20000378 <ascii_ctrl_bit_clear+0x44>)
20000364:	187b      	adds	r3, r7, r1
20000366:	781b      	ldrb	r3, [r3, #0]
20000368:	2104      	movs	r1, #4
2000036a:	430b      	orrs	r3, r1
2000036c:	b2db      	uxtb	r3, r3
2000036e:	7013      	strb	r3, [r2, #0]
}
20000370:	46c0      	nop			; (mov r8, r8)
20000372:	46bd      	mov	sp, r7
20000374:	b004      	add	sp, #16
20000376:	bd80      	pop	{r7, pc}
20000378:	40021014 	andmi	r1, r2, r4, lsl r0

2000037c <ascii_write_controller>:

void ascii_write_controller(unsigned char byte)
{
2000037c:	b580      	push	{r7, lr}
2000037e:	b082      	sub	sp, #8
20000380:	af00      	add	r7, sp, #0
20000382:	0002      	movs	r2, r0
20000384:	1dfb      	adds	r3, r7, #7
20000386:	701a      	strb	r2, [r3, #0]
	// These delays are need for the processor to execute the respective functions.
	delay_250ns(); // 40ns
20000388:	f7ff fee2 	bl	20000150 <delay_250ns>
	ascii_ctrl_bit_set(B_E);
2000038c:	2040      	movs	r0, #64	; 0x40
2000038e:	f7ff ffb5 	bl	200002fc <ascii_ctrl_bit_set>
	*portOdrHigh = byte;
20000392:	4a07      	ldr	r2, [pc, #28]	; (200003b0 <ascii_write_controller+0x34>)
20000394:	1dfb      	adds	r3, r7, #7
20000396:	781b      	ldrb	r3, [r3, #0]
20000398:	7013      	strb	r3, [r2, #0]
	delay_250ns(); //230ns
2000039a:	f7ff fed9 	bl	20000150 <delay_250ns>
	ascii_ctrl_bit_clear(B_E);
2000039e:	2040      	movs	r0, #64	; 0x40
200003a0:	f7ff ffc8 	bl	20000334 <ascii_ctrl_bit_clear>
	delay_250ns(); // 10ns 
200003a4:	f7ff fed4 	bl	20000150 <delay_250ns>
}
200003a8:	46c0      	nop			; (mov r8, r8)
200003aa:	46bd      	mov	sp, r7
200003ac:	b002      	add	sp, #8
200003ae:	bd80      	pop	{r7, pc}
200003b0:	40021015 	andmi	r1, r2, r5, lsl r0

200003b4 <ascii_write_cmd>:

void ascii_write_cmd(unsigned char command)
{
200003b4:	b580      	push	{r7, lr}
200003b6:	b082      	sub	sp, #8
200003b8:	af00      	add	r7, sp, #0
200003ba:	0002      	movs	r2, r0
200003bc:	1dfb      	adds	r3, r7, #7
200003be:	701a      	strb	r2, [r3, #0]
	ascii_ctrl_bit_clear(B_RS);
200003c0:	2001      	movs	r0, #1
200003c2:	f7ff ffb7 	bl	20000334 <ascii_ctrl_bit_clear>
	ascii_ctrl_bit_clear(B_RW);
200003c6:	2002      	movs	r0, #2
200003c8:	f7ff ffb4 	bl	20000334 <ascii_ctrl_bit_clear>
	ascii_write_controller(command);
200003cc:	1dfb      	adds	r3, r7, #7
200003ce:	781b      	ldrb	r3, [r3, #0]
200003d0:	0018      	movs	r0, r3
200003d2:	f7ff ffd3 	bl	2000037c <ascii_write_controller>
}
200003d6:	46c0      	nop			; (mov r8, r8)
200003d8:	46bd      	mov	sp, r7
200003da:	b002      	add	sp, #8
200003dc:	bd80      	pop	{r7, pc}

200003de <ascii_write_data>:

void ascii_write_data(unsigned char data)
{
200003de:	b580      	push	{r7, lr}
200003e0:	b082      	sub	sp, #8
200003e2:	af00      	add	r7, sp, #0
200003e4:	0002      	movs	r2, r0
200003e6:	1dfb      	adds	r3, r7, #7
200003e8:	701a      	strb	r2, [r3, #0]
	ascii_ctrl_bit_set(B_RS);
200003ea:	2001      	movs	r0, #1
200003ec:	f7ff ff86 	bl	200002fc <ascii_ctrl_bit_set>
	ascii_ctrl_bit_clear(B_RW);
200003f0:	2002      	movs	r0, #2
200003f2:	f7ff ff9f 	bl	20000334 <ascii_ctrl_bit_clear>
	ascii_write_controller(data);
200003f6:	1dfb      	adds	r3, r7, #7
200003f8:	781b      	ldrb	r3, [r3, #0]
200003fa:	0018      	movs	r0, r3
200003fc:	f7ff ffbe 	bl	2000037c <ascii_write_controller>
}
20000400:	46c0      	nop			; (mov r8, r8)
20000402:	46bd      	mov	sp, r7
20000404:	b002      	add	sp, #8
20000406:	bd80      	pop	{r7, pc}

20000408 <ascii_read_controller>:

unsigned char ascii_read_controller(void)
{
20000408:	b580      	push	{r7, lr}
2000040a:	b082      	sub	sp, #8
2000040c:	af00      	add	r7, sp, #0
	ascii_ctrl_bit_set(B_E);
2000040e:	2040      	movs	r0, #64	; 0x40
20000410:	f7ff ff74 	bl	200002fc <ascii_ctrl_bit_set>
	delay_250ns();
20000414:	f7ff fe9c 	bl	20000150 <delay_250ns>
	delay_250ns(); // 360ns
20000418:	f7ff fe9a 	bl	20000150 <delay_250ns>
	unsigned char rv = *portIdrHigh;
2000041c:	4a06      	ldr	r2, [pc, #24]	; (20000438 <ascii_read_controller+0x30>)
2000041e:	1dfb      	adds	r3, r7, #7
20000420:	7812      	ldrb	r2, [r2, #0]
20000422:	701a      	strb	r2, [r3, #0]
	ascii_ctrl_bit_clear(B_E);
20000424:	2040      	movs	r0, #64	; 0x40
20000426:	f7ff ff85 	bl	20000334 <ascii_ctrl_bit_clear>
	return rv;
2000042a:	1dfb      	adds	r3, r7, #7
2000042c:	781b      	ldrb	r3, [r3, #0]
}
2000042e:	0018      	movs	r0, r3
20000430:	46bd      	mov	sp, r7
20000432:	b002      	add	sp, #8
20000434:	bd80      	pop	{r7, pc}
20000436:	46c0      	nop			; (mov r8, r8)
20000438:	40021011 	andmi	r1, r2, r1, lsl r0

2000043c <ascii_read_status>:

unsigned char ascii_read_status(void)
{
2000043c:	b590      	push	{r4, r7, lr}
2000043e:	b083      	sub	sp, #12
20000440:	af00      	add	r7, sp, #0
	*portModer = 0x00005555; // Set bit15-8 as input 
20000442:	4b0b      	ldr	r3, [pc, #44]	; (20000470 <ascii_read_status+0x34>)
20000444:	4a0b      	ldr	r2, [pc, #44]	; (20000474 <ascii_read_status+0x38>)
20000446:	601a      	str	r2, [r3, #0]
	ascii_ctrl_bit_clear(B_RS);
20000448:	2001      	movs	r0, #1
2000044a:	f7ff ff73 	bl	20000334 <ascii_ctrl_bit_clear>
	ascii_ctrl_bit_set(B_RW);
2000044e:	2002      	movs	r0, #2
20000450:	f7ff ff54 	bl	200002fc <ascii_ctrl_bit_set>
	unsigned char rv = ascii_read_controller();
20000454:	1dfc      	adds	r4, r7, #7
20000456:	f7ff ffd7 	bl	20000408 <ascii_read_controller>
2000045a:	0003      	movs	r3, r0
2000045c:	7023      	strb	r3, [r4, #0]
	*portModer = 0x55555555; // Set bit15-8 as output
2000045e:	4b04      	ldr	r3, [pc, #16]	; (20000470 <ascii_read_status+0x34>)
20000460:	4a05      	ldr	r2, [pc, #20]	; (20000478 <ascii_read_status+0x3c>)
20000462:	601a      	str	r2, [r3, #0]
	return rv;
20000464:	1dfb      	adds	r3, r7, #7
20000466:	781b      	ldrb	r3, [r3, #0]
}
20000468:	0018      	movs	r0, r3
2000046a:	46bd      	mov	sp, r7
2000046c:	b003      	add	sp, #12
2000046e:	bd90      	pop	{r4, r7, pc}
20000470:	40021000 	andmi	r1, r2, r0
20000474:	00005555 	andeq	r5, r0, r5, asr r5
20000478:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab

2000047c <ascii_read_data>:

unsigned char ascii_read_data(void)
{
2000047c:	b590      	push	{r4, r7, lr}
2000047e:	b083      	sub	sp, #12
20000480:	af00      	add	r7, sp, #0
	*portModer = 0x00005555; // Set bit15-8 as input 
20000482:	4b0b      	ldr	r3, [pc, #44]	; (200004b0 <ascii_read_data+0x34>)
20000484:	4a0b      	ldr	r2, [pc, #44]	; (200004b4 <ascii_read_data+0x38>)
20000486:	601a      	str	r2, [r3, #0]
	ascii_ctrl_bit_set(B_RS);
20000488:	2001      	movs	r0, #1
2000048a:	f7ff ff37 	bl	200002fc <ascii_ctrl_bit_set>
	ascii_ctrl_bit_set(B_RW);
2000048e:	2002      	movs	r0, #2
20000490:	f7ff ff34 	bl	200002fc <ascii_ctrl_bit_set>
	unsigned char rv = ascii_read_controller();
20000494:	1dfc      	adds	r4, r7, #7
20000496:	f7ff ffb7 	bl	20000408 <ascii_read_controller>
2000049a:	0003      	movs	r3, r0
2000049c:	7023      	strb	r3, [r4, #0]
	*portModer = 0x55555555; // Set bit15-8 as output 
2000049e:	4b04      	ldr	r3, [pc, #16]	; (200004b0 <ascii_read_data+0x34>)
200004a0:	4a05      	ldr	r2, [pc, #20]	; (200004b8 <ascii_read_data+0x3c>)
200004a2:	601a      	str	r2, [r3, #0]
	return rv;
200004a4:	1dfb      	adds	r3, r7, #7
200004a6:	781b      	ldrb	r3, [r3, #0]
}
200004a8:	0018      	movs	r0, r3
200004aa:	46bd      	mov	sp, r7
200004ac:	b003      	add	sp, #12
200004ae:	bd90      	pop	{r4, r7, pc}
200004b0:	40021000 	andmi	r1, r2, r0
200004b4:	00005555 	andeq	r5, r0, r5, asr r5
200004b8:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0xfffffaab

200004bc <ascii_command>:

void ascii_command(unsigned char command)
{
200004bc:	b580      	push	{r7, lr}
200004be:	b082      	sub	sp, #8
200004c0:	af00      	add	r7, sp, #0
200004c2:	0002      	movs	r2, r0
200004c4:	1dfb      	adds	r3, r7, #7
200004c6:	701a      	strb	r2, [r3, #0]
	while( (ascii_read_status() & 0x80) == 0x80) // Wait for the display to be ready for instructions
200004c8:	46c0      	nop			; (mov r8, r8)
200004ca:	f7ff ffb7 	bl	2000043c <ascii_read_status>
200004ce:	0003      	movs	r3, r0
200004d0:	001a      	movs	r2, r3
200004d2:	2380      	movs	r3, #128	; 0x80
200004d4:	4013      	ands	r3, r2
200004d6:	2b80      	cmp	r3, #128	; 0x80
200004d8:	d0f7      	beq.n	200004ca <ascii_command+0xe>
	{}
	delay_micro(8);
200004da:	2008      	movs	r0, #8
200004dc:	f7ff fe5a 	bl	20000194 <delay_micro>
	ascii_write_cmd(command);
200004e0:	1dfb      	adds	r3, r7, #7
200004e2:	781b      	ldrb	r3, [r3, #0]
200004e4:	0018      	movs	r0, r3
200004e6:	f7ff ff65 	bl	200003b4 <ascii_write_cmd>
	delay_micro(45);
200004ea:	202d      	movs	r0, #45	; 0x2d
200004ec:	f7ff fe52 	bl	20000194 <delay_micro>
}
200004f0:	46c0      	nop			; (mov r8, r8)
200004f2:	46bd      	mov	sp, r7
200004f4:	b002      	add	sp, #8
200004f6:	bd80      	pop	{r7, pc}

200004f8 <ascii_init>:

void ascii_init(void)
{
200004f8:	b580      	push	{r7, lr}
200004fa:	af00      	add	r7, sp, #0
	ascii_command(0x38); // 2 rows, 5x8 
200004fc:	2038      	movs	r0, #56	; 0x38
200004fe:	f7ff ffdd 	bl	200004bc <ascii_command>
	ascii_command(0x0E); // Activate display, activate cursor and set it as constant 
20000502:	200e      	movs	r0, #14
20000504:	f7ff ffda 	bl	200004bc <ascii_command>
	ascii_command(0x01); // Clear Display
20000508:	2001      	movs	r0, #1
2000050a:	f7ff ffd7 	bl	200004bc <ascii_command>
	ascii_command(0x06); // Increment, No shift
2000050e:	2006      	movs	r0, #6
20000510:	f7ff ffd4 	bl	200004bc <ascii_command>
}
20000514:	46c0      	nop			; (mov r8, r8)
20000516:	46bd      	mov	sp, r7
20000518:	bd80      	pop	{r7, pc}

2000051a <ascii_write_char>:

void ascii_write_char(unsigned char c)
{
2000051a:	b580      	push	{r7, lr}
2000051c:	b082      	sub	sp, #8
2000051e:	af00      	add	r7, sp, #0
20000520:	0002      	movs	r2, r0
20000522:	1dfb      	adds	r3, r7, #7
20000524:	701a      	strb	r2, [r3, #0]
	while( (ascii_read_status() & 0x80) == 0x80) // Wait for the display to be ready for instructions
20000526:	46c0      	nop			; (mov r8, r8)
20000528:	f7ff ff88 	bl	2000043c <ascii_read_status>
2000052c:	0003      	movs	r3, r0
2000052e:	001a      	movs	r2, r3
20000530:	2380      	movs	r3, #128	; 0x80
20000532:	4013      	ands	r3, r2
20000534:	2b80      	cmp	r3, #128	; 0x80
20000536:	d0f7      	beq.n	20000528 <ascii_write_char+0xe>
	{}
	delay_micro(8);
20000538:	2008      	movs	r0, #8
2000053a:	f7ff fe2b 	bl	20000194 <delay_micro>
	ascii_write_data(c);
2000053e:	1dfb      	adds	r3, r7, #7
20000540:	781b      	ldrb	r3, [r3, #0]
20000542:	0018      	movs	r0, r3
20000544:	f7ff ff4b 	bl	200003de <ascii_write_data>
	delay_micro(45);
20000548:	202d      	movs	r0, #45	; 0x2d
2000054a:	f7ff fe23 	bl	20000194 <delay_micro>
}
2000054e:	46c0      	nop			; (mov r8, r8)
20000550:	46bd      	mov	sp, r7
20000552:	b002      	add	sp, #8
20000554:	bd80      	pop	{r7, pc}

20000556 <ascii_gotoxy>:

void ascii_gotoxy(int x, int y)
{
20000556:	b580      	push	{r7, lr}
20000558:	b084      	sub	sp, #16
2000055a:	af00      	add	r7, sp, #0
2000055c:	6078      	str	r0, [r7, #4]
2000055e:	6039      	str	r1, [r7, #0]
	unsigned char adress = x - 1;
20000560:	687b      	ldr	r3, [r7, #4]
20000562:	b2da      	uxtb	r2, r3
20000564:	210f      	movs	r1, #15
20000566:	187b      	adds	r3, r7, r1
20000568:	3a01      	subs	r2, #1
2000056a:	701a      	strb	r2, [r3, #0]
	if ( y == 2 )
2000056c:	683b      	ldr	r3, [r7, #0]
2000056e:	2b02      	cmp	r3, #2
20000570:	d104      	bne.n	2000057c <ascii_gotoxy+0x26>
	{
		adress = adress + 0x40;
20000572:	187b      	adds	r3, r7, r1
20000574:	187a      	adds	r2, r7, r1
20000576:	7812      	ldrb	r2, [r2, #0]
20000578:	3240      	adds	r2, #64	; 0x40
2000057a:	701a      	strb	r2, [r3, #0]
	}
	ascii_write_cmd(0x80 | adress);
2000057c:	230f      	movs	r3, #15
2000057e:	18fb      	adds	r3, r7, r3
20000580:	781b      	ldrb	r3, [r3, #0]
20000582:	2280      	movs	r2, #128	; 0x80
20000584:	4252      	negs	r2, r2
20000586:	4313      	orrs	r3, r2
20000588:	b2db      	uxtb	r3, r3
2000058a:	0018      	movs	r0, r3
2000058c:	f7ff ff12 	bl	200003b4 <ascii_write_cmd>
}
20000590:	46c0      	nop			; (mov r8, r8)
20000592:	46bd      	mov	sp, r7
20000594:	b004      	add	sp, #16
20000596:	bd80      	pop	{r7, pc}

20000598 <draw_clear_snake>:

// ------------------------------------------------------- SNAKE FUNCTIONS ------------------------------------------------------------------------------- //
void draw_clear_snake(snake_t *snake, int clear)
{
20000598:	b580      	push	{r7, lr}
2000059a:	b084      	sub	sp, #16
2000059c:	af00      	add	r7, sp, #0
2000059e:	6078      	str	r0, [r7, #4]
200005a0:	6039      	str	r1, [r7, #0]
	
	for (int i = 0; i < snake->length; i++)
200005a2:	2300      	movs	r3, #0
200005a4:	60fb      	str	r3, [r7, #12]
200005a6:	e041      	b.n	2000062c <draw_clear_snake+0x94>
	{
		for (int j = 0; j < 16; j++)
200005a8:	2300      	movs	r3, #0
200005aa:	60bb      	str	r3, [r7, #8]
200005ac:	e038      	b.n	20000620 <draw_clear_snake+0x88>
		{
			if (clear)
200005ae:	683b      	ldr	r3, [r7, #0]
200005b0:	2b00      	cmp	r3, #0
200005b2:	d019      	beq.n	200005e8 <draw_clear_snake+0x50>
				graphic_pixel_clear(snake->body_part[i].posx + snake_design[j].x, snake->body_part[i].posy + snake_design[j].y);
200005b4:	687b      	ldr	r3, [r7, #4]
200005b6:	68fa      	ldr	r2, [r7, #12]
200005b8:	00d2      	lsls	r2, r2, #3
200005ba:	58d2      	ldr	r2, [r2, r3]
200005bc:	4b21      	ldr	r3, [pc, #132]	; (20000644 <draw_clear_snake+0xac>)
200005be:	68b9      	ldr	r1, [r7, #8]
200005c0:	00c9      	lsls	r1, r1, #3
200005c2:	58cb      	ldr	r3, [r1, r3]
200005c4:	18d0      	adds	r0, r2, r3
200005c6:	687a      	ldr	r2, [r7, #4]
200005c8:	68fb      	ldr	r3, [r7, #12]
200005ca:	00db      	lsls	r3, r3, #3
200005cc:	18d3      	adds	r3, r2, r3
200005ce:	3304      	adds	r3, #4
200005d0:	681a      	ldr	r2, [r3, #0]
200005d2:	491c      	ldr	r1, [pc, #112]	; (20000644 <draw_clear_snake+0xac>)
200005d4:	68bb      	ldr	r3, [r7, #8]
200005d6:	00db      	lsls	r3, r3, #3
200005d8:	18cb      	adds	r3, r1, r3
200005da:	3304      	adds	r3, #4
200005dc:	681b      	ldr	r3, [r3, #0]
200005de:	18d3      	adds	r3, r2, r3
200005e0:	0019      	movs	r1, r3
200005e2:	f000 fb74 	bl	20000cce <graphic_pixel_clear>
200005e6:	e018      	b.n	2000061a <draw_clear_snake+0x82>
			else
				graphic_pixel_set(snake->body_part[i].posx + snake_design[j].x, snake->body_part[i].posy + snake_design[j].y);
200005e8:	687b      	ldr	r3, [r7, #4]
200005ea:	68fa      	ldr	r2, [r7, #12]
200005ec:	00d2      	lsls	r2, r2, #3
200005ee:	58d2      	ldr	r2, [r2, r3]
200005f0:	4b14      	ldr	r3, [pc, #80]	; (20000644 <draw_clear_snake+0xac>)
200005f2:	68b9      	ldr	r1, [r7, #8]
200005f4:	00c9      	lsls	r1, r1, #3
200005f6:	58cb      	ldr	r3, [r1, r3]
200005f8:	18d0      	adds	r0, r2, r3
200005fa:	687a      	ldr	r2, [r7, #4]
200005fc:	68fb      	ldr	r3, [r7, #12]
200005fe:	00db      	lsls	r3, r3, #3
20000600:	18d3      	adds	r3, r2, r3
20000602:	3304      	adds	r3, #4
20000604:	681a      	ldr	r2, [r3, #0]
20000606:	490f      	ldr	r1, [pc, #60]	; (20000644 <draw_clear_snake+0xac>)
20000608:	68bb      	ldr	r3, [r7, #8]
2000060a:	00db      	lsls	r3, r3, #3
2000060c:	18cb      	adds	r3, r1, r3
2000060e:	3304      	adds	r3, #4
20000610:	681b      	ldr	r3, [r3, #0]
20000612:	18d3      	adds	r3, r2, r3
20000614:	0019      	movs	r1, r3
20000616:	f000 fb57 	bl	20000cc8 <graphic_pixel_set>
		for (int j = 0; j < 16; j++)
2000061a:	68bb      	ldr	r3, [r7, #8]
2000061c:	3301      	adds	r3, #1
2000061e:	60bb      	str	r3, [r7, #8]
20000620:	68bb      	ldr	r3, [r7, #8]
20000622:	2b0f      	cmp	r3, #15
20000624:	ddc3      	ble.n	200005ae <draw_clear_snake+0x16>
	for (int i = 0; i < snake->length; i++)
20000626:	68fb      	ldr	r3, [r7, #12]
20000628:	3301      	adds	r3, #1
2000062a:	60fb      	str	r3, [r7, #12]
2000062c:	687a      	ldr	r2, [r7, #4]
2000062e:	2380      	movs	r3, #128	; 0x80
20000630:	025b      	lsls	r3, r3, #9
20000632:	58d3      	ldr	r3, [r2, r3]
20000634:	68fa      	ldr	r2, [r7, #12]
20000636:	429a      	cmp	r2, r3
20000638:	dbb6      	blt.n	200005a8 <draw_clear_snake+0x10>
		}	
	}
}
2000063a:	46c0      	nop			; (mov r8, r8)
2000063c:	46c0      	nop			; (mov r8, r8)
2000063e:	46bd      	mov	sp, r7
20000640:	b004      	add	sp, #16
20000642:	bd80      	pop	{r7, pc}
20000644:	20000cdc 	ldrdcs	r0, [r0], -ip

20000648 <draw_clear_apple>:

void draw_clear_apple(apple_t *apple, int clear)
{
20000648:	b580      	push	{r7, lr}
2000064a:	b084      	sub	sp, #16
2000064c:	af00      	add	r7, sp, #0
2000064e:	6078      	str	r0, [r7, #4]
20000650:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < 21; i++)
20000652:	2300      	movs	r3, #0
20000654:	60fb      	str	r3, [r7, #12]
20000656:	e02c      	b.n	200006b2 <draw_clear_apple+0x6a>
	{
		if (clear)
20000658:	683b      	ldr	r3, [r7, #0]
2000065a:	2b00      	cmp	r3, #0
2000065c:	d013      	beq.n	20000686 <draw_clear_apple+0x3e>
			graphic_pixel_clear(apple->x + apple_design[i].x, apple->y+ apple_design[i].y);
2000065e:	687b      	ldr	r3, [r7, #4]
20000660:	681a      	ldr	r2, [r3, #0]
20000662:	4b18      	ldr	r3, [pc, #96]	; (200006c4 <draw_clear_apple+0x7c>)
20000664:	68f9      	ldr	r1, [r7, #12]
20000666:	00c9      	lsls	r1, r1, #3
20000668:	58cb      	ldr	r3, [r1, r3]
2000066a:	18d0      	adds	r0, r2, r3
2000066c:	687b      	ldr	r3, [r7, #4]
2000066e:	685a      	ldr	r2, [r3, #4]
20000670:	4914      	ldr	r1, [pc, #80]	; (200006c4 <draw_clear_apple+0x7c>)
20000672:	68fb      	ldr	r3, [r7, #12]
20000674:	00db      	lsls	r3, r3, #3
20000676:	18cb      	adds	r3, r1, r3
20000678:	3304      	adds	r3, #4
2000067a:	681b      	ldr	r3, [r3, #0]
2000067c:	18d3      	adds	r3, r2, r3
2000067e:	0019      	movs	r1, r3
20000680:	f000 fb25 	bl	20000cce <graphic_pixel_clear>
20000684:	e012      	b.n	200006ac <draw_clear_apple+0x64>
		else
			graphic_pixel_set(apple->x + apple_design[i].x, apple->y+ apple_design[i].y);
20000686:	687b      	ldr	r3, [r7, #4]
20000688:	681a      	ldr	r2, [r3, #0]
2000068a:	4b0e      	ldr	r3, [pc, #56]	; (200006c4 <draw_clear_apple+0x7c>)
2000068c:	68f9      	ldr	r1, [r7, #12]
2000068e:	00c9      	lsls	r1, r1, #3
20000690:	58cb      	ldr	r3, [r1, r3]
20000692:	18d0      	adds	r0, r2, r3
20000694:	687b      	ldr	r3, [r7, #4]
20000696:	685a      	ldr	r2, [r3, #4]
20000698:	490a      	ldr	r1, [pc, #40]	; (200006c4 <draw_clear_apple+0x7c>)
2000069a:	68fb      	ldr	r3, [r7, #12]
2000069c:	00db      	lsls	r3, r3, #3
2000069e:	18cb      	adds	r3, r1, r3
200006a0:	3304      	adds	r3, #4
200006a2:	681b      	ldr	r3, [r3, #0]
200006a4:	18d3      	adds	r3, r2, r3
200006a6:	0019      	movs	r1, r3
200006a8:	f000 fb0e 	bl	20000cc8 <graphic_pixel_set>
	for (int i = 0; i < 21; i++)
200006ac:	68fb      	ldr	r3, [r7, #12]
200006ae:	3301      	adds	r3, #1
200006b0:	60fb      	str	r3, [r7, #12]
200006b2:	68fb      	ldr	r3, [r7, #12]
200006b4:	2b14      	cmp	r3, #20
200006b6:	ddcf      	ble.n	20000658 <draw_clear_apple+0x10>
	}
}
200006b8:	46c0      	nop			; (mov r8, r8)
200006ba:	46c0      	nop			; (mov r8, r8)
200006bc:	46bd      	mov	sp, r7
200006be:	b004      	add	sp, #16
200006c0:	bd80      	pop	{r7, pc}
200006c2:	46c0      	nop			; (mov r8, r8)
200006c4:	20000d5c 	andcs	r0, r0, ip, asr sp

200006c8 <apple_new>:


void apple_new(apple_t *apple, snake_t *snake) {
200006c8:	b580      	push	{r7, lr}
200006ca:	b086      	sub	sp, #24
200006cc:	af00      	add	r7, sp, #0
200006ce:	6078      	str	r0, [r7, #4]
200006d0:	6039      	str	r1, [r7, #0]
    // Draw random positions until position not hitting snake found
    bool ready = false;
200006d2:	2317      	movs	r3, #23
200006d4:	18fb      	adds	r3, r7, r3
200006d6:	2200      	movs	r2, #0
200006d8:	701a      	strb	r2, [r3, #0]
    int x_try, y_try;
    while (!ready)
200006da:	e04f      	b.n	2000077c <apple_new+0xb4>
    {
        x_try = 20 + (char) *TIM6_CNT % (X_SIZE / 2); // (char) *TIM6_CNT gets a random number 
200006dc:	4b30      	ldr	r3, [pc, #192]	; (200007a0 <apple_new+0xd8>)
200006de:	881b      	ldrh	r3, [r3, #0]
200006e0:	b29b      	uxth	r3, r3
200006e2:	b2db      	uxtb	r3, r3
200006e4:	001a      	movs	r2, r3
200006e6:	233f      	movs	r3, #63	; 0x3f
200006e8:	4013      	ands	r3, r2
200006ea:	3314      	adds	r3, #20
200006ec:	613b      	str	r3, [r7, #16]
        y_try = 7 + (char) *TIM6_CNT % (Y_SIZE / 2);
200006ee:	4b2c      	ldr	r3, [pc, #176]	; (200007a0 <apple_new+0xd8>)
200006f0:	881b      	ldrh	r3, [r3, #0]
200006f2:	b29b      	uxth	r3, r3
200006f4:	b2db      	uxtb	r3, r3
200006f6:	001a      	movs	r2, r3
200006f8:	231f      	movs	r3, #31
200006fa:	4013      	ands	r3, r2
200006fc:	3307      	adds	r3, #7
200006fe:	60fb      	str	r3, [r7, #12]
        ready = true;
20000700:	2317      	movs	r3, #23
20000702:	18fb      	adds	r3, r7, r3
20000704:	2201      	movs	r2, #1
20000706:	701a      	strb	r2, [r3, #0]
        for (int i=0; i<snake->length && ready; ++i)
20000708:	2300      	movs	r3, #0
2000070a:	60bb      	str	r3, [r7, #8]
2000070c:	e02a      	b.n	20000764 <apple_new+0x9c>
        {
            if ((x_try >= snake->body_part[i].posx - 2  && x_try <= snake->body_part[i].posx + 2) && (y_try >= snake->body_part[i].posy - 2 && y_try <= snake->body_part[i].posy + 2))
2000070e:	683b      	ldr	r3, [r7, #0]
20000710:	68ba      	ldr	r2, [r7, #8]
20000712:	00d2      	lsls	r2, r2, #3
20000714:	58d3      	ldr	r3, [r2, r3]
20000716:	3b02      	subs	r3, #2
20000718:	693a      	ldr	r2, [r7, #16]
2000071a:	429a      	cmp	r2, r3
2000071c:	db1f      	blt.n	2000075e <apple_new+0x96>
2000071e:	683b      	ldr	r3, [r7, #0]
20000720:	68ba      	ldr	r2, [r7, #8]
20000722:	00d2      	lsls	r2, r2, #3
20000724:	58d3      	ldr	r3, [r2, r3]
20000726:	3302      	adds	r3, #2
20000728:	693a      	ldr	r2, [r7, #16]
2000072a:	429a      	cmp	r2, r3
2000072c:	dc17      	bgt.n	2000075e <apple_new+0x96>
2000072e:	683a      	ldr	r2, [r7, #0]
20000730:	68bb      	ldr	r3, [r7, #8]
20000732:	00db      	lsls	r3, r3, #3
20000734:	18d3      	adds	r3, r2, r3
20000736:	3304      	adds	r3, #4
20000738:	681b      	ldr	r3, [r3, #0]
2000073a:	3b02      	subs	r3, #2
2000073c:	68fa      	ldr	r2, [r7, #12]
2000073e:	429a      	cmp	r2, r3
20000740:	db0d      	blt.n	2000075e <apple_new+0x96>
20000742:	683a      	ldr	r2, [r7, #0]
20000744:	68bb      	ldr	r3, [r7, #8]
20000746:	00db      	lsls	r3, r3, #3
20000748:	18d3      	adds	r3, r2, r3
2000074a:	3304      	adds	r3, #4
2000074c:	681b      	ldr	r3, [r3, #0]
2000074e:	3302      	adds	r3, #2
20000750:	68fa      	ldr	r2, [r7, #12]
20000752:	429a      	cmp	r2, r3
20000754:	dc03      	bgt.n	2000075e <apple_new+0x96>
                ready = false;
20000756:	2317      	movs	r3, #23
20000758:	18fb      	adds	r3, r7, r3
2000075a:	2200      	movs	r2, #0
2000075c:	701a      	strb	r2, [r3, #0]
        for (int i=0; i<snake->length && ready; ++i)
2000075e:	68bb      	ldr	r3, [r7, #8]
20000760:	3301      	adds	r3, #1
20000762:	60bb      	str	r3, [r7, #8]
20000764:	683a      	ldr	r2, [r7, #0]
20000766:	2380      	movs	r3, #128	; 0x80
20000768:	025b      	lsls	r3, r3, #9
2000076a:	58d3      	ldr	r3, [r2, r3]
2000076c:	68ba      	ldr	r2, [r7, #8]
2000076e:	429a      	cmp	r2, r3
20000770:	da04      	bge.n	2000077c <apple_new+0xb4>
20000772:	2317      	movs	r3, #23
20000774:	18fb      	adds	r3, r7, r3
20000776:	781b      	ldrb	r3, [r3, #0]
20000778:	2b00      	cmp	r3, #0
2000077a:	d1c8      	bne.n	2000070e <apple_new+0x46>
    while (!ready)
2000077c:	2317      	movs	r3, #23
2000077e:	18fb      	adds	r3, r7, r3
20000780:	781b      	ldrb	r3, [r3, #0]
20000782:	2201      	movs	r2, #1
20000784:	4053      	eors	r3, r2
20000786:	b2db      	uxtb	r3, r3
20000788:	2b00      	cmp	r3, #0
2000078a:	d1a7      	bne.n	200006dc <apple_new+0x14>
        }
    }
    apple->x = x_try;
2000078c:	687b      	ldr	r3, [r7, #4]
2000078e:	693a      	ldr	r2, [r7, #16]
20000790:	601a      	str	r2, [r3, #0]
    apple->y = y_try;
20000792:	687b      	ldr	r3, [r7, #4]
20000794:	68fa      	ldr	r2, [r7, #12]
20000796:	605a      	str	r2, [r3, #4]
}
20000798:	46c0      	nop			; (mov r8, r8)
2000079a:	46bd      	mov	sp, r7
2000079c:	b006      	add	sp, #24
2000079e:	bd80      	pop	{r7, pc}
200007a0:	40001024 	andmi	r1, r0, r4, lsr #32

200007a4 <snake_turn>:

void snake_turn(snake_t *snake) 
{
200007a4:	b5b0      	push	{r4, r5, r7, lr}
200007a6:	b084      	sub	sp, #16
200007a8:	af00      	add	r7, sp, #0
200007aa:	6078      	str	r0, [r7, #4]
	draw_clear_snake(snake, 1);
200007ac:	687b      	ldr	r3, [r7, #4]
200007ae:	2101      	movs	r1, #1
200007b0:	0018      	movs	r0, r3
200007b2:	f7ff fef1 	bl	20000598 <draw_clear_snake>

	char input = keyb(); // fetch the key value to input
200007b6:	250f      	movs	r5, #15
200007b8:	197c      	adds	r4, r7, r5
200007ba:	f7ff fd6b 	bl	20000294 <keyb>
200007be:	0003      	movs	r3, r0
200007c0:	7023      	strb	r3, [r4, #0]
	if (input == 2 && snake->dir != DOWN)
200007c2:	197b      	adds	r3, r7, r5
200007c4:	781b      	ldrb	r3, [r3, #0]
200007c6:	2b02      	cmp	r3, #2
200007c8:	d109      	bne.n	200007de <snake_turn+0x3a>
200007ca:	687b      	ldr	r3, [r7, #4]
200007cc:	4a1c      	ldr	r2, [pc, #112]	; (20000840 <snake_turn+0x9c>)
200007ce:	5c9b      	ldrb	r3, [r3, r2]
200007d0:	2b02      	cmp	r3, #2
200007d2:	d004      	beq.n	200007de <snake_turn+0x3a>
	{
		snake->dir = UP;
200007d4:	687b      	ldr	r3, [r7, #4]
200007d6:	4a1a      	ldr	r2, [pc, #104]	; (20000840 <snake_turn+0x9c>)
200007d8:	2100      	movs	r1, #0
200007da:	5499      	strb	r1, [r3, r2]
200007dc:	e02c      	b.n	20000838 <snake_turn+0x94>
	}
	else if (input == 4 && snake->dir != RIGHT)
200007de:	230f      	movs	r3, #15
200007e0:	18fb      	adds	r3, r7, r3
200007e2:	781b      	ldrb	r3, [r3, #0]
200007e4:	2b04      	cmp	r3, #4
200007e6:	d109      	bne.n	200007fc <snake_turn+0x58>
200007e8:	687b      	ldr	r3, [r7, #4]
200007ea:	4a15      	ldr	r2, [pc, #84]	; (20000840 <snake_turn+0x9c>)
200007ec:	5c9b      	ldrb	r3, [r3, r2]
200007ee:	2b01      	cmp	r3, #1
200007f0:	d004      	beq.n	200007fc <snake_turn+0x58>
	{
		snake->dir = LEFT;
200007f2:	687b      	ldr	r3, [r7, #4]
200007f4:	4a12      	ldr	r2, [pc, #72]	; (20000840 <snake_turn+0x9c>)
200007f6:	2103      	movs	r1, #3
200007f8:	5499      	strb	r1, [r3, r2]
200007fa:	e01d      	b.n	20000838 <snake_turn+0x94>
	}
	else if (input == 8 && snake->dir != UP)
200007fc:	230f      	movs	r3, #15
200007fe:	18fb      	adds	r3, r7, r3
20000800:	781b      	ldrb	r3, [r3, #0]
20000802:	2b08      	cmp	r3, #8
20000804:	d109      	bne.n	2000081a <snake_turn+0x76>
20000806:	687b      	ldr	r3, [r7, #4]
20000808:	4a0d      	ldr	r2, [pc, #52]	; (20000840 <snake_turn+0x9c>)
2000080a:	5c9b      	ldrb	r3, [r3, r2]
2000080c:	2b00      	cmp	r3, #0
2000080e:	d004      	beq.n	2000081a <snake_turn+0x76>
	{
		snake->dir = DOWN;
20000810:	687b      	ldr	r3, [r7, #4]
20000812:	4a0b      	ldr	r2, [pc, #44]	; (20000840 <snake_turn+0x9c>)
20000814:	2102      	movs	r1, #2
20000816:	5499      	strb	r1, [r3, r2]
20000818:	e00e      	b.n	20000838 <snake_turn+0x94>
	}
	else if (input == 6 && snake->dir != LEFT)
2000081a:	230f      	movs	r3, #15
2000081c:	18fb      	adds	r3, r7, r3
2000081e:	781b      	ldrb	r3, [r3, #0]
20000820:	2b06      	cmp	r3, #6
20000822:	d109      	bne.n	20000838 <snake_turn+0x94>
20000824:	687b      	ldr	r3, [r7, #4]
20000826:	4a06      	ldr	r2, [pc, #24]	; (20000840 <snake_turn+0x9c>)
20000828:	5c9b      	ldrb	r3, [r3, r2]
2000082a:	2b03      	cmp	r3, #3
2000082c:	d004      	beq.n	20000838 <snake_turn+0x94>
	{
		snake->dir = RIGHT;
2000082e:	687b      	ldr	r3, [r7, #4]
20000830:	4a03      	ldr	r2, [pc, #12]	; (20000840 <snake_turn+0x9c>)
20000832:	2101      	movs	r1, #1
20000834:	5499      	strb	r1, [r3, r2]
	}

}
20000836:	e7ff      	b.n	20000838 <snake_turn+0x94>
20000838:	46c0      	nop			; (mov r8, r8)
2000083a:	46bd      	mov	sp, r7
2000083c:	b004      	add	sp, #16
2000083e:	bdb0      	pop	{r4, r5, r7, pc}
20000840:	00010004 	andeq	r0, r1, r4

20000844 <snake_move>:

void snake_move(snake_t *snake) 
{
20000844:	b580      	push	{r7, lr}
20000846:	b084      	sub	sp, #16
20000848:	af00      	add	r7, sp, #0
2000084a:	6078      	str	r0, [r7, #4]
    for (int i = snake->length - 0; i > 0; i--)
2000084c:	687a      	ldr	r2, [r7, #4]
2000084e:	2380      	movs	r3, #128	; 0x80
20000850:	025b      	lsls	r3, r3, #9
20000852:	58d3      	ldr	r3, [r2, r3]
20000854:	60fb      	str	r3, [r7, #12]
20000856:	e018      	b.n	2000088a <snake_move+0x46>
    {
        snake->body_part[i].posx = snake->body_part[i - 1].posx;
20000858:	68fb      	ldr	r3, [r7, #12]
2000085a:	1e5a      	subs	r2, r3, #1
2000085c:	687b      	ldr	r3, [r7, #4]
2000085e:	00d2      	lsls	r2, r2, #3
20000860:	58d1      	ldr	r1, [r2, r3]
20000862:	687b      	ldr	r3, [r7, #4]
20000864:	68fa      	ldr	r2, [r7, #12]
20000866:	00d2      	lsls	r2, r2, #3
20000868:	50d1      	str	r1, [r2, r3]
        snake->body_part[i].posy = snake->body_part[i - 1].posy;
2000086a:	68fb      	ldr	r3, [r7, #12]
2000086c:	3b01      	subs	r3, #1
2000086e:	687a      	ldr	r2, [r7, #4]
20000870:	00db      	lsls	r3, r3, #3
20000872:	18d3      	adds	r3, r2, r3
20000874:	3304      	adds	r3, #4
20000876:	681a      	ldr	r2, [r3, #0]
20000878:	6879      	ldr	r1, [r7, #4]
2000087a:	68fb      	ldr	r3, [r7, #12]
2000087c:	00db      	lsls	r3, r3, #3
2000087e:	18cb      	adds	r3, r1, r3
20000880:	3304      	adds	r3, #4
20000882:	601a      	str	r2, [r3, #0]
    for (int i = snake->length - 0; i > 0; i--)
20000884:	68fb      	ldr	r3, [r7, #12]
20000886:	3b01      	subs	r3, #1
20000888:	60fb      	str	r3, [r7, #12]
2000088a:	68fb      	ldr	r3, [r7, #12]
2000088c:	2b00      	cmp	r3, #0
2000088e:	dce3      	bgt.n	20000858 <snake_move+0x14>
        
    }
    switch (snake->dir)
20000890:	687b      	ldr	r3, [r7, #4]
20000892:	4a13      	ldr	r2, [pc, #76]	; (200008e0 <snake_move+0x9c>)
20000894:	5c9b      	ldrb	r3, [r3, r2]
20000896:	2b03      	cmp	r3, #3
20000898:	d011      	beq.n	200008be <snake_move+0x7a>
2000089a:	dc16      	bgt.n	200008ca <snake_move+0x86>
2000089c:	2b00      	cmp	r3, #0
2000089e:	d002      	beq.n	200008a6 <snake_move+0x62>
200008a0:	2b02      	cmp	r3, #2
200008a2:	d006      	beq.n	200008b2 <snake_move+0x6e>
200008a4:	e011      	b.n	200008ca <snake_move+0x86>
        {
        case UP:
            snake->body_part[0].posy -= 5;
200008a6:	687b      	ldr	r3, [r7, #4]
200008a8:	685b      	ldr	r3, [r3, #4]
200008aa:	1f5a      	subs	r2, r3, #5
200008ac:	687b      	ldr	r3, [r7, #4]
200008ae:	605a      	str	r2, [r3, #4]
            break;
200008b0:	e011      	b.n	200008d6 <snake_move+0x92>
        case DOWN:
            snake->body_part[0].posy += 5;
200008b2:	687b      	ldr	r3, [r7, #4]
200008b4:	685b      	ldr	r3, [r3, #4]
200008b6:	1d5a      	adds	r2, r3, #5
200008b8:	687b      	ldr	r3, [r7, #4]
200008ba:	605a      	str	r2, [r3, #4]
            break;
200008bc:	e00b      	b.n	200008d6 <snake_move+0x92>
        case LEFT:
            snake->body_part[0].posx -= 5;
200008be:	687b      	ldr	r3, [r7, #4]
200008c0:	681b      	ldr	r3, [r3, #0]
200008c2:	1f5a      	subs	r2, r3, #5
200008c4:	687b      	ldr	r3, [r7, #4]
200008c6:	601a      	str	r2, [r3, #0]
            break;
200008c8:	e005      	b.n	200008d6 <snake_move+0x92>
        default:
            snake->body_part[0].posx += 5;
200008ca:	687b      	ldr	r3, [r7, #4]
200008cc:	681b      	ldr	r3, [r3, #0]
200008ce:	1d5a      	adds	r2, r3, #5
200008d0:	687b      	ldr	r3, [r7, #4]
200008d2:	601a      	str	r2, [r3, #0]
            break;
200008d4:	46c0      	nop			; (mov r8, r8)
        }
    
}
200008d6:	46c0      	nop			; (mov r8, r8)
200008d8:	46bd      	mov	sp, r7
200008da:	b004      	add	sp, #16
200008dc:	bd80      	pop	{r7, pc}
200008de:	46c0      	nop			; (mov r8, r8)
200008e0:	00010004 	andeq	r0, r1, r4

200008e4 <snake_eat_apple>:

bool snake_eat_apple(apple_t *apple, snake_t *snake) {
200008e4:	b580      	push	{r7, lr}
200008e6:	b084      	sub	sp, #16
200008e8:	af00      	add	r7, sp, #0
200008ea:	6078      	str	r0, [r7, #4]
200008ec:	6039      	str	r1, [r7, #0]
    if ((apple->x >= snake->body_part[0].posx - 3  && apple->x <= snake->body_part[0].posx + 3) && (apple->y >= snake->body_part[0].posy - 3 && apple->y <= snake->body_part[0].posy + 3))
200008ee:	687b      	ldr	r3, [r7, #4]
200008f0:	681a      	ldr	r2, [r3, #0]
200008f2:	683b      	ldr	r3, [r7, #0]
200008f4:	681b      	ldr	r3, [r3, #0]
200008f6:	3b03      	subs	r3, #3
200008f8:	429a      	cmp	r2, r3
200008fa:	db35      	blt.n	20000968 <snake_eat_apple+0x84>
200008fc:	687b      	ldr	r3, [r7, #4]
200008fe:	681a      	ldr	r2, [r3, #0]
20000900:	683b      	ldr	r3, [r7, #0]
20000902:	681b      	ldr	r3, [r3, #0]
20000904:	3303      	adds	r3, #3
20000906:	429a      	cmp	r2, r3
20000908:	dc2e      	bgt.n	20000968 <snake_eat_apple+0x84>
2000090a:	687b      	ldr	r3, [r7, #4]
2000090c:	685a      	ldr	r2, [r3, #4]
2000090e:	683b      	ldr	r3, [r7, #0]
20000910:	685b      	ldr	r3, [r3, #4]
20000912:	3b03      	subs	r3, #3
20000914:	429a      	cmp	r2, r3
20000916:	db27      	blt.n	20000968 <snake_eat_apple+0x84>
20000918:	687b      	ldr	r3, [r7, #4]
2000091a:	685a      	ldr	r2, [r3, #4]
2000091c:	683b      	ldr	r3, [r7, #0]
2000091e:	685b      	ldr	r3, [r3, #4]
20000920:	3303      	adds	r3, #3
20000922:	429a      	cmp	r2, r3
20000924:	dc20      	bgt.n	20000968 <snake_eat_apple+0x84>
    {
        // Can't increase the length of the snake.
		draw_clear_apple(apple, 1);
20000926:	687b      	ldr	r3, [r7, #4]
20000928:	2101      	movs	r1, #1
2000092a:	0018      	movs	r0, r3
2000092c:	f7ff fe8c 	bl	20000648 <draw_clear_apple>
        apple_new(apple, snake);
20000930:	683a      	ldr	r2, [r7, #0]
20000932:	687b      	ldr	r3, [r7, #4]
20000934:	0011      	movs	r1, r2
20000936:	0018      	movs	r0, r3
20000938:	f7ff fec6 	bl	200006c8 <apple_new>
        snake->length++;
2000093c:	683a      	ldr	r2, [r7, #0]
2000093e:	2380      	movs	r3, #128	; 0x80
20000940:	025b      	lsls	r3, r3, #9
20000942:	58d3      	ldr	r3, [r2, r3]
20000944:	1c59      	adds	r1, r3, #1
20000946:	683a      	ldr	r2, [r7, #0]
20000948:	2380      	movs	r3, #128	; 0x80
2000094a:	025b      	lsls	r3, r3, #9
2000094c:	50d1      	str	r1, [r2, r3]
        int new = snake->length - 1;
2000094e:	683a      	ldr	r2, [r7, #0]
20000950:	2380      	movs	r3, #128	; 0x80
20000952:	025b      	lsls	r3, r3, #9
20000954:	58d3      	ldr	r3, [r2, r3]
20000956:	3b01      	subs	r3, #1
20000958:	60fb      	str	r3, [r7, #12]

		draw_clear_apple(apple, 0);
2000095a:	687b      	ldr	r3, [r7, #4]
2000095c:	2100      	movs	r1, #0
2000095e:	0018      	movs	r0, r3
20000960:	f7ff fe72 	bl	20000648 <draw_clear_apple>
        return true;
20000964:	2301      	movs	r3, #1
20000966:	e000      	b.n	2000096a <snake_eat_apple+0x86>
    }
    return false;
20000968:	2300      	movs	r3, #0
}
2000096a:	0018      	movs	r0, r3
2000096c:	46bd      	mov	sp, r7
2000096e:	b004      	add	sp, #16
20000970:	bd80      	pop	{r7, pc}

20000972 <snake_hit_self>:

bool snake_hit_self(snake_t *snake) {
20000972:	b580      	push	{r7, lr}
20000974:	b084      	sub	sp, #16
20000976:	af00      	add	r7, sp, #0
20000978:	6078      	str	r0, [r7, #4]
    
    if (snake->length > 2)
2000097a:	687a      	ldr	r2, [r7, #4]
2000097c:	2380      	movs	r3, #128	; 0x80
2000097e:	025b      	lsls	r3, r3, #9
20000980:	58d3      	ldr	r3, [r2, r3]
20000982:	2b02      	cmp	r3, #2
20000984:	dd20      	ble.n	200009c8 <snake_hit_self+0x56>
    {
        for (int i = 1; i < snake->length; i++)
20000986:	2301      	movs	r3, #1
20000988:	60fb      	str	r3, [r7, #12]
2000098a:	e016      	b.n	200009ba <snake_hit_self+0x48>
        {
            if (snake->body_part[0].posx == snake->body_part[i].posx && snake->body_part[0].posy == snake->body_part[i].posy)
2000098c:	687b      	ldr	r3, [r7, #4]
2000098e:	681a      	ldr	r2, [r3, #0]
20000990:	687b      	ldr	r3, [r7, #4]
20000992:	68f9      	ldr	r1, [r7, #12]
20000994:	00c9      	lsls	r1, r1, #3
20000996:	58cb      	ldr	r3, [r1, r3]
20000998:	429a      	cmp	r2, r3
2000099a:	d10b      	bne.n	200009b4 <snake_hit_self+0x42>
2000099c:	687b      	ldr	r3, [r7, #4]
2000099e:	685a      	ldr	r2, [r3, #4]
200009a0:	6879      	ldr	r1, [r7, #4]
200009a2:	68fb      	ldr	r3, [r7, #12]
200009a4:	00db      	lsls	r3, r3, #3
200009a6:	18cb      	adds	r3, r1, r3
200009a8:	3304      	adds	r3, #4
200009aa:	681b      	ldr	r3, [r3, #0]
200009ac:	429a      	cmp	r2, r3
200009ae:	d101      	bne.n	200009b4 <snake_hit_self+0x42>
            {
                return true;
200009b0:	2301      	movs	r3, #1
200009b2:	e00a      	b.n	200009ca <snake_hit_self+0x58>
        for (int i = 1; i < snake->length; i++)
200009b4:	68fb      	ldr	r3, [r7, #12]
200009b6:	3301      	adds	r3, #1
200009b8:	60fb      	str	r3, [r7, #12]
200009ba:	687a      	ldr	r2, [r7, #4]
200009bc:	2380      	movs	r3, #128	; 0x80
200009be:	025b      	lsls	r3, r3, #9
200009c0:	58d3      	ldr	r3, [r2, r3]
200009c2:	68fa      	ldr	r2, [r7, #12]
200009c4:	429a      	cmp	r2, r3
200009c6:	dbe1      	blt.n	2000098c <snake_hit_self+0x1a>
            }
        }
        
    }
    return false;
200009c8:	2300      	movs	r3, #0
}
200009ca:	0018      	movs	r0, r3
200009cc:	46bd      	mov	sp, r7
200009ce:	b004      	add	sp, #16
200009d0:	bd80      	pop	{r7, pc}

200009d2 <snake_hit_wall>:

bool snake_hit_wall(snake_t *snake) 
{
200009d2:	b580      	push	{r7, lr}
200009d4:	b082      	sub	sp, #8
200009d6:	af00      	add	r7, sp, #0
200009d8:	6078      	str	r0, [r7, #4]
    if (snake->body_part[0].posx + 2 >= X_SIZE || snake->body_part[0].posx + 2 <= 0 || snake->body_part[0].posy + 2 <= 5 || snake->body_part[0].posy + 2 >= Y_SIZE)
200009da:	687b      	ldr	r3, [r7, #4]
200009dc:	681b      	ldr	r3, [r3, #0]
200009de:	2b7d      	cmp	r3, #125	; 0x7d
200009e0:	dc0b      	bgt.n	200009fa <snake_hit_wall+0x28>
200009e2:	687b      	ldr	r3, [r7, #4]
200009e4:	681b      	ldr	r3, [r3, #0]
200009e6:	3301      	adds	r3, #1
200009e8:	db07      	blt.n	200009fa <snake_hit_wall+0x28>
200009ea:	687b      	ldr	r3, [r7, #4]
200009ec:	685b      	ldr	r3, [r3, #4]
200009ee:	2b03      	cmp	r3, #3
200009f0:	dd03      	ble.n	200009fa <snake_hit_wall+0x28>
200009f2:	687b      	ldr	r3, [r7, #4]
200009f4:	685b      	ldr	r3, [r3, #4]
200009f6:	2b3d      	cmp	r3, #61	; 0x3d
200009f8:	dd01      	ble.n	200009fe <snake_hit_wall+0x2c>
		return true;
200009fa:	2301      	movs	r3, #1
200009fc:	e000      	b.n	20000a00 <snake_hit_wall+0x2e>
    return false;
200009fe:	2300      	movs	r3, #0
}
20000a00:	0018      	movs	r0, r3
20000a02:	46bd      	mov	sp, r7
20000a04:	b002      	add	sp, #8
20000a06:	bd80      	pop	{r7, pc}

20000a08 <init_snake>:

void init_snake(snake_t *snake)
{
20000a08:	b580      	push	{r7, lr}
20000a0a:	b082      	sub	sp, #8
20000a0c:	af00      	add	r7, sp, #0
20000a0e:	6078      	str	r0, [r7, #4]
	snake->length = 2;
20000a10:	687a      	ldr	r2, [r7, #4]
20000a12:	2380      	movs	r3, #128	; 0x80
20000a14:	025b      	lsls	r3, r3, #9
20000a16:	2102      	movs	r1, #2
20000a18:	50d1      	str	r1, [r2, r3]
	snake->body_part[0].posx = 70;
20000a1a:	687b      	ldr	r3, [r7, #4]
20000a1c:	2246      	movs	r2, #70	; 0x46
20000a1e:	601a      	str	r2, [r3, #0]
	snake->body_part[0].posy = 27;
20000a20:	687b      	ldr	r3, [r7, #4]
20000a22:	221b      	movs	r2, #27
20000a24:	605a      	str	r2, [r3, #4]
	snake->body_part[1].posx = 65;
20000a26:	687b      	ldr	r3, [r7, #4]
20000a28:	2241      	movs	r2, #65	; 0x41
20000a2a:	609a      	str	r2, [r3, #8]
	snake->body_part[1].posy = 27;
20000a2c:	687b      	ldr	r3, [r7, #4]
20000a2e:	221b      	movs	r2, #27
20000a30:	60da      	str	r2, [r3, #12]
	snake->dir = RIGHT;
20000a32:	687b      	ldr	r3, [r7, #4]
20000a34:	4a03      	ldr	r2, [pc, #12]	; (20000a44 <init_snake+0x3c>)
20000a36:	2101      	movs	r1, #1
20000a38:	5499      	strb	r1, [r3, r2]
}
20000a3a:	46c0      	nop			; (mov r8, r8)
20000a3c:	46bd      	mov	sp, r7
20000a3e:	b002      	add	sp, #8
20000a40:	bd80      	pop	{r7, pc}
20000a42:	46c0      	nop			; (mov r8, r8)
20000a44:	00010004 	andeq	r0, r1, r4

20000a48 <printEatenApples>:

void printEatenApples(){
20000a48:	b580      	push	{r7, lr}
20000a4a:	af00      	add	r7, sp, #0
    ascii_gotoxy(14,1);
20000a4c:	2101      	movs	r1, #1
20000a4e:	200e      	movs	r0, #14
20000a50:	f7ff fd81 	bl	20000556 <ascii_gotoxy>
    count_eaten_apples++;
20000a54:	4b13      	ldr	r3, [pc, #76]	; (20000aa4 <printEatenApples+0x5c>)
20000a56:	681b      	ldr	r3, [r3, #0]
20000a58:	1c5a      	adds	r2, r3, #1
20000a5a:	4b12      	ldr	r3, [pc, #72]	; (20000aa4 <printEatenApples+0x5c>)
20000a5c:	601a      	str	r2, [r3, #0]

    
    // fungerar bara upp till 99 sen börjar det om från 0
    if (count_eaten_apples > 9) 
20000a5e:	4b11      	ldr	r3, [pc, #68]	; (20000aa4 <printEatenApples+0x5c>)
20000a60:	681b      	ldr	r3, [r3, #0]
20000a62:	2b09      	cmp	r3, #9
20000a64:	dd08      	ble.n	20000a78 <printEatenApples+0x30>
	{
        firstD++;
20000a66:	4b10      	ldr	r3, [pc, #64]	; (20000aa8 <printEatenApples+0x60>)
20000a68:	781b      	ldrb	r3, [r3, #0]
20000a6a:	3301      	adds	r3, #1
20000a6c:	b2da      	uxtb	r2, r3
20000a6e:	4b0e      	ldr	r3, [pc, #56]	; (20000aa8 <printEatenApples+0x60>)
20000a70:	701a      	strb	r2, [r3, #0]
		count_eaten_apples = 0;
20000a72:	4b0c      	ldr	r3, [pc, #48]	; (20000aa4 <printEatenApples+0x5c>)
20000a74:	2200      	movs	r2, #0
20000a76:	601a      	str	r2, [r3, #0]
    }

    lastD = '0' + count_eaten_apples;
20000a78:	4b0a      	ldr	r3, [pc, #40]	; (20000aa4 <printEatenApples+0x5c>)
20000a7a:	681b      	ldr	r3, [r3, #0]
20000a7c:	b2db      	uxtb	r3, r3
20000a7e:	3330      	adds	r3, #48	; 0x30
20000a80:	b2da      	uxtb	r2, r3
20000a82:	4b0a      	ldr	r3, [pc, #40]	; (20000aac <printEatenApples+0x64>)
20000a84:	701a      	strb	r2, [r3, #0]
    ascii_write_char('0' + firstD);
20000a86:	4b08      	ldr	r3, [pc, #32]	; (20000aa8 <printEatenApples+0x60>)
20000a88:	781b      	ldrb	r3, [r3, #0]
20000a8a:	3330      	adds	r3, #48	; 0x30
20000a8c:	b2db      	uxtb	r3, r3
20000a8e:	0018      	movs	r0, r3
20000a90:	f7ff fd43 	bl	2000051a <ascii_write_char>
    ascii_write_char(lastD);
20000a94:	4b05      	ldr	r3, [pc, #20]	; (20000aac <printEatenApples+0x64>)
20000a96:	781b      	ldrb	r3, [r3, #0]
20000a98:	0018      	movs	r0, r3
20000a9a:	f7ff fd3e 	bl	2000051a <ascii_write_char>
}
20000a9e:	46c0      	nop			; (mov r8, r8)
20000aa0:	46bd      	mov	sp, r7
20000aa2:	bd80      	pop	{r7, pc}
20000aa4:	20000cd4 	ldrdcs	r0, [r0], -r4
20000aa8:	20000cd8 	ldrdcs	r0, [r0], -r8
20000aac:	20000cd9 	ldrdcs	r0, [r0], -r9

20000ab0 <draw_game>:

void draw_game(snake_t *snake, apple_t *apple)
{
20000ab0:	b580      	push	{r7, lr}
20000ab2:	b082      	sub	sp, #8
20000ab4:	af00      	add	r7, sp, #0
20000ab6:	6078      	str	r0, [r7, #4]
20000ab8:	6039      	str	r1, [r7, #0]
	draw_clear_snake(snake, 0);
20000aba:	687b      	ldr	r3, [r7, #4]
20000abc:	2100      	movs	r1, #0
20000abe:	0018      	movs	r0, r3
20000ac0:	f7ff fd6a 	bl	20000598 <draw_clear_snake>
	draw_clear_apple(apple, 0);
20000ac4:	683b      	ldr	r3, [r7, #0]
20000ac6:	2100      	movs	r1, #0
20000ac8:	0018      	movs	r0, r3
20000aca:	f7ff fdbd 	bl	20000648 <draw_clear_apple>
}
20000ace:	46c0      	nop			; (mov r8, r8)
20000ad0:	46bd      	mov	sp, r7
20000ad2:	b002      	add	sp, #8
20000ad4:	bd80      	pop	{r7, pc}

20000ad6 <print_text>:

void print_text(char text[])
{
20000ad6:	b580      	push	{r7, lr}
20000ad8:	b084      	sub	sp, #16
20000ada:	af00      	add	r7, sp, #0
20000adc:	6078      	str	r0, [r7, #4]
	ascii_command(0x01); 
20000ade:	2001      	movs	r0, #1
20000ae0:	f7ff fcec 	bl	200004bc <ascii_command>
	char *s = text;
20000ae4:	687b      	ldr	r3, [r7, #4]
20000ae6:	60fb      	str	r3, [r7, #12]
	while (*s)
20000ae8:	e006      	b.n	20000af8 <print_text+0x22>
	{
		ascii_write_char(*s++);
20000aea:	68fb      	ldr	r3, [r7, #12]
20000aec:	1c5a      	adds	r2, r3, #1
20000aee:	60fa      	str	r2, [r7, #12]
20000af0:	781b      	ldrb	r3, [r3, #0]
20000af2:	0018      	movs	r0, r3
20000af4:	f7ff fd11 	bl	2000051a <ascii_write_char>
	while (*s)
20000af8:	68fb      	ldr	r3, [r7, #12]
20000afa:	781b      	ldrb	r3, [r3, #0]
20000afc:	2b00      	cmp	r3, #0
20000afe:	d1f4      	bne.n	20000aea <print_text+0x14>
	}
	ascii_gotoxy(1, 2);
20000b00:	2102      	movs	r1, #2
20000b02:	2001      	movs	r0, #1
20000b04:	f7ff fd27 	bl	20000556 <ascii_gotoxy>
}
20000b08:	46c0      	nop			; (mov r8, r8)
20000b0a:	46bd      	mov	sp, r7
20000b0c:	b004      	add	sp, #16
20000b0e:	bd80      	pop	{r7, pc}

20000b10 <write_logo>:

void write_logo(void)
{
20000b10:	b580      	push	{r7, lr}
20000b12:	b082      	sub	sp, #8
20000b14:	af00      	add	r7, sp, #0
	graphic_clear_screen();
20000b16:	f000 f8d4 	bl	20000cc2 <graphic_clear_screen>
	for (int i = 0; i < 600; i++)
20000b1a:	2300      	movs	r3, #0
20000b1c:	607b      	str	r3, [r7, #4]
20000b1e:	e00f      	b.n	20000b40 <write_logo+0x30>
	{
		graphic_pixel_set(s_start[i].x, s_start[i].y);
20000b20:	4b0e      	ldr	r3, [pc, #56]	; (20000b5c <write_logo+0x4c>)
20000b22:	687a      	ldr	r2, [r7, #4]
20000b24:	00d2      	lsls	r2, r2, #3
20000b26:	58d0      	ldr	r0, [r2, r3]
20000b28:	4a0c      	ldr	r2, [pc, #48]	; (20000b5c <write_logo+0x4c>)
20000b2a:	687b      	ldr	r3, [r7, #4]
20000b2c:	00db      	lsls	r3, r3, #3
20000b2e:	18d3      	adds	r3, r2, r3
20000b30:	3304      	adds	r3, #4
20000b32:	681b      	ldr	r3, [r3, #0]
20000b34:	0019      	movs	r1, r3
20000b36:	f000 f8c7 	bl	20000cc8 <graphic_pixel_set>
	for (int i = 0; i < 600; i++)
20000b3a:	687b      	ldr	r3, [r7, #4]
20000b3c:	3301      	adds	r3, #1
20000b3e:	607b      	str	r3, [r7, #4]
20000b40:	687a      	ldr	r2, [r7, #4]
20000b42:	2396      	movs	r3, #150	; 0x96
20000b44:	009b      	lsls	r3, r3, #2
20000b46:	429a      	cmp	r2, r3
20000b48:	dbea      	blt.n	20000b20 <write_logo+0x10>
	}
	delay_micro(300);
20000b4a:	2396      	movs	r3, #150	; 0x96
20000b4c:	005b      	lsls	r3, r3, #1
20000b4e:	0018      	movs	r0, r3
20000b50:	f7ff fb20 	bl	20000194 <delay_micro>
}
20000b54:	46c0      	nop			; (mov r8, r8)
20000b56:	46bd      	mov	sp, r7
20000b58:	b002      	add	sp, #8
20000b5a:	bd80      	pop	{r7, pc}
20000b5c:	20000e04 	andcs	r0, r0, r4, lsl #28

20000b60 <new_game>:

void new_game(void)
{
20000b60:	b590      	push	{r4, r7, lr}
20000b62:	4c36      	ldr	r4, [pc, #216]	; (20000c3c <new_game+0xdc>)
20000b64:	44a5      	add	sp, r4
20000b66:	af00      	add	r7, sp, #0
	count_eaten_apples = 9;
20000b68:	4b35      	ldr	r3, [pc, #212]	; (20000c40 <new_game+0xe0>)
20000b6a:	2209      	movs	r2, #9
20000b6c:	601a      	str	r2, [r3, #0]
	firstD = 0;
20000b6e:	4b35      	ldr	r3, [pc, #212]	; (20000c44 <new_game+0xe4>)
20000b70:	2200      	movs	r2, #0
20000b72:	701a      	strb	r2, [r3, #0]
	
	bool snake_dead = false;
20000b74:	4b34      	ldr	r3, [pc, #208]	; (20000c48 <new_game+0xe8>)
20000b76:	18fb      	adds	r3, r7, r3
20000b78:	2200      	movs	r2, #0
20000b7a:	701a      	strb	r2, [r3, #0]
	snake_t snake;

	graphic_initalize();
20000b7c:	f000 f89e 	bl	20000cbc <graphic_initalize>
	graphic_clear_screen();
20000b80:	f000 f89f 	bl	20000cc2 <graphic_clear_screen>
	ascii_init();
20000b84:	f7ff fcb8 	bl	200004f8 <ascii_init>
	print_text("Eaten apples: ");
20000b88:	4b30      	ldr	r3, [pc, #192]	; (20000c4c <new_game+0xec>)
20000b8a:	0018      	movs	r0, r3
20000b8c:	f7ff ffa3 	bl	20000ad6 <print_text>

	init_snake(&snake);
20000b90:	240c      	movs	r4, #12
20000b92:	193b      	adds	r3, r7, r4
20000b94:	0018      	movs	r0, r3
20000b96:	f7ff ff37 	bl	20000a08 <init_snake>
	apple_t apple;
    apple_new(&apple, &snake);
20000b9a:	193a      	adds	r2, r7, r4
20000b9c:	1d3b      	adds	r3, r7, #4
20000b9e:	0011      	movs	r1, r2
20000ba0:	0018      	movs	r0, r3
20000ba2:	f7ff fd91 	bl	200006c8 <apple_new>
	draw_game(&snake, &apple);
20000ba6:	1d3a      	adds	r2, r7, #4
20000ba8:	193b      	adds	r3, r7, r4
20000baa:	0011      	movs	r1, r2
20000bac:	0018      	movs	r0, r3
20000bae:	f7ff ff7f 	bl	20000ab0 <draw_game>
	
	while (!snake_dead) 
20000bb2:	e032      	b.n	20000c1a <new_game+0xba>
	{
		
        snake_turn(&snake);
20000bb4:	240c      	movs	r4, #12
20000bb6:	193b      	adds	r3, r7, r4
20000bb8:	0018      	movs	r0, r3
20000bba:	f7ff fdf3 	bl	200007a4 <snake_turn>
        snake_move(&snake);
20000bbe:	193b      	adds	r3, r7, r4
20000bc0:	0018      	movs	r0, r3
20000bc2:	f7ff fe3f 	bl	20000844 <snake_move>
		draw_game(&snake, &apple);		
20000bc6:	1d3a      	adds	r2, r7, #4
20000bc8:	193b      	adds	r3, r7, r4
20000bca:	0011      	movs	r1, r2
20000bcc:	0018      	movs	r0, r3
20000bce:	f7ff ff6f 	bl	20000ab0 <draw_game>
		 if (snake_eat_apple(&apple, &snake)) 
20000bd2:	193a      	adds	r2, r7, r4
20000bd4:	1d3b      	adds	r3, r7, #4
20000bd6:	0011      	movs	r1, r2
20000bd8:	0018      	movs	r0, r3
20000bda:	f7ff fe83 	bl	200008e4 <snake_eat_apple>
20000bde:	1e03      	subs	r3, r0, #0
20000be0:	d001      	beq.n	20000be6 <new_game+0x86>
		{
			printEatenApples();
20000be2:	f7ff ff31 	bl	20000a48 <printEatenApples>
        }
        snake_dead = snake_hit_wall(&snake) || snake_hit_self(&snake);    
20000be6:	240c      	movs	r4, #12
20000be8:	193b      	adds	r3, r7, r4
20000bea:	0018      	movs	r0, r3
20000bec:	f7ff fef1 	bl	200009d2 <snake_hit_wall>
20000bf0:	1e03      	subs	r3, r0, #0
20000bf2:	d105      	bne.n	20000c00 <new_game+0xa0>
20000bf4:	193b      	adds	r3, r7, r4
20000bf6:	0018      	movs	r0, r3
20000bf8:	f7ff febb 	bl	20000972 <snake_hit_self>
20000bfc:	1e03      	subs	r3, r0, #0
20000bfe:	d001      	beq.n	20000c04 <new_game+0xa4>
20000c00:	2201      	movs	r2, #1
20000c02:	e000      	b.n	20000c06 <new_game+0xa6>
20000c04:	2200      	movs	r2, #0
20000c06:	4b10      	ldr	r3, [pc, #64]	; (20000c48 <new_game+0xe8>)
20000c08:	18fb      	adds	r3, r7, r3
20000c0a:	701a      	strb	r2, [r3, #0]
20000c0c:	781a      	ldrb	r2, [r3, #0]
20000c0e:	2101      	movs	r1, #1
20000c10:	400a      	ands	r2, r1
20000c12:	701a      	strb	r2, [r3, #0]
		delay_micro(150); 
20000c14:	2096      	movs	r0, #150	; 0x96
20000c16:	f7ff fabd 	bl	20000194 <delay_micro>
	while (!snake_dead) 
20000c1a:	4b0b      	ldr	r3, [pc, #44]	; (20000c48 <new_game+0xe8>)
20000c1c:	18fb      	adds	r3, r7, r3
20000c1e:	781b      	ldrb	r3, [r3, #0]
20000c20:	2201      	movs	r2, #1
20000c22:	4053      	eors	r3, r2
20000c24:	b2db      	uxtb	r3, r3
20000c26:	2b00      	cmp	r3, #0
20000c28:	d1c4      	bne.n	20000bb4 <new_game+0x54>
    }
	print_text("Game Over!");
20000c2a:	4b09      	ldr	r3, [pc, #36]	; (20000c50 <new_game+0xf0>)
20000c2c:	0018      	movs	r0, r3
20000c2e:	f7ff ff52 	bl	20000ad6 <print_text>
}
20000c32:	46c0      	nop			; (mov r8, r8)
20000c34:	46bd      	mov	sp, r7
20000c36:	4b07      	ldr	r3, [pc, #28]	; (20000c54 <new_game+0xf4>)
20000c38:	449d      	add	sp, r3
20000c3a:	bd90      	pop	{r4, r7, pc}
20000c3c:	fffeffe4 			; <UNDEFINED> instruction: 0xfffeffe4
20000c40:	20000cd4 	ldrdcs	r0, [r0], -r4
20000c44:	20000cd8 	ldrdcs	r0, [r0], -r8
20000c48:	00010017 	andeq	r0, r1, r7, lsl r0
20000c4c:	200023c8 	andcs	r2, r0, r8, asr #7
20000c50:	200023d8 	ldrdcs	r2, [r0], -r8
20000c54:	0001001c 	andeq	r0, r1, ip, lsl r0

20000c58 <stop_game>:

int stop_game(void)
{
20000c58:	b590      	push	{r4, r7, lr}
20000c5a:	b083      	sub	sp, #12
20000c5c:	af00      	add	r7, sp, #0
	print_text("Play game? (1/0)");
20000c5e:	4b0b      	ldr	r3, [pc, #44]	; (20000c8c <stop_game+0x34>)
20000c60:	0018      	movs	r0, r3
20000c62:	f7ff ff38 	bl	20000ad6 <print_text>
	while (1)
	{
		char input = keyb();
20000c66:	1dfc      	adds	r4, r7, #7
20000c68:	f7ff fb14 	bl	20000294 <keyb>
20000c6c:	0003      	movs	r3, r0
20000c6e:	7023      	strb	r3, [r4, #0]
		if (input == 1 || input == 0)
20000c70:	1dfb      	adds	r3, r7, #7
20000c72:	781b      	ldrb	r3, [r3, #0]
20000c74:	2b01      	cmp	r3, #1
20000c76:	d003      	beq.n	20000c80 <stop_game+0x28>
20000c78:	1dfb      	adds	r3, r7, #7
20000c7a:	781b      	ldrb	r3, [r3, #0]
20000c7c:	2b00      	cmp	r3, #0
20000c7e:	d1f2      	bne.n	20000c66 <stop_game+0xe>
			return input;
20000c80:	1dfb      	adds	r3, r7, #7
20000c82:	781b      	ldrb	r3, [r3, #0]
	}
	delay_micro(500);
}
20000c84:	0018      	movs	r0, r3
20000c86:	46bd      	mov	sp, r7
20000c88:	b003      	add	sp, #12
20000c8a:	bd90      	pop	{r4, r7, pc}
20000c8c:	200023e4 	andcs	r2, r0, r4, ror #7

20000c90 <main>:
// ------------------------------------------------------- GAME ------------------------------------------------------------------------------- //

void main(void) 
{
20000c90:	b580      	push	{r7, lr}
20000c92:	af00      	add	r7, sp, #0
	init_app();
20000c94:	f7ff fa10 	bl	200000b8 <init_app>
	write_logo();
20000c98:	f7ff ff3a 	bl	20000b10 <write_logo>
	while (stop_game())
20000c9c:	e001      	b.n	20000ca2 <main+0x12>
	{
		new_game();
20000c9e:	f7ff ff5f 	bl	20000b60 <new_game>
	while (stop_game())
20000ca2:	f7ff ffd9 	bl	20000c58 <stop_game>
20000ca6:	1e03      	subs	r3, r0, #0
20000ca8:	d1f9      	bne.n	20000c9e <main+0xe>
	}
	print_text("See you next time!");
20000caa:	4b03      	ldr	r3, [pc, #12]	; (20000cb8 <main+0x28>)
20000cac:	0018      	movs	r0, r3
20000cae:	f7ff ff12 	bl	20000ad6 <print_text>
	
}
20000cb2:	46c0      	nop			; (mov r8, r8)
20000cb4:	46bd      	mov	sp, r7
20000cb6:	bd80      	pop	{r7, pc}
20000cb8:	200023f8 	strdcs	r2, [r0], -r8

20000cbc <graphic_initalize>:

// ------------------------------------------------------- MD407 BUILT IN FUNCTIONS ------------------------------------------------------------------------------- //
__attribute__((naked))
void graphic_initalize(void)
{
20000cbc:	4770dff0 			; <UNDEFINED> instruction: 0x4770dff0
	__asm volatile (" .HWORD 0xDFF0\n");
	__asm volatile (" BX LR\n");
}
20000cc0:	46c0      	nop			; (mov r8, r8)

20000cc2 <graphic_clear_screen>:

__attribute__((naked))
void graphic_clear_screen(void)
{
20000cc2:	4770dff1 			; <UNDEFINED> instruction: 0x4770dff1
	__asm volatile (" .HWORD 0xDFF1\n");
	__asm volatile (" BX LR\n");
}
20000cc6:	46c0      	nop			; (mov r8, r8)

20000cc8 <graphic_pixel_set>:

__attribute__((naked))
void graphic_pixel_set(void)
{
20000cc8:	4770dff2 			; <UNDEFINED> instruction: 0x4770dff2
	__asm volatile (" .HWORD 0xDFF2\n");
	__asm volatile (" BX LR\n");
}
20000ccc:	46c0      	nop			; (mov r8, r8)

20000cce <graphic_pixel_clear>:

__attribute__((naked))
void graphic_pixel_clear(void)
{
20000cce:	4770dff3 			; <UNDEFINED> instruction: 0x4770dff3
	__asm volatile (" .HWORD 0xDFF3\n");
	__asm volatile (" BX LR\n");
}
20000cd2:	46c0      	nop			; (mov r8, r8)

20000cd4 <count_eaten_apples>:
20000cd4:	00000000 	andeq	r0, r0, r0

20000cd8 <firstD>:
	...

20000cd9 <lastD>:
20000cd9:	 	andeq	r0, r0, #0

20000cdc <snake_design>:
20000cdc:	00000002 	andeq	r0, r0, r2
20000ce0:	00000002 	andeq	r0, r0, r2
20000ce4:	00000001 	andeq	r0, r0, r1
20000ce8:	00000002 	andeq	r0, r0, r2
20000cec:	00000000 	andeq	r0, r0, r0
20000cf0:	00000002 	andeq	r0, r0, r2
20000cf4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000cf8:	00000002 	andeq	r0, r0, r2
20000cfc:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d00:	00000002 	andeq	r0, r0, r2
20000d04:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d08:	00000001 	andeq	r0, r0, r1
20000d0c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d10:	00000000 	andeq	r0, r0, r0
20000d14:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d1c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d20:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d28:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d2c:	00000000 	andeq	r0, r0, r0
20000d30:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d34:	00000001 	andeq	r0, r0, r1
20000d38:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d3c:	00000002 	andeq	r0, r0, r2
20000d40:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d44:	00000002 	andeq	r0, r0, r2
20000d48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d4c:	00000002 	andeq	r0, r0, r2
20000d50:	00000000 	andeq	r0, r0, r0
20000d54:	00000002 	andeq	r0, r0, r2
20000d58:	00000001 	andeq	r0, r0, r1

20000d5c <apple_design>:
20000d5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d60:	00000002 	andeq	r0, r0, r2
20000d64:	00000000 	andeq	r0, r0, r0
20000d68:	00000002 	andeq	r0, r0, r2
20000d6c:	00000001 	andeq	r0, r0, r1
20000d70:	00000002 	andeq	r0, r0, r2
20000d74:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000d78:	00000001 	andeq	r0, r0, r1
20000d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d80:	00000001 	andeq	r0, r0, r1
20000d84:	00000000 	andeq	r0, r0, r0
20000d88:	00000001 	andeq	r0, r0, r1
20000d8c:	00000001 	andeq	r0, r0, r1
20000d90:	00000001 	andeq	r0, r0, r1
20000d94:	00000002 	andeq	r0, r0, r2
20000d98:	00000001 	andeq	r0, r0, r1
20000d9c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000da0:	00000000 	andeq	r0, r0, r0
20000da4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
20000db4:	00000001 	andeq	r0, r0, r1
20000db8:	00000000 	andeq	r0, r0, r0
20000dbc:	00000002 	andeq	r0, r0, r2
20000dc0:	00000000 	andeq	r0, r0, r0
20000dc4:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000dc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000dcc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000dd4:	00000000 	andeq	r0, r0, r0
20000dd8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ddc:	00000001 	andeq	r0, r0, r1
20000de0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000de4:	00000002 	andeq	r0, r0, r2
20000de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000dec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000df0:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000df4:	00000000 	andeq	r0, r0, r0
20000df8:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000dfc:	00000001 	andeq	r0, r0, r1
20000e00:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe

20000e04 <s_start>:
20000e04:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e08:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e10:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e14:	0000001d 	andeq	r0, r0, sp, lsl r0
20000e18:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e1c:	0000001e 	andeq	r0, r0, lr, lsl r0
20000e20:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e24:	00000019 	andeq	r0, r0, r9, lsl r0
20000e28:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e2c:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e30:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e34:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e38:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e3c:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e40:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e44:	0000001d 	andeq	r0, r0, sp, lsl r0
20000e48:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e4c:	0000001e 	andeq	r0, r0, lr, lsl r0
20000e50:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e54:	0000001f 	andeq	r0, r0, pc, lsl r0
20000e58:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e5c:	00000020 	andeq	r0, r0, r0, lsr #32
20000e60:	0000001b 	andeq	r0, r0, fp, lsl r0
20000e64:	00000017 	andeq	r0, r0, r7, lsl r0
20000e68:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e6c:	00000018 	andeq	r0, r0, r8, lsl r0
20000e70:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e74:	00000019 	andeq	r0, r0, r9, lsl r0
20000e78:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
20000e80:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e84:	0000001f 	andeq	r0, r0, pc, lsl r0
20000e88:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e8c:	00000020 	andeq	r0, r0, r0, lsr #32
20000e90:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e94:	00000021 	andeq	r0, r0, r1, lsr #32
20000e98:	0000001c 	andeq	r0, r0, ip, lsl r0
20000e9c:	00000022 	andeq	r0, r0, r2, lsr #32
20000ea0:	0000001c 	andeq	r0, r0, ip, lsl r0
20000ea4:	00000017 	andeq	r0, r0, r7, lsl r0
20000ea8:	0000001d 	andeq	r0, r0, sp, lsl r0
20000eac:	00000018 	andeq	r0, r0, r8, lsl r0
20000eb0:	0000001d 	andeq	r0, r0, sp, lsl r0
20000eb4:	00000019 	andeq	r0, r0, r9, lsl r0
20000eb8:	0000001d 	andeq	r0, r0, sp, lsl r0
20000ebc:	00000020 	andeq	r0, r0, r0, lsr #32
20000ec0:	0000001d 	andeq	r0, r0, sp, lsl r0
20000ec4:	00000021 	andeq	r0, r0, r1, lsr #32
20000ec8:	0000001d 	andeq	r0, r0, sp, lsl r0
20000ecc:	00000022 	andeq	r0, r0, r2, lsr #32
20000ed0:	0000001d 	andeq	r0, r0, sp, lsl r0
20000ed4:	00000016 	andeq	r0, r0, r6, lsl r0
20000ed8:	0000001e 	andeq	r0, r0, lr, lsl r0
20000edc:	00000017 	andeq	r0, r0, r7, lsl r0
20000ee0:	0000001e 	andeq	r0, r0, lr, lsl r0
20000ee4:	00000018 	andeq	r0, r0, r8, lsl r0
20000ee8:	0000001e 	andeq	r0, r0, lr, lsl r0
20000eec:	00000019 	andeq	r0, r0, r9, lsl r0
20000ef0:	0000001e 	andeq	r0, r0, lr, lsl r0
20000ef4:	00000017 	andeq	r0, r0, r7, lsl r0
20000ef8:	0000001f 	andeq	r0, r0, pc, lsl r0
20000efc:	00000018 	andeq	r0, r0, r8, lsl r0
20000f00:	0000001f 	andeq	r0, r0, pc, lsl r0
20000f04:	00000019 	andeq	r0, r0, r9, lsl r0
20000f08:	0000001f 	andeq	r0, r0, pc, lsl r0
20000f0c:	00000017 	andeq	r0, r0, r7, lsl r0
20000f10:	00000020 	andeq	r0, r0, r0, lsr #32
20000f14:	00000018 	andeq	r0, r0, r8, lsl r0
20000f18:	00000020 	andeq	r0, r0, r0, lsr #32
20000f1c:	00000019 	andeq	r0, r0, r9, lsl r0
20000f20:	00000020 	andeq	r0, r0, r0, lsr #32
20000f24:	0000001a 	andeq	r0, r0, sl, lsl r0
20000f28:	00000020 	andeq	r0, r0, r0, lsr #32
20000f2c:	00000018 	andeq	r0, r0, r8, lsl r0
20000f30:	00000021 	andeq	r0, r0, r1, lsr #32
20000f34:	00000019 	andeq	r0, r0, r9, lsl r0
20000f38:	00000021 	andeq	r0, r0, r1, lsr #32
20000f3c:	0000001a 	andeq	r0, r0, sl, lsl r0
20000f40:	00000021 	andeq	r0, r0, r1, lsr #32
20000f44:	0000001b 	andeq	r0, r0, fp, lsl r0
20000f48:	00000022 	andeq	r0, r0, r2, lsr #32
20000f4c:	0000001c 	andeq	r0, r0, ip, lsl r0
20000f50:	00000022 	andeq	r0, r0, r2, lsr #32
20000f54:	0000001d 	andeq	r0, r0, sp, lsl r0
20000f58:	00000022 	andeq	r0, r0, r2, lsr #32
20000f5c:	0000001e 	andeq	r0, r0, lr, lsl r0
20000f60:	00000022 	andeq	r0, r0, r2, lsr #32
20000f64:	0000001f 	andeq	r0, r0, pc, lsl r0
20000f68:	00000022 	andeq	r0, r0, r2, lsr #32
20000f6c:	00000020 	andeq	r0, r0, r0, lsr #32
20000f70:	00000022 	andeq	r0, r0, r2, lsr #32
20000f74:	00000021 	andeq	r0, r0, r1, lsr #32
20000f78:	00000022 	andeq	r0, r0, r2, lsr #32
20000f7c:	0000001f 	andeq	r0, r0, pc, lsl r0
20000f80:	00000023 	andeq	r0, r0, r3, lsr #32
20000f84:	00000020 	andeq	r0, r0, r0, lsr #32
20000f88:	00000023 	andeq	r0, r0, r3, lsr #32
20000f8c:	00000021 	andeq	r0, r0, r1, lsr #32
20000f90:	00000023 	andeq	r0, r0, r3, lsr #32
20000f94:	00000022 	andeq	r0, r0, r2, lsr #32
20000f98:	00000023 	andeq	r0, r0, r3, lsr #32
20000f9c:	00000020 	andeq	r0, r0, r0, lsr #32
20000fa0:	00000023 	andeq	r0, r0, r3, lsr #32
20000fa4:	00000021 	andeq	r0, r0, r1, lsr #32
20000fa8:	00000023 	andeq	r0, r0, r3, lsr #32
20000fac:	00000022 	andeq	r0, r0, r2, lsr #32
20000fb0:	00000023 	andeq	r0, r0, r3, lsr #32
20000fb4:	00000020 	andeq	r0, r0, r0, lsr #32
20000fb8:	00000024 	andeq	r0, r0, r4, lsr #32
20000fbc:	00000021 	andeq	r0, r0, r1, lsr #32
20000fc0:	00000024 	andeq	r0, r0, r4, lsr #32
20000fc4:	00000022 	andeq	r0, r0, r2, lsr #32
20000fc8:	00000024 	andeq	r0, r0, r4, lsr #32
20000fcc:	00000023 	andeq	r0, r0, r3, lsr #32
20000fd0:	00000024 	andeq	r0, r0, r4, lsr #32
20000fd4:	00000017 	andeq	r0, r0, r7, lsl r0
20000fd8:	00000025 	andeq	r0, r0, r5, lsr #32
20000fdc:	00000018 	andeq	r0, r0, r8, lsl r0
20000fe0:	00000025 	andeq	r0, r0, r5, lsr #32
20000fe4:	00000019 	andeq	r0, r0, r9, lsl r0
20000fe8:	00000025 	andeq	r0, r0, r5, lsr #32
20000fec:	00000020 	andeq	r0, r0, r0, lsr #32
20000ff0:	00000025 	andeq	r0, r0, r5, lsr #32
20000ff4:	00000021 	andeq	r0, r0, r1, lsr #32
20000ff8:	00000025 	andeq	r0, r0, r5, lsr #32
20000ffc:	00000022 	andeq	r0, r0, r2, lsr #32
20001000:	00000025 	andeq	r0, r0, r5, lsr #32
20001004:	00000017 	andeq	r0, r0, r7, lsl r0
20001008:	00000026 	andeq	r0, r0, r6, lsr #32
2000100c:	00000018 	andeq	r0, r0, r8, lsl r0
20001010:	00000026 	andeq	r0, r0, r6, lsr #32
20001014:	00000019 	andeq	r0, r0, r9, lsl r0
20001018:	00000026 	andeq	r0, r0, r6, lsr #32
2000101c:	0000001a 	andeq	r0, r0, sl, lsl r0
20001020:	00000026 	andeq	r0, r0, r6, lsr #32
20001024:	0000001f 	andeq	r0, r0, pc, lsl r0
20001028:	00000026 	andeq	r0, r0, r6, lsr #32
2000102c:	00000020 	andeq	r0, r0, r0, lsr #32
20001030:	00000026 	andeq	r0, r0, r6, lsr #32
20001034:	00000021 	andeq	r0, r0, r1, lsr #32
20001038:	00000026 	andeq	r0, r0, r6, lsr #32
2000103c:	00000022 	andeq	r0, r0, r2, lsr #32
20001040:	00000026 	andeq	r0, r0, r6, lsr #32
20001044:	00000019 	andeq	r0, r0, r9, lsl r0
20001048:	00000027 	andeq	r0, r0, r7, lsr #32
2000104c:	0000001a 	andeq	r0, r0, sl, lsl r0
20001050:	00000027 	andeq	r0, r0, r7, lsr #32
20001054:	0000001b 	andeq	r0, r0, fp, lsl r0
20001058:	00000027 	andeq	r0, r0, r7, lsr #32
2000105c:	0000001c 	andeq	r0, r0, ip, lsl r0
20001060:	00000027 	andeq	r0, r0, r7, lsr #32
20001064:	0000001d 	andeq	r0, r0, sp, lsl r0
20001068:	00000027 	andeq	r0, r0, r7, lsr #32
2000106c:	0000001e 	andeq	r0, r0, lr, lsl r0
20001070:	00000027 	andeq	r0, r0, r7, lsr #32
20001074:	0000001f 	andeq	r0, r0, pc, lsl r0
20001078:	00000027 	andeq	r0, r0, r7, lsr #32
2000107c:	00000020 	andeq	r0, r0, r0, lsr #32
20001080:	00000027 	andeq	r0, r0, r7, lsr #32
20001084:	0000001b 	andeq	r0, r0, fp, lsl r0
20001088:	00000028 	andeq	r0, r0, r8, lsr #32
2000108c:	0000001c 	andeq	r0, r0, ip, lsl r0
20001090:	00000028 	andeq	r0, r0, r8, lsr #32
20001094:	0000001d 	andeq	r0, r0, sp, lsl r0
20001098:	00000028 	andeq	r0, r0, r8, lsr #32
2000109c:	0000001e 	andeq	r0, r0, lr, lsl r0
200010a0:	00000028 	andeq	r0, r0, r8, lsr #32
200010a4:	00000028 	andeq	r0, r0, r8, lsr #32
200010a8:	0000001a 	andeq	r0, r0, sl, lsl r0
200010ac:	00000028 	andeq	r0, r0, r8, lsr #32
200010b0:	0000001b 	andeq	r0, r0, fp, lsl r0
200010b4:	00000028 	andeq	r0, r0, r8, lsr #32
200010b8:	0000001c 	andeq	r0, r0, ip, lsl r0
200010bc:	00000028 	andeq	r0, r0, r8, lsr #32
200010c0:	0000001d 	andeq	r0, r0, sp, lsl r0
200010c4:	00000028 	andeq	r0, r0, r8, lsr #32
200010c8:	0000001e 	andeq	r0, r0, lr, lsl r0
200010cc:	00000028 	andeq	r0, r0, r8, lsr #32
200010d0:	0000001f 	andeq	r0, r0, pc, lsl r0
200010d4:	00000028 	andeq	r0, r0, r8, lsr #32
200010d8:	00000020 	andeq	r0, r0, r0, lsr #32
200010dc:	00000028 	andeq	r0, r0, r8, lsr #32
200010e0:	00000021 	andeq	r0, r0, r1, lsr #32
200010e4:	00000028 	andeq	r0, r0, r8, lsr #32
200010e8:	00000022 	andeq	r0, r0, r2, lsr #32
200010ec:	00000028 	andeq	r0, r0, r8, lsr #32
200010f0:	00000023 	andeq	r0, r0, r3, lsr #32
200010f4:	00000028 	andeq	r0, r0, r8, lsr #32
200010f8:	00000024 	andeq	r0, r0, r4, lsr #32
200010fc:	00000028 	andeq	r0, r0, r8, lsr #32
20001100:	00000025 	andeq	r0, r0, r5, lsr #32
20001104:	00000028 	andeq	r0, r0, r8, lsr #32
20001108:	00000026 	andeq	r0, r0, r6, lsr #32
2000110c:	00000028 	andeq	r0, r0, r8, lsr #32
20001110:	00000027 	andeq	r0, r0, r7, lsr #32
20001114:	00000028 	andeq	r0, r0, r8, lsr #32
20001118:	00000028 	andeq	r0, r0, r8, lsr #32
2000111c:	00000028 	andeq	r0, r0, r8, lsr #32
20001120:	00000029 	andeq	r0, r0, r9, lsr #32
20001124:	00000029 	andeq	r0, r0, r9, lsr #32
20001128:	0000001a 	andeq	r0, r0, sl, lsl r0
2000112c:	00000029 	andeq	r0, r0, r9, lsr #32
20001130:	0000001b 	andeq	r0, r0, fp, lsl r0
20001134:	00000029 	andeq	r0, r0, r9, lsr #32
20001138:	0000001c 	andeq	r0, r0, ip, lsl r0
2000113c:	00000029 	andeq	r0, r0, r9, lsr #32
20001140:	0000001d 	andeq	r0, r0, sp, lsl r0
20001144:	00000029 	andeq	r0, r0, r9, lsr #32
20001148:	0000001e 	andeq	r0, r0, lr, lsl r0
2000114c:	00000029 	andeq	r0, r0, r9, lsr #32
20001150:	0000001f 	andeq	r0, r0, pc, lsl r0
20001154:	00000029 	andeq	r0, r0, r9, lsr #32
20001158:	00000020 	andeq	r0, r0, r0, lsr #32
2000115c:	00000029 	andeq	r0, r0, r9, lsr #32
20001160:	00000021 	andeq	r0, r0, r1, lsr #32
20001164:	00000029 	andeq	r0, r0, r9, lsr #32
20001168:	00000022 	andeq	r0, r0, r2, lsr #32
2000116c:	00000029 	andeq	r0, r0, r9, lsr #32
20001170:	00000023 	andeq	r0, r0, r3, lsr #32
20001174:	00000029 	andeq	r0, r0, r9, lsr #32
20001178:	00000024 	andeq	r0, r0, r4, lsr #32
2000117c:	00000029 	andeq	r0, r0, r9, lsr #32
20001180:	00000025 	andeq	r0, r0, r5, lsr #32
20001184:	00000029 	andeq	r0, r0, r9, lsr #32
20001188:	00000026 	andeq	r0, r0, r6, lsr #32
2000118c:	00000029 	andeq	r0, r0, r9, lsr #32
20001190:	00000027 	andeq	r0, r0, r7, lsr #32
20001194:	00000029 	andeq	r0, r0, r9, lsr #32
20001198:	00000028 	andeq	r0, r0, r8, lsr #32
2000119c:	00000029 	andeq	r0, r0, r9, lsr #32
200011a0:	00000029 	andeq	r0, r0, r9, lsr #32
200011a4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011a8:	0000001a 	andeq	r0, r0, sl, lsl r0
200011ac:	0000002a 	andeq	r0, r0, sl, lsr #32
200011b0:	0000001b 	andeq	r0, r0, fp, lsl r0
200011b4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011b8:	0000001c 	andeq	r0, r0, ip, lsl r0
200011bc:	0000002a 	andeq	r0, r0, sl, lsr #32
200011c0:	0000001d 	andeq	r0, r0, sp, lsl r0
200011c4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011c8:	0000001e 	andeq	r0, r0, lr, lsl r0
200011cc:	0000002a 	andeq	r0, r0, sl, lsr #32
200011d0:	0000001f 	andeq	r0, r0, pc, lsl r0
200011d4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011d8:	00000020 	andeq	r0, r0, r0, lsr #32
200011dc:	0000002a 	andeq	r0, r0, sl, lsr #32
200011e0:	00000021 	andeq	r0, r0, r1, lsr #32
200011e4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011e8:	00000022 	andeq	r0, r0, r2, lsr #32
200011ec:	0000002a 	andeq	r0, r0, sl, lsr #32
200011f0:	00000023 	andeq	r0, r0, r3, lsr #32
200011f4:	0000002a 	andeq	r0, r0, sl, lsr #32
200011f8:	00000024 	andeq	r0, r0, r4, lsr #32
200011fc:	0000002a 	andeq	r0, r0, sl, lsr #32
20001200:	00000025 	andeq	r0, r0, r5, lsr #32
20001204:	0000002a 	andeq	r0, r0, sl, lsr #32
20001208:	00000026 	andeq	r0, r0, r6, lsr #32
2000120c:	0000002a 	andeq	r0, r0, sl, lsr #32
20001210:	00000027 	andeq	r0, r0, r7, lsr #32
20001214:	0000002a 	andeq	r0, r0, sl, lsr #32
20001218:	00000028 	andeq	r0, r0, r8, lsr #32
2000121c:	0000002a 	andeq	r0, r0, sl, lsr #32
20001220:	00000029 	andeq	r0, r0, r9, lsr #32
20001224:	0000002b 	andeq	r0, r0, fp, lsr #32
20001228:	0000001a 	andeq	r0, r0, sl, lsl r0
2000122c:	0000002b 	andeq	r0, r0, fp, lsr #32
20001230:	0000001b 	andeq	r0, r0, fp, lsl r0
20001234:	0000002b 	andeq	r0, r0, fp, lsr #32
20001238:	0000001c 	andeq	r0, r0, ip, lsl r0
2000123c:	0000002c 	andeq	r0, r0, ip, lsr #32
20001240:	0000001c 	andeq	r0, r0, ip, lsl r0
20001244:	0000002c 	andeq	r0, r0, ip, lsr #32
20001248:	0000001d 	andeq	r0, r0, sp, lsl r0
2000124c:	0000002c 	andeq	r0, r0, ip, lsr #32
20001250:	0000001e 	andeq	r0, r0, lr, lsl r0
20001254:	0000002d 	andeq	r0, r0, sp, lsr #32
20001258:	0000001e 	andeq	r0, r0, lr, lsl r0
2000125c:	0000002d 	andeq	r0, r0, sp, lsr #32
20001260:	0000001f 	andeq	r0, r0, pc, lsl r0
20001264:	0000002d 	andeq	r0, r0, sp, lsr #32
20001268:	0000001e 	andeq	r0, r0, lr, lsl r0
2000126c:	0000002d 	andeq	r0, r0, sp, lsr #32
20001270:	0000001f 	andeq	r0, r0, pc, lsl r0
20001274:	0000002d 	andeq	r0, r0, sp, lsr #32
20001278:	00000020 	andeq	r0, r0, r0, lsr #32
2000127c:	0000002e 	andeq	r0, r0, lr, lsr #32
20001280:	00000020 	andeq	r0, r0, r0, lsr #32
20001284:	0000002e 	andeq	r0, r0, lr, lsr #32
20001288:	00000021 	andeq	r0, r0, r1, lsr #32
2000128c:	0000002e 	andeq	r0, r0, lr, lsr #32
20001290:	00000022 	andeq	r0, r0, r2, lsr #32
20001294:	0000002f 	andeq	r0, r0, pc, lsr #32
20001298:	00000022 	andeq	r0, r0, r2, lsr #32
2000129c:	0000002f 	andeq	r0, r0, pc, lsr #32
200012a0:	00000023 	andeq	r0, r0, r3, lsr #32
200012a4:	0000002f 	andeq	r0, r0, pc, lsr #32
200012a8:	00000024 	andeq	r0, r0, r4, lsr #32
200012ac:	00000030 	andeq	r0, r0, r0, lsr r0
200012b0:	00000024 	andeq	r0, r0, r4, lsr #32
200012b4:	00000030 	andeq	r0, r0, r0, lsr r0
200012b8:	00000025 	andeq	r0, r0, r5, lsr #32
200012bc:	00000030 	andeq	r0, r0, r0, lsr r0
200012c0:	00000026 	andeq	r0, r0, r6, lsr #32
200012c4:	00000031 	andeq	r0, r0, r1, lsr r0
200012c8:	00000026 	andeq	r0, r0, r6, lsr #32
200012cc:	00000031 	andeq	r0, r0, r1, lsr r0
200012d0:	00000027 	andeq	r0, r0, r7, lsr #32
200012d4:	00000031 	andeq	r0, r0, r1, lsr r0
200012d8:	00000028 	andeq	r0, r0, r8, lsr #32
200012dc:	00000032 	andeq	r0, r0, r2, lsr r0
200012e0:	00000027 	andeq	r0, r0, r7, lsr #32
200012e4:	00000032 	andeq	r0, r0, r2, lsr r0
200012e8:	00000028 	andeq	r0, r0, r8, lsr #32
200012ec:	00000032 	andeq	r0, r0, r2, lsr r0
200012f0:	00000029 	andeq	r0, r0, r9, lsr #32
200012f4:	00000033 	andeq	r0, r0, r3, lsr r0
200012f8:	0000001a 	andeq	r0, r0, sl, lsl r0
200012fc:	00000033 	andeq	r0, r0, r3, lsr r0
20001300:	0000001b 	andeq	r0, r0, fp, lsl r0
20001304:	00000033 	andeq	r0, r0, r3, lsr r0
20001308:	0000001c 	andeq	r0, r0, ip, lsl r0
2000130c:	00000033 	andeq	r0, r0, r3, lsr r0
20001310:	0000001d 	andeq	r0, r0, sp, lsl r0
20001314:	00000033 	andeq	r0, r0, r3, lsr r0
20001318:	0000001e 	andeq	r0, r0, lr, lsl r0
2000131c:	00000034 	andeq	r0, r0, r4, lsr r0
20001320:	0000001f 	andeq	r0, r0, pc, lsl r0
20001324:	00000033 	andeq	r0, r0, r3, lsr r0
20001328:	00000020 	andeq	r0, r0, r0, lsr #32
2000132c:	00000033 	andeq	r0, r0, r3, lsr r0
20001330:	00000021 	andeq	r0, r0, r1, lsr #32
20001334:	00000033 	andeq	r0, r0, r3, lsr r0
20001338:	00000022 	andeq	r0, r0, r2, lsr #32
2000133c:	00000033 	andeq	r0, r0, r3, lsr r0
20001340:	00000023 	andeq	r0, r0, r3, lsr #32
20001344:	00000033 	andeq	r0, r0, r3, lsr r0
20001348:	00000024 	andeq	r0, r0, r4, lsr #32
2000134c:	00000033 	andeq	r0, r0, r3, lsr r0
20001350:	00000025 	andeq	r0, r0, r5, lsr #32
20001354:	00000033 	andeq	r0, r0, r3, lsr r0
20001358:	00000026 	andeq	r0, r0, r6, lsr #32
2000135c:	00000033 	andeq	r0, r0, r3, lsr r0
20001360:	00000027 	andeq	r0, r0, r7, lsr #32
20001364:	00000033 	andeq	r0, r0, r3, lsr r0
20001368:	00000028 	andeq	r0, r0, r8, lsr #32
2000136c:	00000033 	andeq	r0, r0, r3, lsr r0
20001370:	00000029 	andeq	r0, r0, r9, lsr #32
20001374:	00000034 	andeq	r0, r0, r4, lsr r0
20001378:	0000001a 	andeq	r0, r0, sl, lsl r0
2000137c:	00000034 	andeq	r0, r0, r4, lsr r0
20001380:	0000001b 	andeq	r0, r0, fp, lsl r0
20001384:	00000034 	andeq	r0, r0, r4, lsr r0
20001388:	0000001c 	andeq	r0, r0, ip, lsl r0
2000138c:	00000034 	andeq	r0, r0, r4, lsr r0
20001390:	0000001d 	andeq	r0, r0, sp, lsl r0
20001394:	00000034 	andeq	r0, r0, r4, lsr r0
20001398:	0000001e 	andeq	r0, r0, lr, lsl r0
2000139c:	00000034 	andeq	r0, r0, r4, lsr r0
200013a0:	0000001f 	andeq	r0, r0, pc, lsl r0
200013a4:	00000034 	andeq	r0, r0, r4, lsr r0
200013a8:	00000020 	andeq	r0, r0, r0, lsr #32
200013ac:	00000034 	andeq	r0, r0, r4, lsr r0
200013b0:	00000021 	andeq	r0, r0, r1, lsr #32
200013b4:	00000034 	andeq	r0, r0, r4, lsr r0
200013b8:	00000022 	andeq	r0, r0, r2, lsr #32
200013bc:	00000034 	andeq	r0, r0, r4, lsr r0
200013c0:	00000023 	andeq	r0, r0, r3, lsr #32
200013c4:	00000034 	andeq	r0, r0, r4, lsr r0
200013c8:	00000024 	andeq	r0, r0, r4, lsr #32
200013cc:	00000034 	andeq	r0, r0, r4, lsr r0
200013d0:	00000025 	andeq	r0, r0, r5, lsr #32
200013d4:	00000034 	andeq	r0, r0, r4, lsr r0
200013d8:	00000026 	andeq	r0, r0, r6, lsr #32
200013dc:	00000034 	andeq	r0, r0, r4, lsr r0
200013e0:	00000027 	andeq	r0, r0, r7, lsr #32
200013e4:	00000034 	andeq	r0, r0, r4, lsr r0
200013e8:	00000028 	andeq	r0, r0, r8, lsr #32
200013ec:	00000034 	andeq	r0, r0, r4, lsr r0
200013f0:	00000029 	andeq	r0, r0, r9, lsr #32
200013f4:	00000035 	andeq	r0, r0, r5, lsr r0
200013f8:	0000001a 	andeq	r0, r0, sl, lsl r0
200013fc:	00000035 	andeq	r0, r0, r5, lsr r0
20001400:	0000001b 	andeq	r0, r0, fp, lsl r0
20001404:	00000035 	andeq	r0, r0, r5, lsr r0
20001408:	0000001c 	andeq	r0, r0, ip, lsl r0
2000140c:	00000035 	andeq	r0, r0, r5, lsr r0
20001410:	0000001d 	andeq	r0, r0, sp, lsl r0
20001414:	00000035 	andeq	r0, r0, r5, lsr r0
20001418:	0000001e 	andeq	r0, r0, lr, lsl r0
2000141c:	00000035 	andeq	r0, r0, r5, lsr r0
20001420:	0000001f 	andeq	r0, r0, pc, lsl r0
20001424:	00000035 	andeq	r0, r0, r5, lsr r0
20001428:	00000020 	andeq	r0, r0, r0, lsr #32
2000142c:	00000035 	andeq	r0, r0, r5, lsr r0
20001430:	00000021 	andeq	r0, r0, r1, lsr #32
20001434:	00000035 	andeq	r0, r0, r5, lsr r0
20001438:	00000022 	andeq	r0, r0, r2, lsr #32
2000143c:	00000035 	andeq	r0, r0, r5, lsr r0
20001440:	00000023 	andeq	r0, r0, r3, lsr #32
20001444:	00000035 	andeq	r0, r0, r5, lsr r0
20001448:	00000024 	andeq	r0, r0, r4, lsr #32
2000144c:	00000035 	andeq	r0, r0, r5, lsr r0
20001450:	00000025 	andeq	r0, r0, r5, lsr #32
20001454:	00000035 	andeq	r0, r0, r5, lsr r0
20001458:	00000026 	andeq	r0, r0, r6, lsr #32
2000145c:	00000035 	andeq	r0, r0, r5, lsr r0
20001460:	00000027 	andeq	r0, r0, r7, lsr #32
20001464:	00000035 	andeq	r0, r0, r5, lsr r0
20001468:	00000028 	andeq	r0, r0, r8, lsr #32
2000146c:	00000035 	andeq	r0, r0, r5, lsr r0
20001470:	00000029 	andeq	r0, r0, r9, lsr #32
20001474:	0000003b 	andeq	r0, r0, fp, lsr r0
20001478:	00000020 	andeq	r0, r0, r0, lsr #32
2000147c:	0000003b 	andeq	r0, r0, fp, lsr r0
20001480:	00000021 	andeq	r0, r0, r1, lsr #32
20001484:	0000003b 	andeq	r0, r0, fp, lsr r0
20001488:	00000022 	andeq	r0, r0, r2, lsr #32
2000148c:	0000003b 	andeq	r0, r0, fp, lsr r0
20001490:	00000023 	andeq	r0, r0, r3, lsr #32
20001494:	0000003b 	andeq	r0, r0, fp, lsr r0
20001498:	00000024 	andeq	r0, r0, r4, lsr #32
2000149c:	0000003b 	andeq	r0, r0, fp, lsr r0
200014a0:	00000025 	andeq	r0, r0, r5, lsr #32
200014a4:	0000003b 	andeq	r0, r0, fp, lsr r0
200014a8:	00000026 	andeq	r0, r0, r6, lsr #32
200014ac:	0000003b 	andeq	r0, r0, fp, lsr r0
200014b0:	00000027 	andeq	r0, r0, r7, lsr #32
200014b4:	0000003b 	andeq	r0, r0, fp, lsr r0
200014b8:	00000028 	andeq	r0, r0, r8, lsr #32
200014bc:	0000003b 	andeq	r0, r0, fp, lsr r0
200014c0:	00000029 	andeq	r0, r0, r9, lsr #32
200014c4:	0000003c 	andeq	r0, r0, ip, lsr r0
200014c8:	0000001f 	andeq	r0, r0, pc, lsl r0
200014cc:	0000003c 	andeq	r0, r0, ip, lsr r0
200014d0:	00000020 	andeq	r0, r0, r0, lsr #32
200014d4:	0000003c 	andeq	r0, r0, ip, lsr r0
200014d8:	00000021 	andeq	r0, r0, r1, lsr #32
200014dc:	0000003c 	andeq	r0, r0, ip, lsr r0
200014e0:	00000022 	andeq	r0, r0, r2, lsr #32
200014e4:	0000003c 	andeq	r0, r0, ip, lsr r0
200014e8:	00000023 	andeq	r0, r0, r3, lsr #32
200014ec:	0000003c 	andeq	r0, r0, ip, lsr r0
200014f0:	00000024 	andeq	r0, r0, r4, lsr #32
200014f4:	0000003c 	andeq	r0, r0, ip, lsr r0
200014f8:	00000025 	andeq	r0, r0, r5, lsr #32
200014fc:	0000003c 	andeq	r0, r0, ip, lsr r0
20001500:	00000026 	andeq	r0, r0, r6, lsr #32
20001504:	0000003c 	andeq	r0, r0, ip, lsr r0
20001508:	00000027 	andeq	r0, r0, r7, lsr #32
2000150c:	0000003c 	andeq	r0, r0, ip, lsr r0
20001510:	00000028 	andeq	r0, r0, r8, lsr #32
20001514:	0000003c 	andeq	r0, r0, ip, lsr r0
20001518:	00000029 	andeq	r0, r0, r9, lsr #32
2000151c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001520:	0000001e 	andeq	r0, r0, lr, lsl r0
20001524:	0000003d 	andeq	r0, r0, sp, lsr r0
20001528:	0000001f 	andeq	r0, r0, pc, lsl r0
2000152c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001530:	00000020 	andeq	r0, r0, r0, lsr #32
20001534:	0000003d 	andeq	r0, r0, sp, lsr r0
20001538:	00000021 	andeq	r0, r0, r1, lsr #32
2000153c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001540:	00000022 	andeq	r0, r0, r2, lsr #32
20001544:	0000003d 	andeq	r0, r0, sp, lsr r0
20001548:	00000023 	andeq	r0, r0, r3, lsr #32
2000154c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001550:	00000024 	andeq	r0, r0, r4, lsr #32
20001554:	0000003d 	andeq	r0, r0, sp, lsr r0
20001558:	00000025 	andeq	r0, r0, r5, lsr #32
2000155c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001560:	00000026 	andeq	r0, r0, r6, lsr #32
20001564:	0000003d 	andeq	r0, r0, sp, lsr r0
20001568:	00000027 	andeq	r0, r0, r7, lsr #32
2000156c:	0000003d 	andeq	r0, r0, sp, lsr r0
20001570:	00000028 	andeq	r0, r0, r8, lsr #32
20001574:	0000003d 	andeq	r0, r0, sp, lsr r0
20001578:	00000029 	andeq	r0, r0, r9, lsr #32
2000157c:	0000003e 	andeq	r0, r0, lr, lsr r0
20001580:	0000001d 	andeq	r0, r0, sp, lsl r0
20001584:	0000003e 	andeq	r0, r0, lr, lsr r0
20001588:	0000001e 	andeq	r0, r0, lr, lsl r0
2000158c:	0000003e 	andeq	r0, r0, lr, lsr r0
20001590:	0000001f 	andeq	r0, r0, pc, lsl r0
20001594:	0000003e 	andeq	r0, r0, lr, lsr r0
20001598:	00000024 	andeq	r0, r0, r4, lsr #32
2000159c:	0000003e 	andeq	r0, r0, lr, lsr r0
200015a0:	00000025 	andeq	r0, r0, r5, lsr #32
200015a4:	0000003e 	andeq	r0, r0, lr, lsr r0
200015a8:	00000026 	andeq	r0, r0, r6, lsr #32
200015ac:	0000003f 	andeq	r0, r0, pc, lsr r0
200015b0:	0000001c 	andeq	r0, r0, ip, lsl r0
200015b4:	0000003f 	andeq	r0, r0, pc, lsr r0
200015b8:	0000001d 	andeq	r0, r0, sp, lsl r0
200015bc:	0000003f 	andeq	r0, r0, pc, lsr r0
200015c0:	0000001e 	andeq	r0, r0, lr, lsl r0
200015c4:	0000003f 	andeq	r0, r0, pc, lsr r0
200015c8:	00000024 	andeq	r0, r0, r4, lsr #32
200015cc:	0000003f 	andeq	r0, r0, pc, lsr r0
200015d0:	00000025 	andeq	r0, r0, r5, lsr #32
200015d4:	0000003f 	andeq	r0, r0, pc, lsr r0
200015d8:	00000026 	andeq	r0, r0, r6, lsr #32
200015dc:	00000040 	andeq	r0, r0, r0, asr #32
200015e0:	0000001b 	andeq	r0, r0, fp, lsl r0
200015e4:	00000040 	andeq	r0, r0, r0, asr #32
200015e8:	0000001c 	andeq	r0, r0, ip, lsl r0
200015ec:	00000040 	andeq	r0, r0, r0, asr #32
200015f0:	0000001d 	andeq	r0, r0, sp, lsl r0
200015f4:	00000040 	andeq	r0, r0, r0, asr #32
200015f8:	00000024 	andeq	r0, r0, r4, lsr #32
200015fc:	00000040 	andeq	r0, r0, r0, asr #32
20001600:	00000025 	andeq	r0, r0, r5, lsr #32
20001604:	00000040 	andeq	r0, r0, r0, asr #32
20001608:	00000026 	andeq	r0, r0, r6, lsr #32
2000160c:	00000041 	andeq	r0, r0, r1, asr #32
20001610:	0000001a 	andeq	r0, r0, sl, lsl r0
20001614:	00000041 	andeq	r0, r0, r1, asr #32
20001618:	0000001b 	andeq	r0, r0, fp, lsl r0
2000161c:	00000041 	andeq	r0, r0, r1, asr #32
20001620:	0000001c 	andeq	r0, r0, ip, lsl r0
20001624:	00000041 	andeq	r0, r0, r1, asr #32
20001628:	00000024 	andeq	r0, r0, r4, lsr #32
2000162c:	00000041 	andeq	r0, r0, r1, asr #32
20001630:	00000025 	andeq	r0, r0, r5, lsr #32
20001634:	00000041 	andeq	r0, r0, r1, asr #32
20001638:	00000026 	andeq	r0, r0, r6, lsr #32
2000163c:	00000042 	andeq	r0, r0, r2, asr #32
20001640:	0000001a 	andeq	r0, r0, sl, lsl r0
20001644:	00000042 	andeq	r0, r0, r2, asr #32
20001648:	0000001b 	andeq	r0, r0, fp, lsl r0
2000164c:	00000042 	andeq	r0, r0, r2, asr #32
20001650:	0000001c 	andeq	r0, r0, ip, lsl r0
20001654:	00000042 	andeq	r0, r0, r2, asr #32
20001658:	00000024 	andeq	r0, r0, r4, lsr #32
2000165c:	00000042 	andeq	r0, r0, r2, asr #32
20001660:	00000025 	andeq	r0, r0, r5, lsr #32
20001664:	00000042 	andeq	r0, r0, r2, asr #32
20001668:	00000026 	andeq	r0, r0, r6, lsr #32
2000166c:	00000043 	andeq	r0, r0, r3, asr #32
20001670:	0000001b 	andeq	r0, r0, fp, lsl r0
20001674:	00000043 	andeq	r0, r0, r3, asr #32
20001678:	0000001c 	andeq	r0, r0, ip, lsl r0
2000167c:	00000043 	andeq	r0, r0, r3, asr #32
20001680:	0000001d 	andeq	r0, r0, sp, lsl r0
20001684:	00000043 	andeq	r0, r0, r3, asr #32
20001688:	00000024 	andeq	r0, r0, r4, lsr #32
2000168c:	00000043 	andeq	r0, r0, r3, asr #32
20001690:	00000025 	andeq	r0, r0, r5, lsr #32
20001694:	00000043 	andeq	r0, r0, r3, asr #32
20001698:	00000026 	andeq	r0, r0, r6, lsr #32
2000169c:	00000044 	andeq	r0, r0, r4, asr #32
200016a0:	0000001c 	andeq	r0, r0, ip, lsl r0
200016a4:	00000044 	andeq	r0, r0, r4, asr #32
200016a8:	0000001d 	andeq	r0, r0, sp, lsl r0
200016ac:	00000044 	andeq	r0, r0, r4, asr #32
200016b0:	0000001e 	andeq	r0, r0, lr, lsl r0
200016b4:	00000044 	andeq	r0, r0, r4, asr #32
200016b8:	00000024 	andeq	r0, r0, r4, lsr #32
200016bc:	00000044 	andeq	r0, r0, r4, asr #32
200016c0:	00000025 	andeq	r0, r0, r5, lsr #32
200016c4:	00000044 	andeq	r0, r0, r4, asr #32
200016c8:	00000026 	andeq	r0, r0, r6, lsr #32
200016cc:	00000045 	andeq	r0, r0, r5, asr #32
200016d0:	0000001d 	andeq	r0, r0, sp, lsl r0
200016d4:	00000045 	andeq	r0, r0, r5, asr #32
200016d8:	0000001e 	andeq	r0, r0, lr, lsl r0
200016dc:	00000045 	andeq	r0, r0, r5, asr #32
200016e0:	0000001f 	andeq	r0, r0, pc, lsl r0
200016e4:	00000045 	andeq	r0, r0, r5, asr #32
200016e8:	00000024 	andeq	r0, r0, r4, lsr #32
200016ec:	00000045 	andeq	r0, r0, r5, asr #32
200016f0:	00000025 	andeq	r0, r0, r5, lsr #32
200016f4:	00000045 	andeq	r0, r0, r5, asr #32
200016f8:	00000026 	andeq	r0, r0, r6, lsr #32
200016fc:	00000046 	andeq	r0, r0, r6, asr #32
20001700:	0000001e 	andeq	r0, r0, lr, lsl r0
20001704:	00000046 	andeq	r0, r0, r6, asr #32
20001708:	0000001f 	andeq	r0, r0, pc, lsl r0
2000170c:	00000046 	andeq	r0, r0, r6, asr #32
20001710:	00000020 	andeq	r0, r0, r0, lsr #32
20001714:	00000046 	andeq	r0, r0, r6, asr #32
20001718:	00000021 	andeq	r0, r0, r1, lsr #32
2000171c:	00000046 	andeq	r0, r0, r6, asr #32
20001720:	00000022 	andeq	r0, r0, r2, lsr #32
20001724:	00000046 	andeq	r0, r0, r6, asr #32
20001728:	00000023 	andeq	r0, r0, r3, lsr #32
2000172c:	00000046 	andeq	r0, r0, r6, asr #32
20001730:	00000024 	andeq	r0, r0, r4, lsr #32
20001734:	00000046 	andeq	r0, r0, r6, asr #32
20001738:	00000025 	andeq	r0, r0, r5, lsr #32
2000173c:	00000046 	andeq	r0, r0, r6, asr #32
20001740:	00000026 	andeq	r0, r0, r6, lsr #32
20001744:	00000046 	andeq	r0, r0, r6, asr #32
20001748:	00000027 	andeq	r0, r0, r7, lsr #32
2000174c:	00000046 	andeq	r0, r0, r6, asr #32
20001750:	00000028 	andeq	r0, r0, r8, lsr #32
20001754:	00000046 	andeq	r0, r0, r6, asr #32
20001758:	00000029 	andeq	r0, r0, r9, lsr #32
2000175c:	00000047 	andeq	r0, r0, r7, asr #32
20001760:	0000001f 	andeq	r0, r0, pc, lsl r0
20001764:	00000047 	andeq	r0, r0, r7, asr #32
20001768:	00000020 	andeq	r0, r0, r0, lsr #32
2000176c:	00000047 	andeq	r0, r0, r7, asr #32
20001770:	00000021 	andeq	r0, r0, r1, lsr #32
20001774:	00000047 	andeq	r0, r0, r7, asr #32
20001778:	00000022 	andeq	r0, r0, r2, lsr #32
2000177c:	00000047 	andeq	r0, r0, r7, asr #32
20001780:	00000023 	andeq	r0, r0, r3, lsr #32
20001784:	00000047 	andeq	r0, r0, r7, asr #32
20001788:	00000024 	andeq	r0, r0, r4, lsr #32
2000178c:	00000047 	andeq	r0, r0, r7, asr #32
20001790:	00000025 	andeq	r0, r0, r5, lsr #32
20001794:	00000047 	andeq	r0, r0, r7, asr #32
20001798:	00000026 	andeq	r0, r0, r6, lsr #32
2000179c:	00000047 	andeq	r0, r0, r7, asr #32
200017a0:	00000027 	andeq	r0, r0, r7, lsr #32
200017a4:	00000047 	andeq	r0, r0, r7, asr #32
200017a8:	00000028 	andeq	r0, r0, r8, lsr #32
200017ac:	00000047 	andeq	r0, r0, r7, asr #32
200017b0:	00000029 	andeq	r0, r0, r9, lsr #32
200017b4:	00000048 	andeq	r0, r0, r8, asr #32
200017b8:	00000020 	andeq	r0, r0, r0, lsr #32
200017bc:	00000048 	andeq	r0, r0, r8, asr #32
200017c0:	00000021 	andeq	r0, r0, r1, lsr #32
200017c4:	00000048 	andeq	r0, r0, r8, asr #32
200017c8:	00000022 	andeq	r0, r0, r2, lsr #32
200017cc:	00000048 	andeq	r0, r0, r8, asr #32
200017d0:	00000023 	andeq	r0, r0, r3, lsr #32
200017d4:	00000048 	andeq	r0, r0, r8, asr #32
200017d8:	00000024 	andeq	r0, r0, r4, lsr #32
200017dc:	00000048 	andeq	r0, r0, r8, asr #32
200017e0:	00000025 	andeq	r0, r0, r5, lsr #32
200017e4:	00000048 	andeq	r0, r0, r8, asr #32
200017e8:	00000026 	andeq	r0, r0, r6, lsr #32
200017ec:	00000048 	andeq	r0, r0, r8, asr #32
200017f0:	00000027 	andeq	r0, r0, r7, lsr #32
200017f4:	00000048 	andeq	r0, r0, r8, asr #32
200017f8:	00000028 	andeq	r0, r0, r8, lsr #32
200017fc:	00000048 	andeq	r0, r0, r8, asr #32
20001800:	00000029 	andeq	r0, r0, r9, lsr #32
20001804:	0000004e 	andeq	r0, r0, lr, asr #32
20001808:	0000001a 	andeq	r0, r0, sl, lsl r0
2000180c:	0000004e 	andeq	r0, r0, lr, asr #32
20001810:	0000001b 	andeq	r0, r0, fp, lsl r0
20001814:	0000004e 	andeq	r0, r0, lr, asr #32
20001818:	0000001c 	andeq	r0, r0, ip, lsl r0
2000181c:	0000004e 	andeq	r0, r0, lr, asr #32
20001820:	0000001d 	andeq	r0, r0, sp, lsl r0
20001824:	0000004e 	andeq	r0, r0, lr, asr #32
20001828:	0000001e 	andeq	r0, r0, lr, lsl r0
2000182c:	0000004e 	andeq	r0, r0, lr, asr #32
20001830:	0000001f 	andeq	r0, r0, pc, lsl r0
20001834:	0000004e 	andeq	r0, r0, lr, asr #32
20001838:	00000020 	andeq	r0, r0, r0, lsr #32
2000183c:	0000004e 	andeq	r0, r0, lr, asr #32
20001840:	00000021 	andeq	r0, r0, r1, lsr #32
20001844:	0000004e 	andeq	r0, r0, lr, asr #32
20001848:	00000022 	andeq	r0, r0, r2, lsr #32
2000184c:	0000004e 	andeq	r0, r0, lr, asr #32
20001850:	00000023 	andeq	r0, r0, r3, lsr #32
20001854:	0000004e 	andeq	r0, r0, lr, asr #32
20001858:	00000024 	andeq	r0, r0, r4, lsr #32
2000185c:	0000004e 	andeq	r0, r0, lr, asr #32
20001860:	00000025 	andeq	r0, r0, r5, lsr #32
20001864:	0000004e 	andeq	r0, r0, lr, asr #32
20001868:	00000026 	andeq	r0, r0, r6, lsr #32
2000186c:	0000004e 	andeq	r0, r0, lr, asr #32
20001870:	00000027 	andeq	r0, r0, r7, lsr #32
20001874:	0000004e 	andeq	r0, r0, lr, asr #32
20001878:	00000028 	andeq	r0, r0, r8, lsr #32
2000187c:	0000004e 	andeq	r0, r0, lr, asr #32
20001880:	00000029 	andeq	r0, r0, r9, lsr #32
20001884:	0000004f 	andeq	r0, r0, pc, asr #32
20001888:	0000001a 	andeq	r0, r0, sl, lsl r0
2000188c:	0000004f 	andeq	r0, r0, pc, asr #32
20001890:	0000001b 	andeq	r0, r0, fp, lsl r0
20001894:	0000004f 	andeq	r0, r0, pc, asr #32
20001898:	0000001c 	andeq	r0, r0, ip, lsl r0
2000189c:	0000004f 	andeq	r0, r0, pc, asr #32
200018a0:	0000001d 	andeq	r0, r0, sp, lsl r0
200018a4:	0000004f 	andeq	r0, r0, pc, asr #32
200018a8:	0000001e 	andeq	r0, r0, lr, lsl r0
200018ac:	0000004f 	andeq	r0, r0, pc, asr #32
200018b0:	0000001f 	andeq	r0, r0, pc, lsl r0
200018b4:	0000004f 	andeq	r0, r0, pc, asr #32
200018b8:	00000020 	andeq	r0, r0, r0, lsr #32
200018bc:	0000004f 	andeq	r0, r0, pc, asr #32
200018c0:	00000021 	andeq	r0, r0, r1, lsr #32
200018c4:	0000004f 	andeq	r0, r0, pc, asr #32
200018c8:	00000022 	andeq	r0, r0, r2, lsr #32
200018cc:	0000004f 	andeq	r0, r0, pc, asr #32
200018d0:	00000023 	andeq	r0, r0, r3, lsr #32
200018d4:	0000004f 	andeq	r0, r0, pc, asr #32
200018d8:	00000024 	andeq	r0, r0, r4, lsr #32
200018dc:	0000004f 	andeq	r0, r0, pc, asr #32
200018e0:	00000025 	andeq	r0, r0, r5, lsr #32
200018e4:	0000004f 	andeq	r0, r0, pc, asr #32
200018e8:	00000026 	andeq	r0, r0, r6, lsr #32
200018ec:	0000004f 	andeq	r0, r0, pc, asr #32
200018f0:	00000027 	andeq	r0, r0, r7, lsr #32
200018f4:	0000004f 	andeq	r0, r0, pc, asr #32
200018f8:	00000028 	andeq	r0, r0, r8, lsr #32
200018fc:	0000004f 	andeq	r0, r0, pc, asr #32
20001900:	00000029 	andeq	r0, r0, r9, lsr #32
20001904:	00000050 	andeq	r0, r0, r0, asr r0
20001908:	0000001a 	andeq	r0, r0, sl, lsl r0
2000190c:	00000050 	andeq	r0, r0, r0, asr r0
20001910:	0000001b 	andeq	r0, r0, fp, lsl r0
20001914:	00000050 	andeq	r0, r0, r0, asr r0
20001918:	0000001c 	andeq	r0, r0, ip, lsl r0
2000191c:	00000050 	andeq	r0, r0, r0, asr r0
20001920:	0000001d 	andeq	r0, r0, sp, lsl r0
20001924:	00000050 	andeq	r0, r0, r0, asr r0
20001928:	0000001e 	andeq	r0, r0, lr, lsl r0
2000192c:	00000050 	andeq	r0, r0, r0, asr r0
20001930:	0000001f 	andeq	r0, r0, pc, lsl r0
20001934:	00000050 	andeq	r0, r0, r0, asr r0
20001938:	00000020 	andeq	r0, r0, r0, lsr #32
2000193c:	00000050 	andeq	r0, r0, r0, asr r0
20001940:	00000021 	andeq	r0, r0, r1, lsr #32
20001944:	00000050 	andeq	r0, r0, r0, asr r0
20001948:	00000022 	andeq	r0, r0, r2, lsr #32
2000194c:	00000050 	andeq	r0, r0, r0, asr r0
20001950:	00000023 	andeq	r0, r0, r3, lsr #32
20001954:	00000050 	andeq	r0, r0, r0, asr r0
20001958:	00000024 	andeq	r0, r0, r4, lsr #32
2000195c:	00000050 	andeq	r0, r0, r0, asr r0
20001960:	00000025 	andeq	r0, r0, r5, lsr #32
20001964:	00000050 	andeq	r0, r0, r0, asr r0
20001968:	00000026 	andeq	r0, r0, r6, lsr #32
2000196c:	00000050 	andeq	r0, r0, r0, asr r0
20001970:	00000027 	andeq	r0, r0, r7, lsr #32
20001974:	00000050 	andeq	r0, r0, r0, asr r0
20001978:	00000028 	andeq	r0, r0, r8, lsr #32
2000197c:	00000050 	andeq	r0, r0, r0, asr r0
20001980:	00000029 	andeq	r0, r0, r9, lsr #32
20001984:	00000051 	andeq	r0, r0, r1, asr r0
20001988:	0000001a 	andeq	r0, r0, sl, lsl r0
2000198c:	00000051 	andeq	r0, r0, r1, asr r0
20001990:	0000001b 	andeq	r0, r0, fp, lsl r0
20001994:	00000051 	andeq	r0, r0, r1, asr r0
20001998:	0000001c 	andeq	r0, r0, ip, lsl r0
2000199c:	00000051 	andeq	r0, r0, r1, asr r0
200019a0:	0000001d 	andeq	r0, r0, sp, lsl r0
200019a4:	00000051 	andeq	r0, r0, r1, asr r0
200019a8:	0000001e 	andeq	r0, r0, lr, lsl r0
200019ac:	00000051 	andeq	r0, r0, r1, asr r0
200019b0:	0000001f 	andeq	r0, r0, pc, lsl r0
200019b4:	00000051 	andeq	r0, r0, r1, asr r0
200019b8:	00000020 	andeq	r0, r0, r0, lsr #32
200019bc:	00000051 	andeq	r0, r0, r1, asr r0
200019c0:	00000021 	andeq	r0, r0, r1, lsr #32
200019c4:	00000051 	andeq	r0, r0, r1, asr r0
200019c8:	00000022 	andeq	r0, r0, r2, lsr #32
200019cc:	00000051 	andeq	r0, r0, r1, asr r0
200019d0:	00000023 	andeq	r0, r0, r3, lsr #32
200019d4:	00000051 	andeq	r0, r0, r1, asr r0
200019d8:	00000024 	andeq	r0, r0, r4, lsr #32
200019dc:	00000051 	andeq	r0, r0, r1, asr r0
200019e0:	00000025 	andeq	r0, r0, r5, lsr #32
200019e4:	00000051 	andeq	r0, r0, r1, asr r0
200019e8:	00000026 	andeq	r0, r0, r6, lsr #32
200019ec:	00000051 	andeq	r0, r0, r1, asr r0
200019f0:	00000027 	andeq	r0, r0, r7, lsr #32
200019f4:	00000051 	andeq	r0, r0, r1, asr r0
200019f8:	00000028 	andeq	r0, r0, r8, lsr #32
200019fc:	00000051 	andeq	r0, r0, r1, asr r0
20001a00:	00000029 	andeq	r0, r0, r9, lsr #32
20001a04:	00000052 	andeq	r0, r0, r2, asr r0
20001a08:	00000021 	andeq	r0, r0, r1, lsr #32
20001a0c:	00000052 	andeq	r0, r0, r2, asr r0
20001a10:	00000022 	andeq	r0, r0, r2, lsr #32
20001a14:	00000053 	andeq	r0, r0, r3, asr r0
20001a18:	00000021 	andeq	r0, r0, r1, lsr #32
20001a1c:	00000053 	andeq	r0, r0, r3, asr r0
20001a20:	00000022 	andeq	r0, r0, r2, lsr #32
20001a24:	00000054 	andeq	r0, r0, r4, asr r0
20001a28:	00000020 	andeq	r0, r0, r0, lsr #32
20001a2c:	00000054 	andeq	r0, r0, r4, asr r0
20001a30:	00000021 	andeq	r0, r0, r1, lsr #32
20001a34:	00000054 	andeq	r0, r0, r4, asr r0
20001a38:	00000022 	andeq	r0, r0, r2, lsr #32
20001a3c:	00000054 	andeq	r0, r0, r4, asr r0
20001a40:	00000023 	andeq	r0, r0, r3, lsr #32
20001a44:	00000055 	andeq	r0, r0, r5, asr r0
20001a48:	0000001f 	andeq	r0, r0, pc, lsl r0
20001a4c:	00000055 	andeq	r0, r0, r5, asr r0
20001a50:	00000020 	andeq	r0, r0, r0, lsr #32
20001a54:	00000055 	andeq	r0, r0, r5, asr r0
20001a58:	00000021 	andeq	r0, r0, r1, lsr #32
20001a5c:	00000055 	andeq	r0, r0, r5, asr r0
20001a60:	00000022 	andeq	r0, r0, r2, lsr #32
20001a64:	00000055 	andeq	r0, r0, r5, asr r0
20001a68:	00000023 	andeq	r0, r0, r3, lsr #32
20001a6c:	00000055 	andeq	r0, r0, r5, asr r0
20001a70:	00000024 	andeq	r0, r0, r4, lsr #32
20001a74:	00000056 	andeq	r0, r0, r6, asr r0
20001a78:	0000001e 	andeq	r0, r0, lr, lsl r0
20001a7c:	00000056 	andeq	r0, r0, r6, asr r0
20001a80:	0000001f 	andeq	r0, r0, pc, lsl r0
20001a84:	00000056 	andeq	r0, r0, r6, asr r0
20001a88:	00000020 	andeq	r0, r0, r0, lsr #32
20001a8c:	00000056 	andeq	r0, r0, r6, asr r0
20001a90:	00000023 	andeq	r0, r0, r3, lsr #32
20001a94:	00000056 	andeq	r0, r0, r6, asr r0
20001a98:	00000024 	andeq	r0, r0, r4, lsr #32
20001a9c:	00000056 	andeq	r0, r0, r6, asr r0
20001aa0:	00000025 	andeq	r0, r0, r5, lsr #32
20001aa4:	00000057 	andeq	r0, r0, r7, asr r0
20001aa8:	0000001d 	andeq	r0, r0, sp, lsl r0
20001aac:	00000057 	andeq	r0, r0, r7, asr r0
20001ab0:	0000001e 	andeq	r0, r0, lr, lsl r0
20001ab4:	00000057 	andeq	r0, r0, r7, asr r0
20001ab8:	0000001f 	andeq	r0, r0, pc, lsl r0
20001abc:	00000057 	andeq	r0, r0, r7, asr r0
20001ac0:	00000024 	andeq	r0, r0, r4, lsr #32
20001ac4:	00000057 	andeq	r0, r0, r7, asr r0
20001ac8:	00000025 	andeq	r0, r0, r5, lsr #32
20001acc:	00000057 	andeq	r0, r0, r7, asr r0
20001ad0:	00000026 	andeq	r0, r0, r6, lsr #32
20001ad4:	00000058 	andeq	r0, r0, r8, asr r0
20001ad8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001adc:	00000058 	andeq	r0, r0, r8, asr r0
20001ae0:	0000001d 	andeq	r0, r0, sp, lsl r0
20001ae4:	00000058 	andeq	r0, r0, r8, asr r0
20001ae8:	0000001e 	andeq	r0, r0, lr, lsl r0
20001aec:	00000058 	andeq	r0, r0, r8, asr r0
20001af0:	00000025 	andeq	r0, r0, r5, lsr #32
20001af4:	00000058 	andeq	r0, r0, r8, asr r0
20001af8:	00000026 	andeq	r0, r0, r6, lsr #32
20001afc:	00000058 	andeq	r0, r0, r8, asr r0
20001b00:	00000027 	andeq	r0, r0, r7, lsr #32
20001b04:	00000059 	andeq	r0, r0, r9, asr r0
20001b08:	0000001b 	andeq	r0, r0, fp, lsl r0
20001b0c:	00000059 	andeq	r0, r0, r9, asr r0
20001b10:	0000001c 	andeq	r0, r0, ip, lsl r0
20001b14:	00000059 	andeq	r0, r0, r9, asr r0
20001b18:	0000001d 	andeq	r0, r0, sp, lsl r0
20001b1c:	00000059 	andeq	r0, r0, r9, asr r0
20001b20:	00000026 	andeq	r0, r0, r6, lsr #32
20001b24:	00000059 	andeq	r0, r0, r9, asr r0
20001b28:	00000027 	andeq	r0, r0, r7, lsr #32
20001b2c:	00000059 	andeq	r0, r0, r9, asr r0
20001b30:	00000028 	andeq	r0, r0, r8, lsr #32
20001b34:	0000005a 	andeq	r0, r0, sl, asr r0
20001b38:	0000001a 	andeq	r0, r0, sl, lsl r0
20001b3c:	0000005a 	andeq	r0, r0, sl, asr r0
20001b40:	0000001b 	andeq	r0, r0, fp, lsl r0
20001b44:	0000005a 	andeq	r0, r0, sl, asr r0
20001b48:	0000001c 	andeq	r0, r0, ip, lsl r0
20001b4c:	0000005a 	andeq	r0, r0, sl, asr r0
20001b50:	00000027 	andeq	r0, r0, r7, lsr #32
20001b54:	0000005a 	andeq	r0, r0, sl, asr r0
20001b58:	00000028 	andeq	r0, r0, r8, lsr #32
20001b5c:	0000005a 	andeq	r0, r0, sl, asr r0
20001b60:	00000029 	andeq	r0, r0, r9, lsr #32
20001b64:	0000005b 	andeq	r0, r0, fp, asr r0
20001b68:	0000001a 	andeq	r0, r0, sl, lsl r0
20001b6c:	0000005b 	andeq	r0, r0, fp, asr r0
20001b70:	0000001b 	andeq	r0, r0, fp, lsl r0
20001b74:	0000005b 	andeq	r0, r0, fp, asr r0
20001b78:	00000028 	andeq	r0, r0, r8, lsr #32
20001b7c:	0000005b 	andeq	r0, r0, fp, asr r0
20001b80:	00000029 	andeq	r0, r0, r9, lsr #32
20001b84:	00000061 	andeq	r0, r0, r1, rrx
20001b88:	0000001a 	andeq	r0, r0, sl, lsl r0
20001b8c:	00000061 	andeq	r0, r0, r1, rrx
20001b90:	0000001b 	andeq	r0, r0, fp, lsl r0
20001b94:	00000061 	andeq	r0, r0, r1, rrx
20001b98:	0000001c 	andeq	r0, r0, ip, lsl r0
20001b9c:	00000061 	andeq	r0, r0, r1, rrx
20001ba0:	0000001d 	andeq	r0, r0, sp, lsl r0
20001ba4:	00000061 	andeq	r0, r0, r1, rrx
20001ba8:	0000001e 	andeq	r0, r0, lr, lsl r0
20001bac:	00000061 	andeq	r0, r0, r1, rrx
20001bb0:	0000001f 	andeq	r0, r0, pc, lsl r0
20001bb4:	00000061 	andeq	r0, r0, r1, rrx
20001bb8:	00000020 	andeq	r0, r0, r0, lsr #32
20001bbc:	00000061 	andeq	r0, r0, r1, rrx
20001bc0:	00000021 	andeq	r0, r0, r1, lsr #32
20001bc4:	00000061 	andeq	r0, r0, r1, rrx
20001bc8:	00000022 	andeq	r0, r0, r2, lsr #32
20001bcc:	00000061 	andeq	r0, r0, r1, rrx
20001bd0:	00000023 	andeq	r0, r0, r3, lsr #32
20001bd4:	00000061 	andeq	r0, r0, r1, rrx
20001bd8:	00000024 	andeq	r0, r0, r4, lsr #32
20001bdc:	00000061 	andeq	r0, r0, r1, rrx
20001be0:	00000025 	andeq	r0, r0, r5, lsr #32
20001be4:	00000061 	andeq	r0, r0, r1, rrx
20001be8:	00000026 	andeq	r0, r0, r6, lsr #32
20001bec:	00000061 	andeq	r0, r0, r1, rrx
20001bf0:	00000027 	andeq	r0, r0, r7, lsr #32
20001bf4:	00000061 	andeq	r0, r0, r1, rrx
20001bf8:	00000028 	andeq	r0, r0, r8, lsr #32
20001bfc:	00000061 	andeq	r0, r0, r1, rrx
20001c00:	00000029 	andeq	r0, r0, r9, lsr #32
20001c04:	00000062 	andeq	r0, r0, r2, rrx
20001c08:	0000001a 	andeq	r0, r0, sl, lsl r0
20001c0c:	00000062 	andeq	r0, r0, r2, rrx
20001c10:	0000001b 	andeq	r0, r0, fp, lsl r0
20001c14:	00000062 	andeq	r0, r0, r2, rrx
20001c18:	0000001c 	andeq	r0, r0, ip, lsl r0
20001c1c:	00000062 	andeq	r0, r0, r2, rrx
20001c20:	0000001d 	andeq	r0, r0, sp, lsl r0
20001c24:	00000062 	andeq	r0, r0, r2, rrx
20001c28:	0000001e 	andeq	r0, r0, lr, lsl r0
20001c2c:	00000062 	andeq	r0, r0, r2, rrx
20001c30:	0000001f 	andeq	r0, r0, pc, lsl r0
20001c34:	00000062 	andeq	r0, r0, r2, rrx
20001c38:	00000020 	andeq	r0, r0, r0, lsr #32
20001c3c:	00000062 	andeq	r0, r0, r2, rrx
20001c40:	00000021 	andeq	r0, r0, r1, lsr #32
20001c44:	00000062 	andeq	r0, r0, r2, rrx
20001c48:	00000022 	andeq	r0, r0, r2, lsr #32
20001c4c:	00000062 	andeq	r0, r0, r2, rrx
20001c50:	00000023 	andeq	r0, r0, r3, lsr #32
20001c54:	00000062 	andeq	r0, r0, r2, rrx
20001c58:	00000024 	andeq	r0, r0, r4, lsr #32
20001c5c:	00000062 	andeq	r0, r0, r2, rrx
20001c60:	00000025 	andeq	r0, r0, r5, lsr #32
20001c64:	00000062 	andeq	r0, r0, r2, rrx
20001c68:	00000026 	andeq	r0, r0, r6, lsr #32
20001c6c:	00000062 	andeq	r0, r0, r2, rrx
20001c70:	00000027 	andeq	r0, r0, r7, lsr #32
20001c74:	00000062 	andeq	r0, r0, r2, rrx
20001c78:	00000028 	andeq	r0, r0, r8, lsr #32
20001c7c:	00000062 	andeq	r0, r0, r2, rrx
20001c80:	00000029 	andeq	r0, r0, r9, lsr #32
20001c84:	00000063 	andeq	r0, r0, r3, rrx
20001c88:	0000001a 	andeq	r0, r0, sl, lsl r0
20001c8c:	00000063 	andeq	r0, r0, r3, rrx
20001c90:	0000001b 	andeq	r0, r0, fp, lsl r0
20001c94:	00000063 	andeq	r0, r0, r3, rrx
20001c98:	0000001c 	andeq	r0, r0, ip, lsl r0
20001c9c:	00000063 	andeq	r0, r0, r3, rrx
20001ca0:	0000001d 	andeq	r0, r0, sp, lsl r0
20001ca4:	00000063 	andeq	r0, r0, r3, rrx
20001ca8:	0000001e 	andeq	r0, r0, lr, lsl r0
20001cac:	00000063 	andeq	r0, r0, r3, rrx
20001cb0:	0000001f 	andeq	r0, r0, pc, lsl r0
20001cb4:	00000063 	andeq	r0, r0, r3, rrx
20001cb8:	00000020 	andeq	r0, r0, r0, lsr #32
20001cbc:	00000063 	andeq	r0, r0, r3, rrx
20001cc0:	00000021 	andeq	r0, r0, r1, lsr #32
20001cc4:	00000063 	andeq	r0, r0, r3, rrx
20001cc8:	00000022 	andeq	r0, r0, r2, lsr #32
20001ccc:	00000063 	andeq	r0, r0, r3, rrx
20001cd0:	00000023 	andeq	r0, r0, r3, lsr #32
20001cd4:	00000063 	andeq	r0, r0, r3, rrx
20001cd8:	00000024 	andeq	r0, r0, r4, lsr #32
20001cdc:	00000063 	andeq	r0, r0, r3, rrx
20001ce0:	00000025 	andeq	r0, r0, r5, lsr #32
20001ce4:	00000063 	andeq	r0, r0, r3, rrx
20001ce8:	00000026 	andeq	r0, r0, r6, lsr #32
20001cec:	00000063 	andeq	r0, r0, r3, rrx
20001cf0:	00000027 	andeq	r0, r0, r7, lsr #32
20001cf4:	00000063 	andeq	r0, r0, r3, rrx
20001cf8:	00000028 	andeq	r0, r0, r8, lsr #32
20001cfc:	00000063 	andeq	r0, r0, r3, rrx
20001d00:	00000029 	andeq	r0, r0, r9, lsr #32
20001d04:	00000064 	andeq	r0, r0, r4, rrx
20001d08:	0000001a 	andeq	r0, r0, sl, lsl r0
20001d0c:	00000064 	andeq	r0, r0, r4, rrx
20001d10:	0000001b 	andeq	r0, r0, fp, lsl r0
20001d14:	00000064 	andeq	r0, r0, r4, rrx
20001d18:	0000001c 	andeq	r0, r0, ip, lsl r0
20001d1c:	00000064 	andeq	r0, r0, r4, rrx
20001d20:	00000020 	andeq	r0, r0, r0, lsr #32
20001d24:	00000064 	andeq	r0, r0, r4, rrx
20001d28:	00000021 	andeq	r0, r0, r1, lsr #32
20001d2c:	00000064 	andeq	r0, r0, r4, rrx
20001d30:	00000022 	andeq	r0, r0, r2, lsr #32
20001d34:	00000064 	andeq	r0, r0, r4, rrx
20001d38:	00000023 	andeq	r0, r0, r3, lsr #32
20001d3c:	00000064 	andeq	r0, r0, r4, rrx
20001d40:	00000027 	andeq	r0, r0, r7, lsr #32
20001d44:	00000064 	andeq	r0, r0, r4, rrx
20001d48:	00000028 	andeq	r0, r0, r8, lsr #32
20001d4c:	00000064 	andeq	r0, r0, r4, rrx
20001d50:	00000029 	andeq	r0, r0, r9, lsr #32
20001d54:	00000065 	andeq	r0, r0, r5, rrx
20001d58:	0000001a 	andeq	r0, r0, sl, lsl r0
20001d5c:	00000065 	andeq	r0, r0, r5, rrx
20001d60:	0000001b 	andeq	r0, r0, fp, lsl r0
20001d64:	00000065 	andeq	r0, r0, r5, rrx
20001d68:	0000001c 	andeq	r0, r0, ip, lsl r0
20001d6c:	00000065 	andeq	r0, r0, r5, rrx
20001d70:	00000020 	andeq	r0, r0, r0, lsr #32
20001d74:	00000065 	andeq	r0, r0, r5, rrx
20001d78:	00000021 	andeq	r0, r0, r1, lsr #32
20001d7c:	00000065 	andeq	r0, r0, r5, rrx
20001d80:	00000022 	andeq	r0, r0, r2, lsr #32
20001d84:	00000065 	andeq	r0, r0, r5, rrx
20001d88:	00000023 	andeq	r0, r0, r3, lsr #32
20001d8c:	00000065 	andeq	r0, r0, r5, rrx
20001d90:	00000027 	andeq	r0, r0, r7, lsr #32
20001d94:	00000065 	andeq	r0, r0, r5, rrx
20001d98:	00000028 	andeq	r0, r0, r8, lsr #32
20001d9c:	00000065 	andeq	r0, r0, r5, rrx
20001da0:	00000029 	andeq	r0, r0, r9, lsr #32
20001da4:	00000066 	andeq	r0, r0, r6, rrx
20001da8:	0000001a 	andeq	r0, r0, sl, lsl r0
20001dac:	00000066 	andeq	r0, r0, r6, rrx
20001db0:	0000001b 	andeq	r0, r0, fp, lsl r0
20001db4:	00000066 	andeq	r0, r0, r6, rrx
20001db8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001dbc:	00000066 	andeq	r0, r0, r6, rrx
20001dc0:	00000020 	andeq	r0, r0, r0, lsr #32
20001dc4:	00000066 	andeq	r0, r0, r6, rrx
20001dc8:	00000021 	andeq	r0, r0, r1, lsr #32
20001dcc:	00000066 	andeq	r0, r0, r6, rrx
20001dd0:	00000022 	andeq	r0, r0, r2, lsr #32
20001dd4:	00000066 	andeq	r0, r0, r6, rrx
20001dd8:	00000023 	andeq	r0, r0, r3, lsr #32
20001ddc:	00000066 	andeq	r0, r0, r6, rrx
20001de0:	00000027 	andeq	r0, r0, r7, lsr #32
20001de4:	00000066 	andeq	r0, r0, r6, rrx
20001de8:	00000028 	andeq	r0, r0, r8, lsr #32
20001dec:	00000066 	andeq	r0, r0, r6, rrx
20001df0:	00000029 	andeq	r0, r0, r9, lsr #32
20001df4:	00000067 	andeq	r0, r0, r7, rrx
20001df8:	0000001a 	andeq	r0, r0, sl, lsl r0
20001dfc:	00000067 	andeq	r0, r0, r7, rrx
20001e00:	0000001b 	andeq	r0, r0, fp, lsl r0
20001e04:	00000067 	andeq	r0, r0, r7, rrx
20001e08:	0000001c 	andeq	r0, r0, ip, lsl r0
20001e0c:	00000067 	andeq	r0, r0, r7, rrx
20001e10:	00000020 	andeq	r0, r0, r0, lsr #32
20001e14:	00000067 	andeq	r0, r0, r7, rrx
20001e18:	00000021 	andeq	r0, r0, r1, lsr #32
20001e1c:	00000067 	andeq	r0, r0, r7, rrx
20001e20:	00000022 	andeq	r0, r0, r2, lsr #32
20001e24:	00000067 	andeq	r0, r0, r7, rrx
20001e28:	00000023 	andeq	r0, r0, r3, lsr #32
20001e2c:	00000067 	andeq	r0, r0, r7, rrx
20001e30:	00000027 	andeq	r0, r0, r7, lsr #32
20001e34:	00000067 	andeq	r0, r0, r7, rrx
20001e38:	00000028 	andeq	r0, r0, r8, lsr #32
20001e3c:	00000067 	andeq	r0, r0, r7, rrx
20001e40:	00000029 	andeq	r0, r0, r9, lsr #32
20001e44:	00000068 	andeq	r0, r0, r8, rrx
20001e48:	0000001a 	andeq	r0, r0, sl, lsl r0
20001e4c:	00000068 	andeq	r0, r0, r8, rrx
20001e50:	0000001b 	andeq	r0, r0, fp, lsl r0
20001e54:	00000068 	andeq	r0, r0, r8, rrx
20001e58:	0000001c 	andeq	r0, r0, ip, lsl r0
20001e5c:	00000068 	andeq	r0, r0, r8, rrx
20001e60:	00000020 	andeq	r0, r0, r0, lsr #32
20001e64:	00000068 	andeq	r0, r0, r8, rrx
20001e68:	00000021 	andeq	r0, r0, r1, lsr #32
20001e6c:	00000068 	andeq	r0, r0, r8, rrx
20001e70:	00000022 	andeq	r0, r0, r2, lsr #32
20001e74:	00000068 	andeq	r0, r0, r8, rrx
20001e78:	00000023 	andeq	r0, r0, r3, lsr #32
20001e7c:	00000068 	andeq	r0, r0, r8, rrx
20001e80:	00000027 	andeq	r0, r0, r7, lsr #32
20001e84:	00000068 	andeq	r0, r0, r8, rrx
20001e88:	00000028 	andeq	r0, r0, r8, lsr #32
20001e8c:	00000068 	andeq	r0, r0, r8, rrx
20001e90:	00000029 	andeq	r0, r0, r9, lsr #32
20001e94:	00000069 	andeq	r0, r0, r9, rrx
20001e98:	0000001a 	andeq	r0, r0, sl, lsl r0
20001e9c:	00000069 	andeq	r0, r0, r9, rrx
20001ea0:	0000001b 	andeq	r0, r0, fp, lsl r0
20001ea4:	00000069 	andeq	r0, r0, r9, rrx
20001ea8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001eac:	00000069 	andeq	r0, r0, r9, rrx
20001eb0:	00000020 	andeq	r0, r0, r0, lsr #32
20001eb4:	00000069 	andeq	r0, r0, r9, rrx
20001eb8:	00000021 	andeq	r0, r0, r1, lsr #32
20001ebc:	00000069 	andeq	r0, r0, r9, rrx
20001ec0:	00000022 	andeq	r0, r0, r2, lsr #32
20001ec4:	00000069 	andeq	r0, r0, r9, rrx
20001ec8:	00000023 	andeq	r0, r0, r3, lsr #32
20001ecc:	00000069 	andeq	r0, r0, r9, rrx
20001ed0:	00000027 	andeq	r0, r0, r7, lsr #32
20001ed4:	00000069 	andeq	r0, r0, r9, rrx
20001ed8:	00000028 	andeq	r0, r0, r8, lsr #32
20001edc:	00000069 	andeq	r0, r0, r9, rrx
20001ee0:	00000029 	andeq	r0, r0, r9, lsr #32
20001ee4:	0000006a 	andeq	r0, r0, sl, rrx
20001ee8:	0000001a 	andeq	r0, r0, sl, lsl r0
20001eec:	0000006a 	andeq	r0, r0, sl, rrx
20001ef0:	0000001b 	andeq	r0, r0, fp, lsl r0
20001ef4:	0000006a 	andeq	r0, r0, sl, rrx
20001ef8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001efc:	0000006a 	andeq	r0, r0, sl, rrx
20001f00:	00000027 	andeq	r0, r0, r7, lsr #32
20001f04:	0000006a 	andeq	r0, r0, sl, rrx
20001f08:	00000028 	andeq	r0, r0, r8, lsr #32
20001f0c:	0000006a 	andeq	r0, r0, sl, rrx
20001f10:	00000029 	andeq	r0, r0, r9, lsr #32
20001f14:	0000006b 	andeq	r0, r0, fp, rrx
20001f18:	0000001a 	andeq	r0, r0, sl, lsl r0
20001f1c:	0000006b 	andeq	r0, r0, fp, rrx
20001f20:	0000001b 	andeq	r0, r0, fp, lsl r0
20001f24:	0000006b 	andeq	r0, r0, fp, rrx
20001f28:	0000001c 	andeq	r0, r0, ip, lsl r0
20001f2c:	0000006b 	andeq	r0, r0, fp, rrx
20001f30:	00000027 	andeq	r0, r0, r7, lsr #32
20001f34:	0000006b 	andeq	r0, r0, fp, rrx
20001f38:	00000028 	andeq	r0, r0, r8, lsr #32
20001f3c:	0000006b 	andeq	r0, r0, fp, rrx
20001f40:	00000029 	andeq	r0, r0, r9, lsr #32
20001f44:	0000006c 	andeq	r0, r0, ip, rrx
20001f48:	0000001a 	andeq	r0, r0, sl, lsl r0
20001f4c:	0000006c 	andeq	r0, r0, ip, rrx
20001f50:	0000001b 	andeq	r0, r0, fp, lsl r0
20001f54:	0000006c 	andeq	r0, r0, ip, rrx
20001f58:	0000001c 	andeq	r0, r0, ip, lsl r0
20001f5c:	0000006c 	andeq	r0, r0, ip, rrx
20001f60:	00000027 	andeq	r0, r0, r7, lsr #32
20001f64:	0000006c 	andeq	r0, r0, ip, rrx
20001f68:	00000028 	andeq	r0, r0, r8, lsr #32
20001f6c:	0000006c 	andeq	r0, r0, ip, rrx
20001f70:	00000029 	andeq	r0, r0, r9, lsr #32
20001f74:	0000006d 	andeq	r0, r0, sp, rrx
20001f78:	0000001a 	andeq	r0, r0, sl, lsl r0
20001f7c:	0000006d 	andeq	r0, r0, sp, rrx
20001f80:	0000001b 	andeq	r0, r0, fp, lsl r0
20001f84:	0000006d 	andeq	r0, r0, sp, rrx
20001f88:	0000001c 	andeq	r0, r0, ip, lsl r0
20001f8c:	0000006d 	andeq	r0, r0, sp, rrx
20001f90:	00000027 	andeq	r0, r0, r7, lsr #32
20001f94:	0000006d 	andeq	r0, r0, sp, rrx
20001f98:	00000028 	andeq	r0, r0, r8, lsr #32
20001f9c:	0000006d 	andeq	r0, r0, sp, rrx
20001fa0:	00000029 	andeq	r0, r0, r9, lsr #32
20001fa4:	0000006e 	andeq	r0, r0, lr, rrx
20001fa8:	0000001a 	andeq	r0, r0, sl, lsl r0
20001fac:	0000006e 	andeq	r0, r0, lr, rrx
20001fb0:	0000001b 	andeq	r0, r0, fp, lsl r0
20001fb4:	0000006e 	andeq	r0, r0, lr, rrx
20001fb8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001fbc:	0000006e 	andeq	r0, r0, lr, rrx
20001fc0:	00000027 	andeq	r0, r0, r7, lsr #32
20001fc4:	0000006e 	andeq	r0, r0, lr, rrx
20001fc8:	00000028 	andeq	r0, r0, r8, lsr #32
20001fcc:	0000006e 	andeq	r0, r0, lr, rrx
20001fd0:	00000029 	andeq	r0, r0, r9, lsr #32

20001fd4 <n_start>:
20001fd4:	00000028 	andeq	r0, r0, r8, lsr #32
20001fd8:	0000001a 	andeq	r0, r0, sl, lsl r0
20001fdc:	00000028 	andeq	r0, r0, r8, lsr #32
20001fe0:	0000001b 	andeq	r0, r0, fp, lsl r0
20001fe4:	00000028 	andeq	r0, r0, r8, lsr #32
20001fe8:	0000001c 	andeq	r0, r0, ip, lsl r0
20001fec:	00000028 	andeq	r0, r0, r8, lsr #32
20001ff0:	0000001d 	andeq	r0, r0, sp, lsl r0
20001ff4:	00000028 	andeq	r0, r0, r8, lsr #32
20001ff8:	0000001e 	andeq	r0, r0, lr, lsl r0
20001ffc:	00000028 	andeq	r0, r0, r8, lsr #32
20002000:	0000001f 	andeq	r0, r0, pc, lsl r0
20002004:	00000028 	andeq	r0, r0, r8, lsr #32
20002008:	00000020 	andeq	r0, r0, r0, lsr #32
2000200c:	00000028 	andeq	r0, r0, r8, lsr #32
20002010:	00000021 	andeq	r0, r0, r1, lsr #32
20002014:	00000028 	andeq	r0, r0, r8, lsr #32
20002018:	00000022 	andeq	r0, r0, r2, lsr #32
2000201c:	00000028 	andeq	r0, r0, r8, lsr #32
20002020:	00000023 	andeq	r0, r0, r3, lsr #32
20002024:	00000028 	andeq	r0, r0, r8, lsr #32
20002028:	00000024 	andeq	r0, r0, r4, lsr #32
2000202c:	00000028 	andeq	r0, r0, r8, lsr #32
20002030:	00000025 	andeq	r0, r0, r5, lsr #32
20002034:	00000028 	andeq	r0, r0, r8, lsr #32
20002038:	00000026 	andeq	r0, r0, r6, lsr #32
2000203c:	00000028 	andeq	r0, r0, r8, lsr #32
20002040:	00000027 	andeq	r0, r0, r7, lsr #32
20002044:	00000028 	andeq	r0, r0, r8, lsr #32
20002048:	00000028 	andeq	r0, r0, r8, lsr #32
2000204c:	00000028 	andeq	r0, r0, r8, lsr #32
20002050:	00000029 	andeq	r0, r0, r9, lsr #32
20002054:	00000029 	andeq	r0, r0, r9, lsr #32
20002058:	0000001a 	andeq	r0, r0, sl, lsl r0
2000205c:	00000029 	andeq	r0, r0, r9, lsr #32
20002060:	0000001b 	andeq	r0, r0, fp, lsl r0
20002064:	00000029 	andeq	r0, r0, r9, lsr #32
20002068:	0000001c 	andeq	r0, r0, ip, lsl r0
2000206c:	00000029 	andeq	r0, r0, r9, lsr #32
20002070:	0000001d 	andeq	r0, r0, sp, lsl r0
20002074:	00000029 	andeq	r0, r0, r9, lsr #32
20002078:	0000001e 	andeq	r0, r0, lr, lsl r0
2000207c:	00000029 	andeq	r0, r0, r9, lsr #32
20002080:	0000001f 	andeq	r0, r0, pc, lsl r0
20002084:	00000029 	andeq	r0, r0, r9, lsr #32
20002088:	00000020 	andeq	r0, r0, r0, lsr #32
2000208c:	00000029 	andeq	r0, r0, r9, lsr #32
20002090:	00000021 	andeq	r0, r0, r1, lsr #32
20002094:	00000029 	andeq	r0, r0, r9, lsr #32
20002098:	00000022 	andeq	r0, r0, r2, lsr #32
2000209c:	00000029 	andeq	r0, r0, r9, lsr #32
200020a0:	00000023 	andeq	r0, r0, r3, lsr #32
200020a4:	00000029 	andeq	r0, r0, r9, lsr #32
200020a8:	00000024 	andeq	r0, r0, r4, lsr #32
200020ac:	00000029 	andeq	r0, r0, r9, lsr #32
200020b0:	00000025 	andeq	r0, r0, r5, lsr #32
200020b4:	00000029 	andeq	r0, r0, r9, lsr #32
200020b8:	00000026 	andeq	r0, r0, r6, lsr #32
200020bc:	00000029 	andeq	r0, r0, r9, lsr #32
200020c0:	00000027 	andeq	r0, r0, r7, lsr #32
200020c4:	00000029 	andeq	r0, r0, r9, lsr #32
200020c8:	00000028 	andeq	r0, r0, r8, lsr #32
200020cc:	00000029 	andeq	r0, r0, r9, lsr #32
200020d0:	00000029 	andeq	r0, r0, r9, lsr #32
200020d4:	0000002a 	andeq	r0, r0, sl, lsr #32
200020d8:	0000001a 	andeq	r0, r0, sl, lsl r0
200020dc:	0000002a 	andeq	r0, r0, sl, lsr #32
200020e0:	0000001b 	andeq	r0, r0, fp, lsl r0
200020e4:	0000002a 	andeq	r0, r0, sl, lsr #32
200020e8:	0000001c 	andeq	r0, r0, ip, lsl r0
200020ec:	0000002a 	andeq	r0, r0, sl, lsr #32
200020f0:	0000001d 	andeq	r0, r0, sp, lsl r0
200020f4:	0000002a 	andeq	r0, r0, sl, lsr #32
200020f8:	0000001e 	andeq	r0, r0, lr, lsl r0
200020fc:	0000002a 	andeq	r0, r0, sl, lsr #32
20002100:	0000001f 	andeq	r0, r0, pc, lsl r0
20002104:	0000002a 	andeq	r0, r0, sl, lsr #32
20002108:	00000020 	andeq	r0, r0, r0, lsr #32
2000210c:	0000002a 	andeq	r0, r0, sl, lsr #32
20002110:	00000021 	andeq	r0, r0, r1, lsr #32
20002114:	0000002a 	andeq	r0, r0, sl, lsr #32
20002118:	00000022 	andeq	r0, r0, r2, lsr #32
2000211c:	0000002a 	andeq	r0, r0, sl, lsr #32
20002120:	00000023 	andeq	r0, r0, r3, lsr #32
20002124:	0000002a 	andeq	r0, r0, sl, lsr #32
20002128:	00000024 	andeq	r0, r0, r4, lsr #32
2000212c:	0000002a 	andeq	r0, r0, sl, lsr #32
20002130:	00000025 	andeq	r0, r0, r5, lsr #32
20002134:	0000002a 	andeq	r0, r0, sl, lsr #32
20002138:	00000026 	andeq	r0, r0, r6, lsr #32
2000213c:	0000002a 	andeq	r0, r0, sl, lsr #32
20002140:	00000027 	andeq	r0, r0, r7, lsr #32
20002144:	0000002a 	andeq	r0, r0, sl, lsr #32
20002148:	00000028 	andeq	r0, r0, r8, lsr #32
2000214c:	0000002a 	andeq	r0, r0, sl, lsr #32
20002150:	00000029 	andeq	r0, r0, r9, lsr #32
20002154:	0000002b 	andeq	r0, r0, fp, lsr #32
20002158:	0000001a 	andeq	r0, r0, sl, lsl r0
2000215c:	0000002b 	andeq	r0, r0, fp, lsr #32
20002160:	0000001b 	andeq	r0, r0, fp, lsl r0
20002164:	0000002b 	andeq	r0, r0, fp, lsr #32
20002168:	0000001c 	andeq	r0, r0, ip, lsl r0
2000216c:	0000002c 	andeq	r0, r0, ip, lsr #32
20002170:	0000001c 	andeq	r0, r0, ip, lsl r0
20002174:	0000002c 	andeq	r0, r0, ip, lsr #32
20002178:	0000001d 	andeq	r0, r0, sp, lsl r0
2000217c:	0000002c 	andeq	r0, r0, ip, lsr #32
20002180:	0000001e 	andeq	r0, r0, lr, lsl r0
20002184:	0000002d 	andeq	r0, r0, sp, lsr #32
20002188:	0000001e 	andeq	r0, r0, lr, lsl r0
2000218c:	0000002d 	andeq	r0, r0, sp, lsr #32
20002190:	0000001f 	andeq	r0, r0, pc, lsl r0
20002194:	0000002d 	andeq	r0, r0, sp, lsr #32
20002198:	0000001e 	andeq	r0, r0, lr, lsl r0
2000219c:	0000002d 	andeq	r0, r0, sp, lsr #32
200021a0:	0000001f 	andeq	r0, r0, pc, lsl r0
200021a4:	0000002d 	andeq	r0, r0, sp, lsr #32
200021a8:	00000020 	andeq	r0, r0, r0, lsr #32
200021ac:	0000002e 	andeq	r0, r0, lr, lsr #32
200021b0:	00000020 	andeq	r0, r0, r0, lsr #32
200021b4:	0000002e 	andeq	r0, r0, lr, lsr #32
200021b8:	00000021 	andeq	r0, r0, r1, lsr #32
200021bc:	0000002e 	andeq	r0, r0, lr, lsr #32
200021c0:	00000022 	andeq	r0, r0, r2, lsr #32
200021c4:	0000002f 	andeq	r0, r0, pc, lsr #32
200021c8:	00000022 	andeq	r0, r0, r2, lsr #32
200021cc:	0000002f 	andeq	r0, r0, pc, lsr #32
200021d0:	00000023 	andeq	r0, r0, r3, lsr #32
200021d4:	0000002f 	andeq	r0, r0, pc, lsr #32
200021d8:	00000024 	andeq	r0, r0, r4, lsr #32
200021dc:	00000030 	andeq	r0, r0, r0, lsr r0
200021e0:	00000024 	andeq	r0, r0, r4, lsr #32
200021e4:	00000030 	andeq	r0, r0, r0, lsr r0
200021e8:	00000025 	andeq	r0, r0, r5, lsr #32
200021ec:	00000030 	andeq	r0, r0, r0, lsr r0
200021f0:	00000026 	andeq	r0, r0, r6, lsr #32
200021f4:	00000031 	andeq	r0, r0, r1, lsr r0
200021f8:	00000026 	andeq	r0, r0, r6, lsr #32
200021fc:	00000031 	andeq	r0, r0, r1, lsr r0
20002200:	00000027 	andeq	r0, r0, r7, lsr #32
20002204:	00000031 	andeq	r0, r0, r1, lsr r0
20002208:	00000028 	andeq	r0, r0, r8, lsr #32
2000220c:	00000032 	andeq	r0, r0, r2, lsr r0
20002210:	00000027 	andeq	r0, r0, r7, lsr #32
20002214:	00000032 	andeq	r0, r0, r2, lsr r0
20002218:	00000028 	andeq	r0, r0, r8, lsr #32
2000221c:	00000032 	andeq	r0, r0, r2, lsr r0
20002220:	00000029 	andeq	r0, r0, r9, lsr #32
20002224:	00000033 	andeq	r0, r0, r3, lsr r0
20002228:	0000001a 	andeq	r0, r0, sl, lsl r0
2000222c:	00000033 	andeq	r0, r0, r3, lsr r0
20002230:	0000001b 	andeq	r0, r0, fp, lsl r0
20002234:	00000033 	andeq	r0, r0, r3, lsr r0
20002238:	0000001c 	andeq	r0, r0, ip, lsl r0
2000223c:	00000033 	andeq	r0, r0, r3, lsr r0
20002240:	0000001d 	andeq	r0, r0, sp, lsl r0
20002244:	00000033 	andeq	r0, r0, r3, lsr r0
20002248:	0000001e 	andeq	r0, r0, lr, lsl r0
2000224c:	00000034 	andeq	r0, r0, r4, lsr r0
20002250:	0000001f 	andeq	r0, r0, pc, lsl r0
20002254:	00000033 	andeq	r0, r0, r3, lsr r0
20002258:	00000020 	andeq	r0, r0, r0, lsr #32
2000225c:	00000033 	andeq	r0, r0, r3, lsr r0
20002260:	00000021 	andeq	r0, r0, r1, lsr #32
20002264:	00000033 	andeq	r0, r0, r3, lsr r0
20002268:	00000022 	andeq	r0, r0, r2, lsr #32
2000226c:	00000033 	andeq	r0, r0, r3, lsr r0
20002270:	00000023 	andeq	r0, r0, r3, lsr #32
20002274:	00000033 	andeq	r0, r0, r3, lsr r0
20002278:	00000024 	andeq	r0, r0, r4, lsr #32
2000227c:	00000033 	andeq	r0, r0, r3, lsr r0
20002280:	00000025 	andeq	r0, r0, r5, lsr #32
20002284:	00000033 	andeq	r0, r0, r3, lsr r0
20002288:	00000026 	andeq	r0, r0, r6, lsr #32
2000228c:	00000033 	andeq	r0, r0, r3, lsr r0
20002290:	00000027 	andeq	r0, r0, r7, lsr #32
20002294:	00000033 	andeq	r0, r0, r3, lsr r0
20002298:	00000028 	andeq	r0, r0, r8, lsr #32
2000229c:	00000033 	andeq	r0, r0, r3, lsr r0
200022a0:	00000029 	andeq	r0, r0, r9, lsr #32
200022a4:	00000034 	andeq	r0, r0, r4, lsr r0
200022a8:	0000001a 	andeq	r0, r0, sl, lsl r0
200022ac:	00000034 	andeq	r0, r0, r4, lsr r0
200022b0:	0000001b 	andeq	r0, r0, fp, lsl r0
200022b4:	00000034 	andeq	r0, r0, r4, lsr r0
200022b8:	0000001c 	andeq	r0, r0, ip, lsl r0
200022bc:	00000034 	andeq	r0, r0, r4, lsr r0
200022c0:	0000001d 	andeq	r0, r0, sp, lsl r0
200022c4:	00000034 	andeq	r0, r0, r4, lsr r0
200022c8:	0000001e 	andeq	r0, r0, lr, lsl r0
200022cc:	00000034 	andeq	r0, r0, r4, lsr r0
200022d0:	0000001f 	andeq	r0, r0, pc, lsl r0
200022d4:	00000034 	andeq	r0, r0, r4, lsr r0
200022d8:	00000020 	andeq	r0, r0, r0, lsr #32
200022dc:	00000034 	andeq	r0, r0, r4, lsr r0
200022e0:	00000021 	andeq	r0, r0, r1, lsr #32
200022e4:	00000034 	andeq	r0, r0, r4, lsr r0
200022e8:	00000022 	andeq	r0, r0, r2, lsr #32
200022ec:	00000034 	andeq	r0, r0, r4, lsr r0
200022f0:	00000023 	andeq	r0, r0, r3, lsr #32
200022f4:	00000034 	andeq	r0, r0, r4, lsr r0
200022f8:	00000024 	andeq	r0, r0, r4, lsr #32
200022fc:	00000034 	andeq	r0, r0, r4, lsr r0
20002300:	00000025 	andeq	r0, r0, r5, lsr #32
20002304:	00000034 	andeq	r0, r0, r4, lsr r0
20002308:	00000026 	andeq	r0, r0, r6, lsr #32
2000230c:	00000034 	andeq	r0, r0, r4, lsr r0
20002310:	00000027 	andeq	r0, r0, r7, lsr #32
20002314:	00000034 	andeq	r0, r0, r4, lsr r0
20002318:	00000028 	andeq	r0, r0, r8, lsr #32
2000231c:	00000034 	andeq	r0, r0, r4, lsr r0
20002320:	00000029 	andeq	r0, r0, r9, lsr #32
20002324:	00000035 	andeq	r0, r0, r5, lsr r0
20002328:	0000001a 	andeq	r0, r0, sl, lsl r0
2000232c:	00000035 	andeq	r0, r0, r5, lsr r0
20002330:	0000001b 	andeq	r0, r0, fp, lsl r0
20002334:	00000035 	andeq	r0, r0, r5, lsr r0
20002338:	0000001c 	andeq	r0, r0, ip, lsl r0
2000233c:	00000035 	andeq	r0, r0, r5, lsr r0
20002340:	0000001d 	andeq	r0, r0, sp, lsl r0
20002344:	00000035 	andeq	r0, r0, r5, lsr r0
20002348:	0000001e 	andeq	r0, r0, lr, lsl r0
2000234c:	00000035 	andeq	r0, r0, r5, lsr r0
20002350:	0000001f 	andeq	r0, r0, pc, lsl r0
20002354:	00000035 	andeq	r0, r0, r5, lsr r0
20002358:	00000020 	andeq	r0, r0, r0, lsr #32
2000235c:	00000035 	andeq	r0, r0, r5, lsr r0
20002360:	00000021 	andeq	r0, r0, r1, lsr #32
20002364:	00000035 	andeq	r0, r0, r5, lsr r0
20002368:	00000022 	andeq	r0, r0, r2, lsr #32
2000236c:	00000035 	andeq	r0, r0, r5, lsr r0
20002370:	00000023 	andeq	r0, r0, r3, lsr #32
20002374:	00000035 	andeq	r0, r0, r5, lsr r0
20002378:	00000024 	andeq	r0, r0, r4, lsr #32
2000237c:	00000035 	andeq	r0, r0, r5, lsr r0
20002380:	00000025 	andeq	r0, r0, r5, lsr #32
20002384:	00000035 	andeq	r0, r0, r5, lsr r0
20002388:	00000026 	andeq	r0, r0, r6, lsr #32
2000238c:	00000035 	andeq	r0, r0, r5, lsr r0
20002390:	00000027 	andeq	r0, r0, r7, lsr #32
20002394:	00000035 	andeq	r0, r0, r5, lsr r0
20002398:	00000028 	andeq	r0, r0, r8, lsr #32
2000239c:	00000035 	andeq	r0, r0, r5, lsr r0
200023a0:	00000029 	andeq	r0, r0, r9, lsr #32
200023a4:	20000228 	andcs	r0, r0, r8, lsr #4
200023a8:	20000208 	andcs	r0, r0, r8, lsl #4
200023ac:	20000210 	andcs	r0, r0, r0, lsl r2
200023b0:	20000218 	andcs	r0, r0, r8, lsl r2
200023b4:	20000220 	andcs	r0, r0, r0, lsr #4
200023b8:	0a030201 	beq	200c2bc4 <n_start+0xc0bf0>
200023bc:	0b060504 	bleq	201837d4 <n_start+0x181800>
200023c0:	0c090807 	stceq	8, cr0, [r9], {7}
200023c4:	0d0f000e 	stceq	0, cr0, [pc, #-56]	; 20002394 <n_start+0x3c0>
200023c8:	65746145 	ldrbvs	r6, [r4, #-325]!	; 0xfffffebb
200023cc:	7061206e 	rsbvc	r2, r1, lr, rrx
200023d0:	73656c70 	cmnvc	r5, #112, 24	; 0x7000
200023d4:	0000203a 	andeq	r2, r0, sl, lsr r0
200023d8:	656d6147 	strbvs	r6, [sp, #-327]!	; 0xfffffeb9
200023dc:	65764f20 	ldrbvs	r4, [r6, #-3872]!	; 0xfffff0e0
200023e0:	00002172 	andeq	r2, r0, r2, ror r1
200023e4:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
200023e8:	6d616720 	stclvs	7, cr6, [r1, #-128]!	; 0xffffff80
200023ec:	28203f65 	stmdacs	r0!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp}
200023f0:	29302f31 	ldmdbcs	r0!, {r0, r4, r5, r8, r9, sl, fp, sp}
200023f4:	00000000 	andeq	r0, r0, r0
200023f8:	20656553 	rsbcs	r6, r5, r3, asr r5
200023fc:	20756f79 	rsbscs	r6, r5, r9, ror pc
20002400:	7478656e 	ldrbtvc	r6, [r8], #-1390	; 0xfffffa92
20002404:	6d697420 	cfstrdvs	mvd7, [r9, #-128]!	; 0xffffff80
20002408:	00002165 	andeq	r2, r0, r5, ror #2

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0000013c 	andeq	r0, r0, ip, lsr r1
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	0000180c 	andeq	r1, r0, ip, lsl #16
  14:	0000a400 	andeq	sl, r0, r0, lsl #8
  18:	00001000 	andeq	r1, r0, r0
  1c:	00006a20 	andeq	r6, r0, r0, lsr #20
  20:	00000000 	andeq	r0, r0, r0
  24:	011a0200 	tsteq	sl, r0, lsl #4
  28:	00d60905 	sbcseq	r0, r6, r5, lsl #18
  2c:	73030000 	movwvc	r0, #12288	; 0x3000
  30:	06010072 			; <UNDEFINED> instruction: 0x06010072
  34:	0000dd1a 	andeq	sp, r0, sl, lsl sp
  38:	06040000 	streq	r0, [r4], -r0
  3c:	01000000 	mrseq	r0, (UNDEF: 0)
  40:	00dd1a07 	sbcseq	r1, sp, r7, lsl #20
  44:	03020000 	movweq	r0, #8192	; 0x2000
  48:	01007264 	tsteq	r0, r4, ror #4
  4c:	00dd1a08 	sbcseq	r1, sp, r8, lsl #20
  50:	04040000 	streq	r0, [r4], #-0
  54:	00000092 	muleq	r0, r2, r0
  58:	dd1a0901 	vldrle.16	s0, [sl, #-2]	; <UNPREDICTABLE>
  5c:	06000000 	streq	r0, [r0], -r0
  60:	72726203 	rsbsvc	r6, r2, #805306368	; 0x30000000
  64:	1a0a0100 	bne	28046c <startup-0x1fd7fb94>
  68:	000000dd 	ldrdeq	r0, [r0], -sp
  6c:	009b0408 	addseq	r0, fp, r8, lsl #8
  70:	0b010000 	bleq	40078 <startup-0x1ffbff88>
  74:	0000dd1a 	andeq	sp, r0, sl, lsl sp
  78:	63030a00 	movwvs	r0, #14848	; 0x3a00
  7c:	01003172 	tsteq	r0, r2, ror r1
  80:	00dd1a0c 	sbcseq	r1, sp, ip, lsl #20
  84:	040c0000 	streq	r0, [ip], #-0
  88:	0000000f 	andeq	r0, r0, pc
  8c:	dd1a0d01 	ldcle	13, cr0, [sl, #-4]
  90:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
  94:	32726303 	rsbscc	r6, r2, #201326592	; 0xc000000
  98:	1a0e0100 	bne	3804a0 <startup-0x1fc7fb60>
  9c:	000000dd 	ldrdeq	r0, [r0], -sp
  a0:	00cd0410 	sbceq	r0, sp, r0, lsl r4
  a4:	0f010000 	svceq	0x00010000
  a8:	0000dd1a 	andeq	sp, r0, sl, lsl sp
  ac:	63031200 	movwvs	r1, #12800	; 0x3200
  b0:	01003372 	tsteq	r0, r2, ror r3
  b4:	00dd1a10 	sbcseq	r1, sp, r0, lsl sl
  b8:	04140000 	ldreq	r0, [r4], #-0
  bc:	000000d6 	ldrdeq	r0, [r0], -r6
  c0:	dd1a1101 	ldfles	f1, [sl, #-4]
  c4:	16000000 	strne	r0, [r0], -r0
  c8:	0000f204 	andeq	pc, r0, r4, lsl #4
  cc:	1a120100 	bne	4804d4 <startup-0x1fb7fb2c>
  d0:	000000dd 	ldrdeq	r0, [r0], -sp
  d4:	02050018 	andeq	r0, r5, #24
  d8:	0000df07 	andeq	sp, r0, r7, lsl #30
  dc:	00d60600 	sbcseq	r0, r6, r0, lsl #12
  e0:	00070000 	andeq	r0, r7, r0
  e4:	01000000 	mrseq	r0, (UNDEF: 0)
  e8:	00250313 	eoreq	r0, r5, r3, lsl r3
  ec:	f7080000 			; <UNDEFINED> instruction: 0xf7080000
  f0:	01000000 	mrseq	r0, (UNDEF: 0)
  f4:	00500621 	subseq	r0, r0, r1, lsr #12
  f8:	002a2000 	eoreq	r2, sl, r0
  fc:	9c010000 	stcls	0, cr0, [r1], {-0}
 100:	00000112 	andeq	r0, r0, r2, lsl r1
 104:	01007309 	tsteq	r0, r9, lsl #6
 108:	01121221 	tsteq	r2, r1, lsr #4
 10c:	91020000 	mrsls	r0, (UNDEF: 2)
 110:	040a0074 	streq	r0, [sl], #-116	; 0xffffff8c
 114:	00000118 	andeq	r0, r0, r8, lsl r1
 118:	a9080105 	stmdbge	r8, {r0, r2, r8}
 11c:	0b000002 	bleq	12c <startup-0x1ffffed4>
 120:	000000fd 	strdeq	r0, [r0], -sp
 124:	100d1701 	andne	r1, sp, r1, lsl #14
 128:	40200000 	eormi	r0, r0, r0
 12c:	01000000 	mrseq	r0, (UNDEF: 0)
 130:	0063099c 	mlseq	r3, ip, r9, r0
 134:	181d1701 	ldmdane	sp, {r0, r8, r9, sl, ip}
 138:	02000001 	andeq	r0, r0, #1
 13c:	00007791 	muleq	r0, r1, r7
 140:	00000a03 	andeq	r0, r0, r3, lsl #20
 144:	00b40004 	adcseq	r0, r4, r4
 148:	01040000 	mrseq	r0, (UNDEF: 4)
 14c:	00000020 	andeq	r0, r0, r0, lsr #32
 150:	0003530c 	andeq	r5, r3, ip, lsl #6
 154:	0000a400 	andeq	sl, r0, r0, lsl #8
 158:	00007c00 	andeq	r7, r0, r0, lsl #24
 15c:	000c4020 	andeq	r4, ip, r0, lsr #32
 160:	00007600 	andeq	r7, r0, r0, lsl #12
 164:	01080200 	mrseq	r0, R8_fiq
 168:	0045092b 	subeq	r0, r5, fp, lsr #18
 16c:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
 170:	062d0100 	strteq	r0, [sp], -r0, lsl #2
 174:	00000045 	andeq	r0, r0, r5, asr #32
 178:	00790300 	rsbseq	r0, r9, r0, lsl #6
 17c:	45082d01 	strmi	r2, [r8, #-3329]	; 0xfffff2ff
 180:	04000000 	streq	r0, [r0], #-0
 184:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
 188:	00746e69 	rsbseq	r6, r4, r9, ror #28
 18c:	0001e005 	andeq	lr, r1, r5
 190:	032e0100 			; <UNDEFINED> instruction: 0x032e0100
 194:	00000025 	andeq	r0, r0, r5, lsr #32
 198:	00030706 	andeq	r0, r3, r6, lsl #14
 19c:	30010800 	andcc	r0, r1, r0, lsl #16
 1a0:	00008010 	andeq	r8, r0, r0, lsl r0
 1a4:	01080700 	tsteq	r8, r0, lsl #14
 1a8:	32010000 	andcc	r0, r1, #0
 1ac:	00004506 	andeq	r4, r0, r6, lsl #10
 1b0:	e6070000 	str	r0, [r7], -r0
 1b4:	01000001 	tsteq	r0, r1
 1b8:	00450c32 	subeq	r0, r5, r2, lsr ip
 1bc:	00040000 	andeq	r0, r4, r0
 1c0:	00039105 	andeq	r9, r3, r5, lsl #2
 1c4:	03330100 	teqeq	r3, #0, 2
 1c8:	00000058 	andeq	r0, r0, r8, asr r0
 1cc:	35010802 	strcc	r0, [r1, #-2050]	; 0xfffff7fe
 1d0:	0000ac09 	andeq	sl, r0, r9, lsl #24
 1d4:	00780300 	rsbseq	r0, r8, r0, lsl #6
 1d8:	45093601 	strmi	r3, [r9, #-1537]	; 0xfffff9ff
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	01007903 	tsteq	r0, r3, lsl #18
 1e4:	00450c36 	subeq	r0, r5, r6, lsr ip
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00035a05 	andeq	r5, r3, r5, lsl #20
 1f0:	03370100 	teqeq	r7, #0, 2
 1f4:	0000008c 	andeq	r0, r0, ip, lsl #1
 1f8:	de010708 	cdple	7, 0, cr0, cr1, cr8, {0}
 1fc:	01000000 	mrseq	r0, (UNDEF: 0)
 200:	00de0e39 	sbcseq	r0, lr, r9, lsr lr
 204:	55090000 	strpl	r0, [r9, #-0]
 208:	0a000050 	beq	350 <startup-0x1ffffcb0>
 20c:	00000116 	andeq	r0, r0, r6, lsl r1
 210:	030c0a01 	movweq	r0, #51713	; 0xca01
 214:	0a020000 	beq	8021c <startup-0x1ff7fde4>
 218:	00000229 	andeq	r0, r0, r9, lsr #4
 21c:	010b0003 	tsteq	fp, r3
 220:	0002a008 	andeq	sl, r2, r8
 224:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
 228:	3b010000 	blcc	40230 <startup-0x1ffbfdd0>
 22c:	0000b803 	andeq	fp, r0, r3, lsl #16
 230:	00080c00 	andeq	r0, r8, r0, lsl #24
 234:	3e010001 	cdpcc	0, 0, cr0, cr1, cr1, {0}
 238:	00012b09 	andeq	r2, r1, r9, lsl #22
 23c:	031d0700 	tsteq	sp, #0, 14
 240:	3f010000 	svccc	0x00010000
 244:	00012b0c 	andeq	r2, r1, ip, lsl #22
 248:	710d0000 	mrsvc	r0, (UNDEF: 13)
 24c:	01000002 	tsteq	r0, r2
 250:	00450940 	subeq	r0, r5, r0, asr #18
 254:	00000000 	andeq	r0, r0, r0
 258:	640e0001 	strvs	r0, [lr], #-1
 25c:	01007269 	tsteq	r0, r9, ror #4
 260:	00e50b41 	rsceq	r0, r5, r1, asr #22
 264:	00040000 	andeq	r0, r4, r0
 268:	0f000001 	svceq	0x00000001
 26c:	00000080 	andeq	r0, r0, r0, lsl #1
 270:	0000013c 	andeq	r0, r0, ip, lsr r1
 274:	00013c10 	andeq	r3, r1, r0, lsl ip
 278:	001fff00 	andseq	pc, pc, r0, lsl #30
 27c:	e507040b 	str	r0, [r7, #-1035]	; 0xfffffbf5
 280:	05000000 	streq	r0, [r0, #-0]
 284:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
 288:	f1034201 			; <UNDEFINED> instruction: 0xf1034201
 28c:	11000000 	mrsne	r0, (UNDEF: 0)
 290:	0000028d 	andeq	r0, r0, sp, lsl #5
 294:	45054501 	strmi	r4, [r5, #-1281]	; 0xfffffaff
 298:	05000000 	streq	r0, [r0, #-0]
 29c:	000cd403 	andeq	sp, ip, r3, lsl #8
 2a0:	022e1120 	eoreq	r1, lr, #32, 2
 2a4:	46010000 	strmi	r0, [r1], -r0
 2a8:	00017306 	andeq	r7, r1, r6, lsl #6
 2ac:	d8030500 	stmdale	r3, {r8, sl}
 2b0:	0b20000c 	bleq	8002e8 <startup-0x1f7ffd18>
 2b4:	02a90801 	adceq	r0, r9, #65536	; 0x10000
 2b8:	1e110000 	cdpne	0, 1, cr0, cr1, cr0, {0}
 2bc:	01000004 	tsteq	r0, r4
 2c0:	01730647 	cmneq	r3, r7, asr #12
 2c4:	03050000 	movweq	r0, #20480	; 0x5000
 2c8:	20000cd9 	ldrdcs	r0, [r0], -r9
 2cc:	00004c0f 	andeq	r4, r0, pc, lsl #24
 2d0:	00019c00 	andeq	r9, r1, r0, lsl #24
 2d4:	013c1200 	teqeq	ip, r0, lsl #4
 2d8:	000f0000 	andeq	r0, pc, r0
 2dc:	00017d11 	andeq	r7, r1, r1, lsl sp
 2e0:	07480100 	strbeq	r0, [r8, -r0, lsl #2]
 2e4:	0000018c 	andeq	r0, r0, ip, lsl #3
 2e8:	0cdc0305 	ldcleq	3, cr0, [ip], {5}
 2ec:	4c0f2000 	stcmi	0, cr2, [pc], {-0}
 2f0:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
 2f4:	12000001 	andne	r0, r0, #1
 2f8:	0000013c 	andeq	r0, r0, ip, lsr r1
 2fc:	9f110014 	svcls	0x00110014
 300:	01000001 	tsteq	r0, r1
 304:	01ae0749 			; <UNDEFINED> instruction: 0x01ae0749
 308:	03050000 	movweq	r0, #20480	; 0x5000
 30c:	20000d5c 	andcs	r0, r0, ip, asr sp
 310:	00004c0f 	andeq	r4, r0, pc, lsl #24
 314:	0001e100 	andeq	lr, r1, r0, lsl #2
 318:	013c1000 	teqeq	ip, r0
 31c:	02390000 	eorseq	r0, r9, #0
 320:	03781100 	cmneq	r8, #0, 2
 324:	4a010000 	bmi	4032c <startup-0x1ffbfcd4>
 328:	0001d007 	andeq	sp, r1, r7
 32c:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
 330:	0f20000e 	svceq	0x0020000e
 334:	0000004c 	andeq	r0, r0, ip, asr #32
 338:	00000203 	andeq	r0, r0, r3, lsl #4
 33c:	00013c12 	andeq	r3, r1, r2, lsl ip
 340:	11007900 	tstne	r0, r0, lsl #18
 344:	0000012d 	andeq	r0, r0, sp, lsr #2
 348:	f3074c01 			; <UNDEFINED> instruction: 0xf3074c01
 34c:	05000001 	streq	r0, [r0, #-1]
 350:	001fd403 	andseq	sp, pc, r3, lsl #8
 354:	01621320 	cmneq	r2, r0, lsr #6
 358:	2a010000 	bcs	40360 <startup-0x1ffbfca0>
 35c:	0c900602 	ldceq	6, cr0, [r0], {2}
 360:	002c2000 	eoreq	r2, ip, r0
 364:	9c010000 	stcls	0, cr0, [r1], {-0}
 368:	00039814 	andeq	r9, r3, r4, lsl r8
 36c:	021d0100 	andseq	r0, sp, #0, 2
 370:	00004505 	andeq	r4, r0, r5, lsl #10
 374:	000c5800 	andeq	r5, ip, r0, lsl #16
 378:	00003820 	andeq	r3, r0, r0, lsr #16
 37c:	5e9c0100 	fmlple	f0, f4, f0
 380:	15000002 	strne	r0, [r0, #-2]
 384:	20000c66 	andcs	r0, r0, r6, ror #24
 388:	0000001e 	andeq	r0, r0, lr, lsl r0
 38c:	00013516 	andeq	r3, r1, r6, lsl r5
 390:	02220100 	eoreq	r0, r2, #0, 2
 394:	00017308 	andeq	r7, r1, r8, lsl #6
 398:	6f910200 	svcvs	0x00910200
 39c:	c8170000 	ldmdagt	r7, {}	; <UNPREDICTABLE>
 3a0:	01000001 	tsteq	r0, r1
 3a4:	600601fb 	strdvs	r0, [r6], -fp
 3a8:	f820000b 			; <UNDEFINED> instruction: 0xf820000b
 3ac:	01000000 	mrseq	r0, (UNDEF: 0)
 3b0:	0002d09c 	muleq	r2, ip, r0
 3b4:	03e71600 	mvneq	r1, #0, 12
 3b8:	00010000 	andeq	r0, r1, r0
 3bc:	02d00702 	sbcseq	r0, r0, #524288	; 0x80000
 3c0:	91020000 	mrsls	r0, (UNDEF: 2)
 3c4:	0172166f 	cmneq	r2, pc, ror #12
 3c8:	01010000 	mrseq	r0, (UNDEF: 1)
 3cc:	01430a02 	cmpeq	r3, r2, lsl #20
 3d0:	91040000 	mrsls	r0, (UNDEF: 4)
 3d4:	187bffe4 	ldmdane	fp!, {r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
 3d8:	00000202 	andeq	r0, r0, r2, lsl #4
 3dc:	02020301 	andeq	r0, r2, #67108864	; 0x4000000
 3e0:	00000045 	andeq	r0, r0, r5, asr #32
 3e4:	000002aa 	andeq	r0, r0, sl, lsr #5
 3e8:	8a180019 	bhi	600454 <startup-0x1f9ffbac>
 3ec:	01000001 	tsteq	r0, r1
 3f0:	450201f3 	strmi	r0, [r2, #-499]	; 0xfffffe0d
 3f4:	bd000000 	stclt	0, cr0, [r0, #-0]
 3f8:	19000002 	stmdbne	r0, {r1}
 3fc:	038b1600 	orreq	r1, fp, #0, 12
 400:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
 404:	00ac0a02 	adceq	r0, ip, r2, lsl #20
 408:	91040000 	mrsls	r0, (UNDEF: 4)
 40c:	007bffdc 	ldrsbteq	pc, [fp], #-252	; 0xffffff04	; <UNPREDICTABLE>
 410:	ea02010b 	b	80844 <startup-0x1ff7f7bc>
 414:	17000002 	strne	r0, [r0, -r2]
 418:	000001f7 	strdeq	r0, [r0], -r7
 41c:	0601f101 	streq	pc, [r1], -r1, lsl #2
 420:	20000b10 	andcs	r0, r0, r0, lsl fp
 424:	00000050 	andeq	r0, r0, r0, asr r0
 428:	03339c01 	teqeq	r3, #256	; 0x100
 42c:	8a180000 	bhi	600434 <startup-0x1f9ffbcc>
 430:	01000001 	tsteq	r0, r1
 434:	450201f3 	strmi	r0, [r2, #-499]	; 0xfffffe0d
 438:	01000000 	mrseq	r0, (UNDEF: 0)
 43c:	19000003 	stmdbne	r0, {r0, r1}
 440:	0b1a1500 	bleq	685848 <startup-0x1f97a7b8>
 444:	00302000 	eorseq	r2, r0, r0
 448:	691a0000 	ldmdbvs	sl, {}	; <UNPREDICTABLE>
 44c:	01f40100 	mvnseq	r0, r0, lsl #2
 450:	0000450b 	andeq	r4, r0, fp, lsl #10
 454:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 458:	000b2015 	andeq	r2, fp, r5, lsl r0
 45c:	00001a20 	andeq	r1, r0, r0, lsr #20
 460:	02351b00 	eorseq	r1, r5, #0, 22
 464:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 468:	00450501 	subeq	r0, r5, r1, lsl #10
 46c:	00190000 	andseq	r0, r9, r0
 470:	17000000 	strne	r0, [r0, -r0]
 474:	00000409 	andeq	r0, r0, r9, lsl #8
 478:	0601e601 	streq	lr, [r1], -r1, lsl #12
 47c:	20000ad6 	ldrdcs	r0, [r0], -r6
 480:	0000003a 	andeq	r0, r0, sl, lsr r0
 484:	03699c01 	cmneq	r9, #256	; 0x100
 488:	0f1c0000 	svceq	0x001c0000
 48c:	01000004 	tsteq	r0, r4
 490:	691601e6 	ldmdbvs	r6, {r1, r2, r5, r6, r7, r8}
 494:	02000003 	andeq	r0, r0, #3
 498:	731a6c91 	tstvc	sl, #37120	; 0x9100
 49c:	01e90100 	mvneq	r0, r0, lsl #2
 4a0:	00036908 	andeq	r6, r3, r8, lsl #18
 4a4:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 4a8:	73041d00 	movwvc	r1, #19712	; 0x4d00
 4ac:	17000001 	strne	r0, [r0, -r1]
 4b0:	00000414 	andeq	r0, r0, r4, lsl r4
 4b4:	0601e001 	streq	lr, [r1], -r1
 4b8:	20000ab0 			; <UNDEFINED> instruction: 0x20000ab0
 4bc:	00000026 	andeq	r0, r0, r6, lsr #32
 4c0:	03a79c01 			; <UNDEFINED> instruction: 0x03a79c01
 4c4:	721c0000 	andsvc	r0, ip, #0
 4c8:	01000001 	tsteq	r0, r1
 4cc:	a71901e0 	ldrge	r0, [r9, -r0, ror #3]
 4d0:	02000003 	andeq	r0, r0, #3
 4d4:	8b1c7491 	blhi	71d720 <startup-0x1f8e28e0>
 4d8:	01000003 	tsteq	r0, r3
 4dc:	ad2901e0 	stfges	f0, [r9, #-896]!	; 0xfffffc80
 4e0:	02000003 	andeq	r0, r0, #3
 4e4:	1d007091 	stcne	0, cr7, [r0, #-580]	; 0xfffffdbc
 4e8:	00014304 	andeq	r4, r1, r4, lsl #6
 4ec:	ac041d00 	stcge	13, cr1, [r4], {-0}
 4f0:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
 4f4:	000002f6 	strdeq	r0, [r0], -r6
 4f8:	0601cf01 	streq	ip, [r1], -r1, lsl #30
 4fc:	20000a48 	andcs	r0, r0, r8, asr #20
 500:	00000068 	andeq	r0, r0, r8, rrx
 504:	6d1f9c01 	ldcvs	12, cr9, [pc, #-4]	; 508 <startup-0x1ffffaf8>
 508:	01000003 	tsteq	r0, r3
 50c:	080601c5 	stmdaeq	r6, {r0, r2, r6, r7, r8}
 510:	4020000a 	eormi	r0, r0, sl
 514:	01000000 	mrseq	r0, (UNDEF: 0)
 518:	0003ee9c 	muleq	r3, ip, lr
 51c:	01721c00 	cmneq	r2, r0, lsl #24
 520:	c5010000 	strgt	r0, [r1, #-0]
 524:	03a71a01 			; <UNDEFINED> instruction: 0x03a71a01
 528:	91020000 	mrsls	r0, (UNDEF: 2)
 52c:	d1200074 			; <UNDEFINED> instruction: 0xd1200074
 530:	01000001 	tsteq	r0, r1
 534:	d00601be 			; <UNDEFINED> instruction: 0xd00601be
 538:	d2000002 	andle	r0, r0, #2
 53c:	36200009 	strtcc	r0, [r0], -r9
 540:	01000000 	mrseq	r0, (UNDEF: 0)
 544:	00041a9c 	muleq	r4, ip, sl
 548:	01721c00 	cmneq	r2, r0, lsl #24
 54c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
 550:	03a71e01 			; <UNDEFINED> instruction: 0x03a71e01
 554:	91020000 	mrsls	r0, (UNDEF: 2)
 558:	44200074 	strtmi	r0, [r0], #-116	; 0xffffff8c
 55c:	01000003 	tsteq	r0, r3
 560:	d00601ae 	andle	r0, r6, lr, lsr #3
 564:	72000002 	andvc	r0, r0, #2
 568:	60200009 	eorvs	r0, r0, r9
 56c:	01000000 	mrseq	r0, (UNDEF: 0)
 570:	00045e9c 	muleq	r4, ip, lr
 574:	01721c00 	cmneq	r2, r0, lsl #24
 578:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
 57c:	03a71e01 			; <UNDEFINED> instruction: 0x03a71e01
 580:	91020000 	mrsls	r0, (UNDEF: 2)
 584:	0986156c 	stmibeq	r6, {r2, r3, r5, r6, r8, sl, ip}
 588:	00422000 	subeq	r2, r2, r0
 58c:	691a0000 	ldmdbvs	sl, {}	; <UNPREDICTABLE>
 590:	01b20100 			; <UNDEFINED> instruction: 0x01b20100
 594:	00004512 	andeq	r4, r0, r2, lsl r5
 598:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 59c:	bb140000 	bllt	5005a4 <startup-0x1faffa5c>
 5a0:	01000002 	tsteq	r0, r2
 5a4:	d006019f 	mulle	r6, pc, r1	; <UNPREDICTABLE>
 5a8:	e4000002 	str	r0, [r0], #-2
 5ac:	8e200008 	cdphi	0, 2, cr0, cr0, cr8, {0}
 5b0:	01000000 	mrseq	r0, (UNDEF: 0)
 5b4:	0004b49c 	muleq	r4, ip, r4
 5b8:	038b1c00 	orreq	r1, fp, #0, 24
 5bc:	9f010000 	svcls	0x00010000
 5c0:	03ad1f01 			; <UNDEFINED> instruction: 0x03ad1f01
 5c4:	91020000 	mrsls	r0, (UNDEF: 2)
 5c8:	01721c6c 	cmneq	r2, ip, ror #24
 5cc:	9f010000 	svcls	0x00010000
 5d0:	03a72f01 			; <UNDEFINED> instruction: 0x03a72f01
 5d4:	91020000 	mrsls	r0, (UNDEF: 2)
 5d8:	09261568 	stmdbeq	r6!, {r3, r5, r6, r8, sl, ip}
 5dc:	00422000 	subeq	r2, r2, r0
 5e0:	6e1a0000 	cdpvs	0, 1, cr0, cr10, cr0, {0}
 5e4:	01007765 	tsteq	r0, r5, ror #14
 5e8:	450d01a6 	strmi	r0, [sp, #-422]	; 0xfffffe5a
 5ec:	02000000 	andeq	r0, r0, #0
 5f0:	00007491 	muleq	r0, r1, r4
 5f4:	0001ac1f 	andeq	sl, r1, pc, lsl ip
 5f8:	01850100 	orreq	r0, r5, r0, lsl #2
 5fc:	00084406 	andeq	r4, r8, r6, lsl #8
 600:	0000a020 	andeq	sl, r0, r0, lsr #32
 604:	f49c0100 			; <UNDEFINED> instruction: 0xf49c0100
 608:	1c000004 	stcne	0, cr0, [r0], {4}
 60c:	00000172 	andeq	r0, r0, r2, ror r1
 610:	1a018501 	bne	61a1c <startup-0x1ff9e5e4>
 614:	000003a7 	andeq	r0, r0, r7, lsr #7
 618:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
 61c:	2000084c 	andcs	r0, r0, ip, asr #16
 620:	00000044 	andeq	r0, r0, r4, asr #32
 624:	0100691a 	tsteq	r0, sl, lsl r9
 628:	450e0187 	strmi	r0, [lr, #-391]	; 0xfffffe79
 62c:	02000000 	andeq	r0, r0, #0
 630:	00007491 	muleq	r0, r1, r4
 634:	00036217 	andeq	r6, r3, r7, lsl r2
 638:	016d0100 	cmneq	sp, r0, lsl #2
 63c:	0007a406 	andeq	sl, r7, r6, lsl #8
 640:	0000a020 	andeq	sl, r0, r0, lsr #32
 644:	2c9c0100 	ldfcss	f0, [ip], {0}
 648:	1c000005 	stcne	0, cr0, [r0], {5}
 64c:	00000172 	andeq	r0, r0, r2, ror r1
 650:	1a016d01 	bne	5ba5c <startup-0x1ffa45a4>
 654:	000003a7 	andeq	r0, r0, r7, lsr #7
 658:	16649102 	strbtne	r9, [r4], -r2, lsl #2
 65c:	00000135 	andeq	r0, r0, r5, lsr r1
 660:	07017101 	streq	r7, [r1, -r1, lsl #2]
 664:	00000173 	andeq	r0, r0, r3, ror r1
 668:	006f9102 	rsbeq	r9, pc, r2, lsl #2
 66c:	0002141f 	andeq	r1, r2, pc, lsl r4
 670:	015a0100 	cmpeq	sl, r0, lsl #2
 674:	0006c806 	andeq	ip, r6, r6, lsl #16
 678:	0000dc20 	andeq	sp, r0, r0, lsr #24
 67c:	ac9c0100 	ldfges	f0, [ip], {0}
 680:	1c000005 	stcne	0, cr0, [r0], {5}
 684:	0000038b 	andeq	r0, r0, fp, lsl #7
 688:	19015a01 	stmdbne	r1, {r0, r9, fp, ip, lr}
 68c:	000003ad 	andeq	r0, r0, sp, lsr #7
 690:	1c649102 	stfnep	f1, [r4], #-8
 694:	00000172 	andeq	r0, r0, r2, ror r1
 698:	29015a01 	stmdbcs	r1, {r0, r9, fp, ip, lr}
 69c:	000003a7 	andeq	r0, r0, r7, lsr #7
 6a0:	16609102 	strbtne	r9, [r0], -r2, lsl #2
 6a4:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 6a8:	0a015c01 	beq	576b4 <startup-0x1ffa894c>
 6ac:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 6b0:	16779102 	ldrbtne	r9, [r7], -r2, lsl #2
 6b4:	000002cb 	andeq	r0, r0, fp, asr #5
 6b8:	09015d01 	stmdbeq	r1, {r0, r8, sl, fp, ip, lr}
 6bc:	00000045 	andeq	r0, r0, r5, asr #32
 6c0:	16709102 	ldrbtne	r9, [r0], -r2, lsl #2
 6c4:	00000127 	andeq	r0, r0, r7, lsr #2
 6c8:	10015d01 	andne	r5, r1, r1, lsl #26
 6cc:	00000045 	andeq	r0, r0, r5, asr #32
 6d0:	156c9102 	strbne	r9, [ip, #-258]!	; 0xfffffefe
 6d4:	20000708 	andcs	r0, r0, r8, lsl #14
 6d8:	00000074 	andeq	r0, r0, r4, ror r0
 6dc:	0100691a 	tsteq	r0, sl, lsl r9
 6e0:	45120163 	ldrmi	r0, [r2, #-355]	; 0xfffffe9d
 6e4:	02000000 	andeq	r0, r0, #0
 6e8:	00006891 	muleq	r0, r1, r8
 6ec:	00038017 	andeq	r8, r3, r7, lsl r0
 6f0:	014e0100 	mrseq	r0, (UNDEF: 94)
 6f4:	00064806 	andeq	r4, r6, r6, lsl #16
 6f8:	00008020 	andeq	r8, r0, r0, lsr #32
 6fc:	329c0100 	addscc	r0, ip, #0, 2
 700:	1c000006 	stcne	0, cr0, [r0], {6}
 704:	0000038b 	andeq	r0, r0, fp, lsl #7
 708:	20014e01 	andcs	r4, r1, r1, lsl #28
 70c:	000003ad 	andeq	r0, r0, sp, lsr #7
 710:	1c6c9102 	stfnep	f1, [ip], #-8
 714:	0000015c 	andeq	r0, r0, ip, asr r1
 718:	2b014e01 	blcs	53f24 <startup-0x1ffac0dc>
 71c:	00000045 	andeq	r0, r0, r5, asr #32
 720:	15689102 	strbne	r9, [r8, #-258]!	; 0xfffffefe
 724:	20000652 	andcs	r0, r0, r2, asr r6
 728:	00000066 	andeq	r0, r0, r6, rrx
 72c:	0100691a 	tsteq	r0, sl, lsl r9
 730:	450b0150 	strmi	r0, [fp, #-336]	; 0xfffffeb0
 734:	02000000 	andeq	r0, r0, #0
 738:	5e217491 	mcrpl	4, 1, r7, cr1, cr1, {4}
 73c:	26200006 	strtcs	r0, [r0], -r6
 740:	17000000 	strne	r0, [r0, -r0]
 744:	1b000006 	blne	764 <startup-0x1ffff89c>
 748:	0000014e 	andeq	r0, r0, lr, asr #2
 74c:	05014701 	streq	r4, [r1, #-1793]	; 0xfffff8ff
 750:	00000045 	andeq	r0, r0, r5, asr #32
 754:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
 758:	20000686 	andcs	r0, r0, r6, lsl #13
 75c:	00000026 	andeq	r0, r0, r6, lsr #32
 760:	0002351b 	andeq	r3, r2, fp, lsl r5
 764:	01490100 	mrseq	r0, (UNDEF: 89)
 768:	00004505 	andeq	r4, r0, r5, lsl #10
 76c:	00001900 	andeq	r1, r0, r0, lsl #18
 770:	67170000 	ldrvs	r0, [r7, -r0]
 774:	01000001 	tsteq	r0, r1
 778:	9806013f 	stmdals	r6, {r0, r1, r2, r3, r4, r5, r8}
 77c:	b0200005 	eorlt	r0, r0, r5
 780:	01000000 	mrseq	r0, (UNDEF: 0)
 784:	0006d09c 	muleq	r6, ip, r0
 788:	01721c00 	cmneq	r2, r0, lsl #24
 78c:	3f010000 	svccc	0x00010000
 790:	03a72001 			; <UNDEFINED> instruction: 0x03a72001
 794:	91020000 	mrsls	r0, (UNDEF: 2)
 798:	015c1c6c 	cmpeq	ip, ip, ror #24
 79c:	3f010000 	svccc	0x00010000
 7a0:	00452b01 	subeq	r2, r5, r1, lsl #22
 7a4:	91020000 	mrsls	r0, (UNDEF: 2)
 7a8:	05a21568 	streq	r1, [r2, #1384]!	; 0x568
 7ac:	00982000 	addseq	r2, r8, r0
 7b0:	691a0000 	ldmdbvs	sl, {}	; <UNPREDICTABLE>
 7b4:	01420100 	mrseq	r0, (UNDEF: 82)
 7b8:	0000450b 	andeq	r4, r0, fp, lsl #10
 7bc:	74910200 	ldrvc	r0, [r1], #512	; 0x200
 7c0:	0005a815 	andeq	sl, r5, r5, lsl r8
 7c4:	00007e20 	andeq	r7, r0, r0, lsr #28
 7c8:	006a1a00 	rsbeq	r1, sl, r0, lsl #20
 7cc:	0c014401 	cfstrseq	mvf4, [r1], {1}
 7d0:	00000045 	andeq	r0, r0, r5, asr #32
 7d4:	21709102 	cmncs	r0, r2, lsl #2
 7d8:	200005b4 			; <UNDEFINED> instruction: 0x200005b4
 7dc:	00000032 	andeq	r0, r0, r2, lsr r0
 7e0:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
 7e4:	00014e1b 	andeq	r4, r1, fp, lsl lr
 7e8:	01470100 	mrseq	r0, (UNDEF: 87)
 7ec:	00004505 	andeq	r4, r0, r5, lsl #10
 7f0:	00001900 	andeq	r1, r0, r0, lsl #18
 7f4:	0005e815 	andeq	lr, r5, r5, lsl r8
 7f8:	00003220 	andeq	r3, r0, r0, lsr #4
 7fc:	02351b00 	eorseq	r1, r5, #0, 22
 800:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
 804:	00450501 	subeq	r0, r5, r1, lsl #10
 808:	00190000 	andseq	r0, r9, r0
 80c:	00000000 	andeq	r0, r0, r0
 810:	0002d117 	andeq	sp, r2, r7, lsl r1
 814:	01340100 	teqeq	r4, r0, lsl #2
 818:	00055606 	andeq	r5, r5, r6, lsl #12
 81c:	00004220 	andeq	r4, r0, r0, lsr #4
 820:	149c0100 	ldrne	r0, [ip], #256	; 0x100
 824:	22000007 	andcs	r0, r0, #7
 828:	34010078 	strcc	r0, [r1], #-120	; 0xffffff88
 82c:	00451701 	subeq	r1, r5, r1, lsl #14
 830:	91020000 	mrsls	r0, (UNDEF: 2)
 834:	0079226c 	rsbseq	r2, r9, ip, ror #4
 838:	1e013401 	cdpne	4, 0, cr3, cr1, cr1, {0}
 83c:	00000045 	andeq	r0, r0, r5, asr #32
 840:	16689102 	strbtne	r9, [r8], -r2, lsl #2
 844:	0000033d 	andeq	r0, r0, sp, lsr r3
 848:	10013601 	andne	r3, r1, r1, lsl #12
 84c:	000000de 	ldrdeq	r0, [r0], -lr
 850:	00779102 	rsbseq	r9, r7, r2, lsl #2
 854:	0001b717 	andeq	fp, r1, r7, lsl r7
 858:	012b0100 			; <UNDEFINED> instruction: 0x012b0100
 85c:	00051a06 	andeq	r1, r5, r6, lsl #20
 860:	00003c20 	andeq	r3, r0, r0, lsr #24
 864:	3a9c0100 	bcc	fe700c6c <n_start+0xde6fec98>
 868:	22000007 	andcs	r0, r0, #7
 86c:	2b010063 	blcs	40a00 <startup-0x1ffbf600>
 870:	00de2501 	sbcseq	r2, lr, r1, lsl #10
 874:	91020000 	mrsls	r0, (UNDEF: 2)
 878:	1e130077 	mrcne	0, 0, r0, cr3, cr7, {3}
 87c:	01000002 	tsteq	r0, r2
 880:	f8060123 			; <UNDEFINED> instruction: 0xf8060123
 884:	22200004 	eorcs	r0, r0, #4
 888:	01000000 	mrseq	r0, (UNDEF: 0)
 88c:	0257179c 	subseq	r1, r7, #156, 14	; 0x2700000
 890:	1a010000 	bne	40898 <startup-0x1ffbf768>
 894:	04bc0601 	ldrteq	r0, [ip], #1537	; 0x601
 898:	003c2000 	eorseq	r2, ip, r0
 89c:	9c010000 	stcls	0, cr0, [r1], {-0}
 8a0:	00000775 	andeq	r0, r0, r5, ror r7
 8a4:	00025d1c 	andeq	r5, r2, ip, lsl sp
 8a8:	011a0100 	tsteq	sl, r0, lsl #2
 8ac:	0000de22 	andeq	sp, r0, r2, lsr #28
 8b0:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 8b4:	03d71400 	bicseq	r1, r7, #0, 8
 8b8:	10010000 	andne	r0, r1, r0
 8bc:	00de0f01 	sbcseq	r0, lr, r1, lsl #30
 8c0:	047c0000 	ldrbteq	r0, [ip], #-0
 8c4:	00402000 	subeq	r2, r0, r0
 8c8:	9c010000 	stcls	0, cr0, [r1], {-0}
 8cc:	000007a0 	andeq	r0, r0, r0, lsr #15
 8d0:	0076721a 	rsbseq	r7, r6, sl, lsl r2
 8d4:	10011501 	andne	r1, r1, r1, lsl #10
 8d8:	000000de 	ldrdeq	r0, [r0], -lr
 8dc:	006f9102 	rsbeq	r9, pc, r2, lsl #2
 8e0:	0003a214 	andeq	sl, r3, r4, lsl r2
 8e4:	01060100 	mrseq	r0, (UNDEF: 22)
 8e8:	0000de0f 	andeq	sp, r0, pc, lsl #28
 8ec:	00043c00 	andeq	r3, r4, r0, lsl #24
 8f0:	00004020 	andeq	r4, r0, r0, lsr #32
 8f4:	cb9c0100 	blgt	fe700cfc <n_start+0xde6fed28>
 8f8:	1a000007 	bne	91c <startup-0x1ffff6e4>
 8fc:	01007672 	tsteq	r0, r2, ror r6
 900:	de10010b 	mufles	f0, f0, #3.0
 904:	02000000 	andeq	r0, r0, #0
 908:	23006f91 	movwcs	r6, #3985	; 0xf91
 90c:	00000327 	andeq	r0, r0, r7, lsr #6
 910:	de0ffc01 	cdple	12, 0, cr15, cr15, cr1, {0}
 914:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
 918:	34200004 	strtcc	r0, [r0], #-4
 91c:	01000000 	mrseq	r0, (UNDEF: 0)
 920:	0007f59c 	muleq	r7, ip, r5
 924:	76721a00 	ldrbtvc	r1, [r2], -r0, lsl #20
 928:	01010100 	mrseq	r0, (UNDEF: 17)
 92c:	0000de10 	andeq	sp, r0, r0, lsl lr
 930:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 934:	03f22400 	mvnseq	r2, #0, 8
 938:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
 93c:	0003de06 	andeq	sp, r3, r6, lsl #28
 940:	00002a20 	andeq	r2, r0, r0, lsr #20
 944:	1b9c0100 	blne	fe700d4c <n_start+0xde6fed78>
 948:	25000008 	strcs	r0, [r0, #-8]
 94c:	000003e2 	andeq	r0, r0, r2, ror #7
 950:	de25f501 	cfsh64le	mvdx15, mvdx5, #1
 954:	02000000 	andeq	r0, r0, #0
 958:	24007791 	strcs	r7, [r0], #-1937	; 0xfffff86f
 95c:	00000247 	andeq	r0, r0, r7, asr #4
 960:	b406ee01 	strlt	lr, [r6], #-3585	; 0xfffff1ff
 964:	2a200003 	bcs	800978 <startup-0x1f7ff688>
 968:	01000000 	mrseq	r0, (UNDEF: 0)
 96c:	0008419c 	muleq	r8, ip, r1
 970:	025d2500 	subseq	r2, sp, #0, 10
 974:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
 978:	0000de24 	andeq	sp, r0, r4, lsr #28
 97c:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 980:	03b42400 			; <UNDEFINED> instruction: 0x03b42400
 984:	e3010000 	movw	r0, #4096	; 0x1000
 988:	00037c06 	andeq	r7, r3, r6, lsl #24
 98c:	00003820 	andeq	r3, r0, r0, lsr #16
 990:	679c0100 	ldrvs	r0, [ip, r0, lsl #2]
 994:	25000008 	strcs	r0, [r0, #-8]
 998:	00000178 	andeq	r0, r0, r8, ror r1
 99c:	de2be301 	cdple	3, 2, cr14, cr11, cr1, {0}
 9a0:	02000000 	andeq	r0, r0, #0
 9a4:	26007791 			; <UNDEFINED> instruction: 0x26007791
 9a8:	00000278 	andeq	r0, r0, r8, ror r2
 9ac:	3406db01 	strcc	sp, [r6], #-2817	; 0xfffff4ff
 9b0:	48200003 	stmdami	r0!, {r0, r1}
 9b4:	01000000 	mrseq	r0, (UNDEF: 0)
 9b8:	0008989c 	muleq	r8, ip, r8
 9bc:	00782700 	rsbseq	r2, r8, r0, lsl #14
 9c0:	7320db01 			; <UNDEFINED> instruction: 0x7320db01
 9c4:	02000001 	andeq	r0, r0, #1
 9c8:	63286f91 			; <UNDEFINED> instruction: 0x63286f91
 9cc:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
 9d0:	00000173 	andeq	r0, r0, r3, ror r1
 9d4:	00779102 	rsbseq	r9, r7, r2, lsl #2
 9d8:	00013b26 	andeq	r3, r1, r6, lsr #22
 9dc:	06d40100 	ldrbeq	r0, [r4], r0, lsl #2
 9e0:	200002fc 	strdcs	r0, [r0], -ip
 9e4:	00000038 	andeq	r0, r0, r8, lsr r0
 9e8:	08c99c01 	stmiaeq	r9, {r0, sl, fp, ip, pc}^
 9ec:	78270000 	stmdavc	r7!, {}	; <UNPREDICTABLE>
 9f0:	1ed40100 	cdpne	1, 13, cr0, cr4, cr0, {0}
 9f4:	00000173 	andeq	r0, r0, r3, ror r1
 9f8:	286f9102 	stmdacs	pc!, {r1, r8, ip, pc}^	; <UNPREDICTABLE>
 9fc:	d6010063 	strle	r0, [r1], -r3, rrx
 a00:	00017307 	andeq	r7, r1, r7, lsl #6
 a04:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 a08:	02ae2300 	adceq	r2, lr, #0, 6
 a0c:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
 a10:	0000de0f 	andeq	sp, r0, pc, lsl #28
 a14:	00029400 	andeq	r9, r2, r0, lsl #8
 a18:	00006820 	andeq	r6, r0, r0, lsr #16
 a1c:	119c0100 	orrsne	r0, ip, r0, lsl #2
 a20:	28000009 	stmdacs	r0, {r0, r3}
 a24:	0079656b 	rsbseq	r6, r9, fp, ror #10
 a28:	1113c101 	tstne	r3, r1, lsl #2
 a2c:	02000009 	andeq	r0, r0, #9
 a30:	72285891 	eorvc	r5, r8, #9502720	; 0x910000
 a34:	0100776f 	tsteq	r0, pc, ror #14
 a38:	004509c3 	subeq	r0, r5, r3, asr #19
 a3c:	91020000 	mrsls	r0, (UNDEF: 2)
 a40:	6f63286c 	svcvs	0x0063286c
 a44:	c301006c 	movwgt	r0, #4204	; 0x106c
 a48:	0000450e 	andeq	r4, r0, lr, lsl #10
 a4c:	68910200 	ldmvs	r1, {r9}
 a50:	00de0f00 	sbcseq	r0, lr, r0, lsl #30
 a54:	09210000 	stmdbeq	r1!, {}	; <UNPREDICTABLE>
 a58:	3c120000 	ldccc	0, cr0, [r2], {-0}
 a5c:	0f000001 	svceq	0x00000001
 a60:	011c2900 	tsteq	ip, r0, lsl #18
 a64:	aa010000 	bge	40a6c <startup-0x1ffbf594>
 a68:	00004505 	andeq	r4, r0, r5, lsl #10
 a6c:	00024000 	andeq	r4, r2, r0
 a70:	00005420 	andeq	r5, r0, r0, lsr #8
 a74:	499c0100 	ldmibmi	ip, {r8}
 a78:	28000009 	stmdacs	r0, {r0, r3}
 a7c:	b0010063 	andlt	r0, r1, r3, rrx
 a80:	0000de13 	andeq	sp, r0, r3, lsl lr
 a84:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
 a88:	01eb2600 	mvneq	r2, r0, lsl #12
 a8c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
 a90:	0001ee06 	andeq	lr, r1, r6, lsl #28
 a94:	00005220 	andeq	r5, r0, r0, lsr #4
 a98:	6f9c0100 	svcvs	0x009c0100
 a9c:	27000009 	strcs	r0, [r0, -r9]
 aa0:	00776f72 	rsbseq	r6, r7, r2, ror pc
 aa4:	3c209901 			; <UNDEFINED> instruction: 0x3c209901
 aa8:	02000001 	andeq	r0, r0, #1
 aac:	24007491 	strcs	r7, [r0], #-1169	; 0xfffffb6f
 ab0:	00000265 	andeq	r0, r0, r5, ror #4
 ab4:	ca068c01 	bgt	1a3ac0 <startup-0x1fe5c540>
 ab8:	24200001 	strtcs	r0, [r0], #-1
 abc:	01000000 	mrseq	r0, (UNDEF: 0)
 ac0:	0009949c 	muleq	r9, ip, r4
 ac4:	736d2700 	cmnvc	sp, #0, 14
 ac8:	1f8c0100 	svcne	0x008c0100
 acc:	0000013c 	andeq	r0, r0, ip, lsr r1
 ad0:	00749102 	rsbseq	r9, r4, r2, lsl #2
 ad4:	00031124 	andeq	r1, r3, r4, lsr #2
 ad8:	067a0100 	ldrbteq	r0, [sl], -r0, lsl #2
 adc:	20000194 	mulcs	r0, r4, r1
 ae0:	00000036 	andeq	r0, r0, r6, lsr r0
 ae4:	09d09c01 	ldmibeq	r0, {r0, sl, fp, ip, pc}^
 ae8:	6d270000 	stcvs	0, cr0, [r7, #-0]
 aec:	7a010073 	bvc	40cc0 <startup-0x1ffbf340>
 af0:	00013c1f 	andeq	r3, r1, pc, lsl ip
 af4:	6c910200 	lfmvs	f0, 4, [r1], {0}
 af8:	00019c15 	andeq	r9, r1, r5, lsl ip
 afc:	00002420 	andeq	r2, r0, r0, lsr #8
 b00:	00692800 	rsbeq	r2, r9, r0, lsl #16
 b04:	450b8201 	strmi	r8, [fp, #-513]	; 0xfffffdff
 b08:	02000000 	andeq	r0, r0, #0
 b0c:	00007491 	muleq	r0, r1, r4
 b10:	0002de2a 	andeq	sp, r2, sl, lsr #28
 b14:	066f0100 	strbteq	r0, [pc], -r0, lsl #2
 b18:	20000150 	andcs	r0, r0, r0, asr r1
 b1c:	00000044 	andeq	r0, r0, r4, asr #32
 b20:	0d2b9c01 	stceq	12, cr9, [fp, #-4]!
 b24:	01000001 	tsteq	r0, r1
 b28:	00b80657 	adcseq	r0, r8, r7, asr r6
 b2c:	00982000 	addseq	r2, r8, r0
 b30:	9c010000 	stcls	0, cr0, [r1], {-0}
 b34:	0003cb2a 	andeq	ip, r3, sl, lsr #22
 b38:	06500100 	ldrbeq	r0, [r0], -r0, lsl #2
 b3c:	2000007c 	andcs	r0, r0, ip, ror r0
 b40:	0000003c 	andeq	r0, r0, ip, lsr r0
 b44:	7c009c01 	stcvc	12, cr9, [r0], {1}
 b48:	04000000 	streq	r0, [r0], #-0
 b4c:	0003c200 	andeq	ip, r3, r0, lsl #4
 b50:	20010400 	andcs	r0, r1, r0, lsl #8
 b54:	0c000000 	stceq	0, cr0, [r0], {-0}
 b58:	00000424 	andeq	r0, r0, r4, lsr #8
 b5c:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 b68:	0000070e 	andeq	r0, r0, lr, lsl #14
 b6c:	00014e02 	andeq	r4, r1, r2, lsl #28
 b70:	06240100 	strteq	r0, [r4], -r0, lsl #2
 b74:	20000cce 	andcs	r0, r0, lr, asr #25
 b78:	00000006 	andeq	r0, r0, r6
 b7c:	35029c01 	strcc	r9, [r2, #-3073]	; 0xfffff3ff
 b80:	01000002 	tsteq	r0, r2
 b84:	0cc8061d 	stcleq	6, cr0, [r8], {29}
 b88:	00062000 	andeq	r2, r6, r0
 b8c:	9c010000 	stcls	0, cr0, [r1], {-0}
 b90:	00018a02 	andeq	r8, r1, r2, lsl #20
 b94:	06160100 	ldreq	r0, [r6], -r0, lsl #2
 b98:	20000cc2 	andcs	r0, r0, r2, asr #25
 b9c:	00000006 	andeq	r0, r0, r6
 ba0:	02029c01 	andeq	r9, r2, #256	; 0x100
 ba4:	01000002 	tsteq	r0, r2
 ba8:	0cbc060f 	ldceq	6, cr0, [ip], #60	; 0x3c
 bac:	00062000 	andeq	r2, r6, r0
 bb0:	9c010000 	stcls	0, cr0, [r1], {-0}
 bb4:	00042e02 	andeq	r2, r4, r2, lsl #28
 bb8:	01060100 	mrseq	r0, (UNDEF: 22)
 bbc:	20000000 	andcs	r0, r0, r0
 bc0:	0000000c 	andeq	r0, r0, ip
 bc4:	Address 0x0000000000000bc4 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	0b0b0113 	bleq	2c0468 <startup-0x1fd3fb98>
  18:	0b3b0b3a 	bleq	ec2d08 <startup-0x1f13d2f8>
  1c:	13010b39 	movwne	r0, #6969	; 0x1b39
  20:	0d030000 	stceq	0, cr0, [r3, #-0]
  24:	3a080300 	bcc	200c2c <startup-0x1fdff3d4>
  28:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  2c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  30:	0400000b 	streq	r0, [r0], #-11
  34:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
  38:	0b3b0b3a 	bleq	ec2d28 <startup-0x1f13d2d8>
  3c:	13490b39 	movtne	r0, #39737	; 0x9b39
  40:	00000b38 	andeq	r0, r0, r8, lsr fp
  44:	0b002405 	bleq	9060 <startup-0x1fff6fa0>
  48:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  4c:	0600000e 	streq	r0, [r0], -lr
  50:	13490035 	movtne	r0, #36917	; 0x9035
  54:	16070000 	strne	r0, [r7], -r0
  58:	3a0e0300 	bcc	380c60 <startup-0x1fc7f3a0>
  5c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  60:	0013490b 	andseq	r4, r3, fp, lsl #18
  64:	012e0800 			; <UNDEFINED> instruction: 0x012e0800
  68:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
  6c:	0b3b0b3a 	bleq	ec2d5c <startup-0x1f13d2a4>
  70:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  74:	06120111 			; <UNDEFINED> instruction: 0x06120111
  78:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  7c:	00130119 	andseq	r0, r3, r9, lsl r1
  80:	00050900 	andeq	r0, r5, r0, lsl #18
  84:	0b3a0803 	bleq	e82098 <startup-0x1f17df68>
  88:	0b390b3b 	bleq	e42d7c <startup-0x1f1bd284>
  8c:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
  90:	0f0a0000 	svceq	0x000a0000
  94:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  98:	0b000013 	bleq	ec <startup-0x1fffff14>
  9c:	0e03012e 	adfeqsp	f0, f3, #0.5
  a0:	0b3b0b3a 	bleq	ec2d90 <startup-0x1f13d270>
  a4:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
  a8:	06120111 			; <UNDEFINED> instruction: 0x06120111
  ac:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  b0:	00000019 	andeq	r0, r0, r9, lsl r0
  b4:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  b8:	030b130e 	movweq	r1, #45838	; 0xb30e
  bc:	110e1b0e 	tstne	lr, lr, lsl #22
  c0:	10061201 	andne	r1, r6, r1, lsl #4
  c4:	02000017 	andeq	r0, r0, #23
  c8:	0b0b0113 	bleq	2c051c <startup-0x1fd3fae4>
  cc:	0b3b0b3a 	bleq	ec2dbc <startup-0x1f13d244>
  d0:	13010b39 	movwne	r0, #6969	; 0x1b39
  d4:	0d030000 	stceq	0, cr0, [r3, #-0]
  d8:	3a080300 	bcc	200ce0 <startup-0x1fdff320>
  dc:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  e0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
  e4:	0400000b 	streq	r0, [r0], #-11
  e8:	0b0b0024 	bleq	2c0180 <startup-0x1fd3fe80>
  ec:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  f0:	16050000 	strne	r0, [r5], -r0
  f4:	3a0e0300 	bcc	380cfc <startup-0x1fc7f304>
  f8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  fc:	0013490b 	andseq	r4, r3, fp, lsl #18
 100:	01130600 	tsteq	r3, r0, lsl #12
 104:	0b0b0e03 	bleq	2c3918 <startup-0x1fd3c6e8>
 108:	0b3b0b3a 	bleq	ec2df8 <startup-0x1f13d208>
 10c:	13010b39 	movwne	r0, #6969	; 0x1b39
 110:	0d070000 	stceq	0, cr0, [r7, #-0]
 114:	3a0e0300 	bcc	380d1c <startup-0x1fc7f2e4>
 118:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 11c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 120:	0800000b 	stmdaeq	r0, {r0, r1, r3}
 124:	0b3e0104 	bleq	f8053c <startup-0x1f07fac4>
 128:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 12c:	0b3b0b3a 	bleq	ec2e1c <startup-0x1f13d1e4>
 130:	13010b39 	movwne	r0, #6969	; 0x1b39
 134:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
 138:	1c080300 	stcne	3, cr0, [r8], {-0}
 13c:	0a00000b 	beq	170 <startup-0x1ffffe90>
 140:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
 144:	00000b1c 	andeq	r0, r0, ip, lsl fp
 148:	0b00240b 	bleq	917c <startup-0x1fff6e84>
 14c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
 150:	0c00000e 	stceq	0, cr0, [r0], {14}
 154:	060b0113 			; <UNDEFINED> instruction: 0x060b0113
 158:	0b3b0b3a 	bleq	ec2e48 <startup-0x1f13d1b8>
 15c:	13010b39 	movwne	r0, #6969	; 0x1b39
 160:	0d0d0000 	stceq	0, cr0, [sp, #-0]
 164:	3a0e0300 	bcc	380d6c <startup-0x1fc7f294>
 168:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 16c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
 170:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
 174:	0803000d 	stmdaeq	r3, {r0, r2, r3}
 178:	0b3b0b3a 	bleq	ec2e68 <startup-0x1f13d198>
 17c:	13490b39 	movtne	r0, #39737	; 0x9b39
 180:	00000638 	andeq	r0, r0, r8, lsr r6
 184:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
 188:	00130113 	andseq	r0, r3, r3, lsl r1
 18c:	00211000 	eoreq	r1, r1, r0
 190:	052f1349 	streq	r1, [pc, #-841]!	; fffffe4f <n_start+0xdfffde7b>
 194:	34110000 	ldrcc	r0, [r1], #-0
 198:	3a0e0300 	bcc	380da0 <startup-0x1fc7f260>
 19c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 1a0:	3f13490b 	svccc	0x0013490b
 1a4:	00180219 	andseq	r0, r8, r9, lsl r2
 1a8:	00211200 	eoreq	r1, r1, r0, lsl #4
 1ac:	0b2f1349 	bleq	bc4ed8 <startup-0x1f43b128>
 1b0:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
 1b4:	03193f00 	tsteq	r9, #0, 30
 1b8:	3b0b3a0e 	blcc	2ce9f8 <startup-0x1fd31608>
 1bc:	270b3905 	strcs	r3, [fp, -r5, lsl #18]
 1c0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
 1c4:	96184006 	ldrls	r4, [r8], -r6
 1c8:	00001942 	andeq	r1, r0, r2, asr #18
 1cc:	3f012e14 	svccc	0x00012e14
 1d0:	3a0e0319 	bcc	380e3c <startup-0x1fc7f1c4>
 1d4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 1d8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 1dc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 1e0:	96184006 	ldrls	r4, [r8], -r6
 1e4:	13011942 	movwne	r1, #6466	; 0x1942
 1e8:	0b150000 	bleq	5401f0 <startup-0x1fabfe10>
 1ec:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 1f0:	16000006 	strne	r0, [r0], -r6
 1f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
 1f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
 1fc:	13490b39 	movtne	r0, #39737	; 0x9b39
 200:	00001802 	andeq	r1, r0, r2, lsl #16
 204:	3f012e17 	svccc	0x00012e17
 208:	3a0e0319 	bcc	380e74 <startup-0x1fc7f18c>
 20c:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 210:	1119270b 	tstne	r9, fp, lsl #14
 214:	40061201 	andmi	r1, r6, r1, lsl #4
 218:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 21c:	00001301 	andeq	r1, r0, r1, lsl #6
 220:	3f012e18 	svccc	0x00012e18
 224:	3a0e0319 	bcc	380e90 <startup-0x1fc7f170>
 228:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 22c:	3c13490b 			; <UNDEFINED> instruction: 0x3c13490b
 230:	00130119 	andseq	r0, r3, r9, lsl r1
 234:	00181900 	andseq	r1, r8, r0, lsl #18
 238:	341a0000 	ldrcc	r0, [sl], #-0
 23c:	3a080300 	bcc	200e44 <startup-0x1fdff1bc>
 240:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 244:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 248:	1b000018 	blne	2b0 <startup-0x1ffffd50>
 24c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 250:	0b3a0e03 	bleq	e83a64 <startup-0x1f17c59c>
 254:	0b39053b 	bleq	e41748 <startup-0x1f1be8b8>
 258:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
 25c:	051c0000 	ldreq	r0, [ip, #-0]
 260:	3a0e0300 	bcc	380e68 <startup-0x1fc7f198>
 264:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 268:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 26c:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
 270:	0b0b000f 	bleq	2c02b4 <startup-0x1fd3fd4c>
 274:	00001349 	andeq	r1, r0, r9, asr #6
 278:	3f002e1e 	svccc	0x00002e1e
 27c:	3a0e0319 	bcc	380ee8 <startup-0x1fc7f118>
 280:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 284:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
 288:	96184006 	ldrls	r4, [r8], -r6
 28c:	00001942 	andeq	r1, r0, r2, asr #18
 290:	3f012e1f 	svccc	0x00012e1f
 294:	3a0e0319 	bcc	380f00 <startup-0x1fc7f100>
 298:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 29c:	1119270b 	tstne	r9, fp, lsl #14
 2a0:	40061201 	andmi	r1, r6, r1, lsl #4
 2a4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
 2a8:	00001301 	andeq	r1, r0, r1, lsl #6
 2ac:	3f012e20 	svccc	0x00012e20
 2b0:	3a0e0319 	bcc	380f1c <startup-0x1fc7f0e4>
 2b4:	39053b0b 	stmdbcc	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
 2b8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
 2bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
 2c0:	97184006 	ldrls	r4, [r8, -r6]
 2c4:	13011942 	movwne	r1, #6466	; 0x1942
 2c8:	0b210000 	bleq	8402d0 <startup-0x1f7bfd30>
 2cc:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
 2d0:	00130106 	andseq	r0, r3, r6, lsl #2
 2d4:	00052200 	andeq	r2, r5, r0, lsl #4
 2d8:	0b3a0803 	bleq	e822ec <startup-0x1f17dd14>
 2dc:	0b39053b 	bleq	e417d0 <startup-0x1f1be830>
 2e0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 2e4:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
 2e8:	03193f01 	tsteq	r9, #1, 30
 2ec:	3b0b3a0e 	blcc	2ceb2c <startup-0x1fd314d4>
 2f0:	270b390b 	strcs	r3, [fp, -fp, lsl #18]
 2f4:	11134919 	tstne	r3, r9, lsl r9
 2f8:	40061201 	andmi	r1, r6, r1, lsl #4
 2fc:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 300:	00001301 	andeq	r1, r0, r1, lsl #6
 304:	3f012e24 	svccc	0x00012e24
 308:	3a0e0319 	bcc	380f74 <startup-0x1fc7f08c>
 30c:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 310:	1119270b 	tstne	r9, fp, lsl #14
 314:	40061201 	andmi	r1, r6, r1, lsl #4
 318:	19429618 	stmdbne	r2, {r3, r4, r9, sl, ip, pc}^
 31c:	00001301 	andeq	r1, r0, r1, lsl #6
 320:	03000525 	movweq	r0, #1317	; 0x525
 324:	3b0b3a0e 	blcc	2ceb64 <startup-0x1fd3149c>
 328:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
 32c:	00180213 	andseq	r0, r8, r3, lsl r2
 330:	012e2600 			; <UNDEFINED> instruction: 0x012e2600
 334:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 338:	0b3b0b3a 	bleq	ec3028 <startup-0x1f13cfd8>
 33c:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 340:	06120111 			; <UNDEFINED> instruction: 0x06120111
 344:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 348:	00130119 	andseq	r0, r3, r9, lsl r1
 34c:	00052700 	andeq	r2, r5, r0, lsl #14
 350:	0b3a0803 	bleq	e82364 <startup-0x1f17dc9c>
 354:	0b390b3b 	bleq	e43048 <startup-0x1f1bcfb8>
 358:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
 35c:	34280000 	strtcc	r0, [r8], #-0
 360:	3a080300 	bcc	200f68 <startup-0x1fdff098>
 364:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 368:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
 36c:	29000018 	stmdbcs	r0, {r3, r4}
 370:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
 374:	0b3a0e03 	bleq	e83b88 <startup-0x1f17c478>
 378:	0b390b3b 	bleq	e4306c <startup-0x1f1bcf94>
 37c:	13491927 	movtne	r1, #39207	; 0x9927
 380:	06120111 			; <UNDEFINED> instruction: 0x06120111
 384:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 388:	00130119 	andseq	r0, r3, r9, lsl r1
 38c:	002e2a00 	eoreq	r2, lr, r0, lsl #20
 390:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 394:	0b3b0b3a 	bleq	ec3084 <startup-0x1f13cf7c>
 398:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 39c:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 3a4:	2b000019 	blcs	410 <startup-0x1ffffbf0>
 3a8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
 3ac:	0b3a0e03 	bleq	e83bc0 <startup-0x1f17c440>
 3b0:	0b390b3b 	bleq	e430a4 <startup-0x1f1bcf5c>
 3b4:	01111927 	tsteq	r1, r7, lsr #18
 3b8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
 3bc:	00194296 	mulseq	r9, r6, r2
 3c0:	11010000 	mrsne	r0, (UNDEF: 1)
 3c4:	130e2501 	movwne	r2, #58625	; 0xe501
 3c8:	1b0e030b 	blne	380ffc <startup-0x1fc7f004>
 3cc:	1117550e 	tstne	r7, lr, lsl #10
 3d0:	00171001 	andseq	r1, r7, r1
 3d4:	002e0200 	eoreq	r0, lr, r0, lsl #4
 3d8:	0e03193f 			; <UNDEFINED> instruction: 0x0e03193f
 3dc:	0b3b0b3a 	bleq	ec30cc <startup-0x1f13cf34>
 3e0:	19270b39 	stmdbne	r7!, {r0, r3, r4, r5, r8, r9, fp}
 3e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
 3e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
 3ec:	00000019 	andeq	r0, r0, r9, lsl r0

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	20000010 	andcs	r0, r0, r0, lsl r0
  14:	0000006a 	andeq	r0, r0, sl, rrx
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01400002 	cmpeq	r0, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	2000007c 	andcs	r0, r0, ip, ror r0
  34:	00000c40 	andeq	r0, r0, r0, asr #24
	...
  40:	00000024 	andeq	r0, r0, r4, lsr #32
  44:	0b470002 	bleq	11c0054 <startup-0x1ee3ffac>
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	20000cbc 			; <UNDEFINED> instruction: 0x20000cbc
  54:	00000018 	andeq	r0, r0, r8, lsl r0
  58:	20000000 	andcs	r0, r0, r0
  5c:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000072 	andeq	r0, r0, r2, ror r0
   4:	001e0003 	andseq	r0, lr, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
  20:	00632e67 	rsbeq	r2, r3, r7, ror #28
  24:	00000000 	andeq	r0, r0, r0
  28:	05002005 	streq	r2, [r0, #-5]
  2c:	00001002 	andeq	r1, r0, r2
  30:	01160320 	tsteq	r6, r0, lsr #6
  34:	05680805 	strbeq	r0, [r8, #-2053]!	; 0xfffff7fb
  38:	04020010 	streq	r0, [r2], #-16
  3c:	15052001 	strne	r2, [r5, #-1]
  40:	01040200 	mrseq	r0, R12_usr
  44:	0008053c 	andeq	r0, r8, ip, lsr r5
  48:	3c010402 	cfstrscc	mvf0, [r1], {2}
  4c:	200f0522 	andcs	r0, pc, r2, lsr #10
  50:	053c0d05 	ldreq	r0, [ip, #-3333]!	; 0xfffff2fb
  54:	03052105 	movweq	r2, #20741	; 0x5105
  58:	3e01054b 	cfsh32cc	mvfx0, mvfx1, #43
  5c:	05681505 	strbeq	r1, [r8, #-1285]!	; 0xfffffafb
  60:	11054b08 	tstne	r5, r8, lsl #22
  64:	3c030521 	cfstr32cc	mvfx0, [r3], {33}	; 0x21
  68:	05490905 	strbeq	r0, [r9, #-2309]	; 0xfffff6fb
  6c:	01052e08 	tsteq	r5, r8, lsl #28
  70:	00050231 	andeq	r0, r5, r1, lsr r2
  74:	06940101 	ldreq	r0, [r4], r1, lsl #2
  78:	00030000 	andeq	r0, r3, r0
  7c:	0000001d 	andeq	r0, r0, sp, lsl r0
  80:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  84:	0101000d 	tsteq	r1, sp
  88:	00000101 	andeq	r0, r0, r1, lsl #2
  8c:	00000100 	andeq	r0, r0, r0, lsl #2
  90:	616d0001 	cmnvs	sp, r1
  94:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  98:	00000000 	andeq	r0, r0, r0
  9c:	00010500 	andeq	r0, r1, r0, lsl #10
  a0:	007c0205 	rsbseq	r0, ip, r5, lsl #4
  a4:	d0032000 	andle	r2, r3, r0
  a8:	0c050100 	stfeqs	f0, [r5], {-0}
  ac:	8302052f 	movwhi	r0, #9519	; 0x252f
  b0:	3d200c05 	stccc	12, cr0, [r0, #-20]!	; 0xffffffec
  b4:	85830105 	strhi	r0, [r3, #261]	; 0x105
  b8:	05300205 	ldreq	r0, [r0, #-517]!	; 0xfffffdfb
  bc:	05302022 	ldreq	r2, [r0, #-34]!	; 0xffffffde
  c0:	22057602 	andcs	r7, r5, #2097152	; 0x200000
  c4:	31020520 	tstcc	r2, r0, lsr #10
  c8:	05200e05 	streq	r0, [r0, #-3589]!	; 0xfffff1fb
  cc:	29053002 	stmdbcs	r5, {r1, ip, sp}
  d0:	2f2f0520 	svccs	0x002f0520
  d4:	67310559 			; <UNDEFINED> instruction: 0x67310559
  d8:	59592f05 	ldmdbpl	r9, {r0, r2, r8, r9, sl, fp, sp}^
  dc:	05680205 	strbeq	r0, [r8, #-517]!	; 0xfffffdfb
  e0:	94083001 	strls	r3, [r8], #-1
  e4:	05300205 	ldreq	r0, [r0, #-517]!	; 0xfffffdfb
  e8:	0205200c 	andeq	r2, r5, #12
  ec:	200c052f 	andcs	r0, ip, pc, lsr #10
  f0:	052f0205 	streq	r0, [pc, #-517]!	; fffffef3 <n_start+0xdfffdf1f>
  f4:	0205200b 	andeq	r2, r5, #11
  f8:	200c052f 	andcs	r0, ip, pc, lsr #10
  fc:	052f0705 	streq	r0, [pc, #-1797]!	; fffff9ff <n_start+0xdfffda2b>
 100:	04020008 	streq	r0, [r2], #-8
 104:	12052001 	andne	r2, r5, #1
 108:	01040200 	mrseq	r0, R12_usr
 10c:	0007052e 	andeq	r0, r7, lr, lsr #10
 110:	3c010402 	cfstrscc	mvf0, [r1], {2}
 114:	05210205 	streq	r0, [r1, #-517]!	; 0xfffffdfb
 118:	0105200c 	tsteq	r5, ip
 11c:	0b05a12f 	bleq	1685e0 <startup-0x1fe97a20>
 120:	2e020551 	cfrshl32cs	mvfx2, mvfx1, r0
 124:	02000305 	andeq	r0, r0, #335544320	; 0x14000000
 128:	00220304 	eoreq	r0, r2, r4, lsl #6
 12c:	2f030402 	svccs	0x00030402
 130:	03040200 	movweq	r0, #16896	; 0x4200
 134:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
 138:	1b052f03 	blne	14bd4c <startup-0x1feb42b4>
 13c:	03040200 	movweq	r0, #16896	; 0x4200
 140:	00140529 	andseq	r0, r4, r9, lsr #10
 144:	3c010402 	cfstrscc	mvf0, [r1], {2}
 148:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 14c:	05200104 	streq	r0, [r0, #-260]!	; 0xfffffefc
 150:	055b4401 	ldrbeq	r4, [fp, #-1025]	; 0xfffffbff
 154:	01055102 	tsteq	r5, r2, lsl #2
 158:	05054f9f 	streq	r4, [r5, #-3999]	; 0xfffff061
 15c:	920d054e 	andls	r0, sp, #327155712	; 0x13800000
 160:	05201c05 	streq	r1, [r0, #-3077]!	; 0xfffff3fb
 164:	0d052e05 	stceq	14, cr2, [r5, #-20]	; 0xffffffec
 168:	201c0521 	andscs	r0, ip, r1, lsr #10
 16c:	052e0505 	streq	r0, [lr, #-1285]!	; 0xfffffafb
 170:	1c05210d 	stfnes	f2, [r5], {13}
 174:	2e050520 	cfsh32cs	mvfx0, mvfx5, #16
 178:	05210d05 	streq	r0, [r1, #-3333]!	; 0xfffff2fb
 17c:	0505201c 	streq	r2, [r5, #-28]	; 0xffffffe4
 180:	210d052e 	tstcs	sp, lr, lsr #10
 184:	05201c05 	streq	r1, [r0, #-3077]!	; 0xfffff3fb
 188:	01052e05 	tsteq	r5, r5, lsl #28
 18c:	09058524 	stmdbeq	r5, {r2, r5, r8, sl, pc}
 190:	20070542 	andcs	r0, r7, r2, asr #10
 194:	053d0c05 	ldreq	r0, [sp, #-3077]!	; 0xfffff3fb
 198:	10054a08 	andne	r4, r5, r8, lsl #20
 19c:	2f0c0521 	svccs	0x000c0521
 1a0:	054a0805 	strbeq	r0, [sl, #-2053]	; 0xfffff7fb
 1a4:	0c052110 	stfeqs	f2, [r5], {16}
 1a8:	4a08052f 	bmi	20166c <startup-0x1fdfe994>
 1ac:	05211005 	streq	r1, [r1, #-5]!
 1b0:	08052f0c 	stmdaeq	r5, {r2, r3, r8, r9, sl, fp, sp}
 1b4:	2110054a 	tstcs	r0, sl, asr #10
 1b8:	05300c05 	ldreq	r0, [r0, #-3077]!	; 0xfffff3fb
 1bc:	05692101 	strbeq	r2, [r9, #-257]!	; 0xfffffeff
 1c0:	0c053e13 	stceq	14, cr3, [r5], {19}
 1c4:	2e050569 	cfsh32cs	mvfx0, mvfx5, #57
 1c8:	05220905 	streq	r0, [r2, #-2309]!	; 0xfffff6fb
 1cc:	0b054b14 	bleq	152e24 <startup-0x1fead1dc>
 1d0:	3e0d054a 	cfsh32cc	mvfx0, mvfx13, #42
 1d4:	053d1f05 	ldreq	r1, [sp, #-3845]!	; 0xfffff0fb
 1d8:	27052e1a 	smladcs	r5, sl, lr, r2
 1dc:	2e220520 	cfsh64cs	mvdx0, mvdx2, #16
 1e0:	05201805 	streq	r1, [r0, #-2053]!	; 0xfffff7fb
 1e4:	0402001d 	streq	r0, [r2], #-29	; 0xffffffe3
 1e8:	3c7a0302 	ldclcc	3, cr0, [sl], #-8
 1ec:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 1f0:	033c0104 	teqeq	ip, #4, 2
 1f4:	0d053c09 	stceq	12, cr3, [r5, #-36]	; 0xffffffdc
 1f8:	0001053d 	andeq	r0, r1, sp, lsr r5
 1fc:	21010402 	tstcs	r1, r2, lsl #8
 200:	6806057a 	stmdavs	r6, {r1, r3, r4, r5, r6, r8, sl}
 204:	05200405 	streq	r0, [r0, #-1029]!	; 0xfffffbfb
 208:	02054b0e 	andeq	r4, r5, #14336	; 0x3800
 20c:	200e0566 	andcs	r0, lr, r6, ror #10
 210:	694b0105 	stmdbvs	fp, {r0, r2, r8}^
 214:	05680605 	strbeq	r0, [r8, #-1541]!	; 0xfffff9fb
 218:	08052004 	stmdaeq	r5, {r2, sp}
 21c:	9e04054b 	cfsh32ls	mvfx0, mvfx4, #43
 220:	052f0205 	streq	r0, [pc, #-517]!	; 23 <startup-0x1fffffdd>
 224:	0105200e 	tsteq	r5, lr
 228:	02056967 	andeq	r6, r5, #1687552	; 0x19c000
 22c:	053d2f68 	ldreq	r2, [sp, #-3944]!	; 0xfffff098
 230:	0205200f 	andeq	r2, r5, #15
 234:	053d2f3d 	ldreq	r2, [sp, #-3901]!	; 0xfffff0c3
 238:	05692f01 	strbeq	r2, [r9, #-3841]!	; 0xfffff0ff
 23c:	3d3d6702 	ldccc	7, cr6, [sp, #-8]!
 240:	4d590105 	ldfmie	f0, [r9, #-20]	; 0xffffffec
 244:	3d670205 	sfmcc	f0, 2, [r7, #-20]!	; 0xffffffec
 248:	5901053d 	stmdbpl	r1, {r0, r2, r3, r4, r5, r8, sl}
 24c:	3d02054d 	cfstr32cc	mvfx0, [r2, #-308]	; 0xfffffecc
 250:	15052f3d 	strne	r2, [r5, #-3901]	; 0xfffff0c3
 254:	2010052f 	andscs	r0, r0, pc, lsr #10
 258:	053d0205 	ldreq	r0, [sp, #-517]!	; 0xfffffdfb
 25c:	01053d09 	tsteq	r5, r9, lsl #26
 260:	0205772f 	andeq	r7, r5, #12320768	; 0xbc0000
 264:	200d053d 	andcs	r0, sp, sp, lsr r5
 268:	3d2f0205 	sfmcc	f0, 4, [pc, #-20]!	; 25c <startup-0x1ffffda4>
 26c:	053d1505 	ldreq	r1, [sp, #-1285]!	; 0xfffffafb
 270:	0d055902 	vstreq.16	s10, [r5, #-4]	; <UNPREDICTABLE>
 274:	2f090520 	svccs	0x00090520
 278:	a12f0105 			; <UNDEFINED> instruction: 0xa12f0105
 27c:	053d0205 	ldreq	r0, [sp, #-517]!	; 0xfffffdfb
 280:	0205200d 	andeq	r2, r5, #13
 284:	15053d2f 	strne	r3, [r5, #-3375]	; 0xfffff2d1
 288:	5902053d 	stmdbpl	r2, {r0, r2, r3, r4, r5, r8, sl}
 28c:	05200d05 	streq	r0, [r0, #-3333]!	; 0xfffff2fb
 290:	01052f09 	tsteq	r5, r9, lsl #30
 294:	0705a12f 	streq	sl, [r5, -pc, lsr #2]
 298:	000a0567 	andeq	r0, sl, r7, ror #10
 29c:	20010402 	andcs	r0, r1, r2, lsl #8
 2a0:	02001e05 	andeq	r1, r0, #5, 28	; 0x50
 2a4:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
 2a8:	04020007 	streq	r0, [r2], #-7
 2ac:	02053c01 	andeq	r3, r5, #256	; 0x100
 2b0:	05593d30 	ldrbeq	r3, [r9, #-3376]	; 0xfffff2d0
 2b4:	054d3d01 	strbeq	r3, [sp, #-3329]	; 0xfffff2ff
 2b8:	3d3d2f02 	ldccc	15, cr2, [sp, #-8]!
 2bc:	3d01053d 	cfstr32cc	mvfx0, [r1, #-244]	; 0xffffff0c
 2c0:	6707053f 	smladxvs	r7, pc, r5, r0	; <UNPREDICTABLE>
 2c4:	02000a05 	andeq	r0, r0, #20480	; 0x5000
 2c8:	05200104 	streq	r0, [r0, #-260]!	; 0xfffffefc
 2cc:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
 2d0:	07053c01 	streq	r3, [r5, -r1, lsl #24]
 2d4:	01040200 	mrseq	r0, R12_usr
 2d8:	3002053c 	andcc	r0, r2, ip, lsr r5
 2dc:	0105593d 	tsteq	r5, sp, lsr r9
 2e0:	1b054d3d 	blne	1537dc <startup-0x1feac824>
 2e4:	2e100559 	mrccs	5, 0, r0, cr0, cr9, {2}
 2e8:	054b0505 	strbeq	r0, [fp, #-1285]	; 0xfffffafb
 2ec:	02053e0a 	andeq	r3, r5, #10, 28	; 0xa0
 2f0:	9f01055a 	svcls	0x0001055a
 2f4:	5a0b054e 	bpl	2c1834 <startup-0x1fd3e7cc>
 2f8:	052e0205 	streq	r0, [lr, #-517]!	; 0xfffffdfb
 2fc:	0305220c 	movweq	r2, #21004	; 0x520c
 300:	2207052e 	andcs	r0, r7, #192937984	; 0xb800000
 304:	053d2c05 	ldreq	r2, [sp, #-3077]!	; 0xfffff3fb
 308:	05054a43 	streq	r4, [r5, #-2627]	; 0xfffff5bd
 30c:	205a054a 	subscs	r0, sl, sl, asr #10
 310:	05667105 	strbeq	r7, [r6, #-261]!	; 0xfffffefb
 314:	2a056605 	bcs	159b30 <startup-0x1fea64d0>
 318:	4a41055a 	bmi	1041888 <startup-0x1efbe778>
 31c:	054a0505 	strbeq	r0, [sl, #-1285]	; 0xfffffafb
 320:	6f052058 	svcvs	0x00052058
 324:	66050566 	strvs	r0, [r5], -r6, ror #10
 328:	02001c05 	andeq	r1, r0, #1280	; 0x500
 32c:	05450204 	strbeq	r0, [r5, #-516]	; 0xfffffdfc
 330:	04020003 	streq	r0, [r2], #-3
 334:	26053c01 	strcs	r3, [r5], -r1, lsl #24
 338:	02040200 	andeq	r0, r4, #0, 4
 33c:	001b053a 	andseq	r0, fp, sl, lsr r5
 340:	3c010402 	cfstrscc	mvf0, [r1], {2}
 344:	02000205 	andeq	r0, r0, #1342177280	; 0x50000000
 348:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 34c:	3c0a0301 	stccc	3, cr0, [sl], {1}
 350:	590b0577 	stmdbpl	fp, {r0, r1, r2, r4, r5, r6, r8, sl}
 354:	052e0205 	streq	r0, [lr, #-517]!	; 0xfffffdfb
 358:	1d052206 	sfmne	f2, 4, [r5, #-24]	; 0xffffffe8
 35c:	2e32053d 	mrccs	5, 1, r0, cr2, cr13, {1}
 360:	054a0405 	strbeq	r0, [sl, #-1029]	; 0xfffffbfb
 364:	4f05203b 	svcmi	0x0005203b
 368:	6604052e 	strvs	r0, [r4], -lr, lsr #10
 36c:	055a1b05 	ldrbeq	r1, [sl, #-2821]	; 0xfffff4fb
 370:	04052e30 	streq	r2, [r5], #-3632	; 0xfffff1d0
 374:	2039054a 	eorscs	r0, r9, sl, asr #10
 378:	052e4d05 	streq	r4, [lr, #-3333]!	; 0xfffff2fb
 37c:	1b056604 	blne	159b94 <startup-0x1fea646c>
 380:	02040200 	andeq	r0, r4, #0, 4
 384:	00020545 	andeq	r0, r2, r5, asr #10
 388:	3c010402 	cfstrscc	mvf0, [r1], {2}
 38c:	05430105 	strbeq	r0, [r3, #-261]	; 0xfffffefb
 390:	0a058530 	beq	161858 <startup-0x1fe9e7a8>
 394:	4c0b055a 	cfstr32mi	mvfx0, [fp], {90}	; 0x5a
 398:	05221d05 	streq	r1, [r2, #-3333]!	; 0xfffff2fb
 39c:	27053c16 	smladcs	r5, r6, ip, r3
 3a0:	3c0f0520 	cfstr32cc	mvfx0, [pc], {32}
 3a4:	052f1c05 	streq	r1, [pc, #-3077]!	; fffff7a7 <n_start+0xdfffd7d3>
 3a8:	26053c15 			; <UNDEFINED> instruction: 0x26053c15
 3ac:	3c0f0520 	cfstr32cc	mvfx0, [pc], {32}
 3b0:	4b12052f 	blmi	481874 <startup-0x1fb7e78c>
 3b4:	052e0905 	streq	r0, [lr, #-2309]!	; 0xfffff6fb
 3b8:	3405222e 	strcc	r2, [r5], #-558	; 0xfffffdd2
 3bc:	2010054a 	andscs	r0, r0, sl, asr #10
 3c0:	02005805 	andeq	r5, r0, #327680	; 0x50000
 3c4:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
 3c8:	0402005e 	streq	r0, [r2], #-94	; 0xffffffa2
 3cc:	39054a01 	stmdbcc	r5, {r0, r9, fp, lr}
 3d0:	01040200 	mrseq	r0, R12_usr
 3d4:	01830520 	orreq	r0, r3, r0, lsr #10
 3d8:	02040200 	andeq	r0, r4, #0, 4
 3dc:	0189053c 	orreq	r0, r9, ip, lsr r5
 3e0:	02040200 	andeq	r0, r4, #0, 4
 3e4:	00630566 	rsbeq	r0, r3, r6, ror #10
 3e8:	20020402 	andcs	r0, r2, r2, lsl #8
 3ec:	0001ac05 	andeq	sl, r1, r5, lsl #24
 3f0:	3c030402 	cfstrscc	mvf0, [r3], {2}
 3f4:	0001b205 	andeq	fp, r1, r5, lsl #4
 3f8:	66030402 	strvs	r0, [r3], -r2, lsl #8
 3fc:	00018d05 	andeq	r8, r1, r5, lsl #26
 400:	20030402 	andcs	r0, r3, r2, lsl #8
 404:	053d1705 	ldreq	r1, [sp, #-1797]!	; 0xfffff8fb
 408:	04020031 	streq	r0, [r2], #-49	; 0xffffffcf
 40c:	1e054702 	cdpne	7, 0, cr4, cr5, cr2, {0}
 410:	01040200 	mrseq	r0, R12_usr
 414:	0009053c 	andeq	r0, r9, ip, lsr r5
 418:	4a010402 	bmi	41428 <startup-0x1ffbebd8>
 41c:	02002705 	andeq	r2, r0, #1310720	; 0x140000
 420:	053c0304 	ldreq	r0, [ip, #-772]!	; 0xfffffcfc
 424:	0b05530c 	bleq	15505c <startup-0x1feaafa4>
 428:	030e0566 	movweq	r0, #58726	; 0xe566
 42c:	053d2e0b 	ldreq	r2, [sp, #-3595]!	; 0xfffff1f5
 430:	05693d01 	strbeq	r3, [r9, #-3329]!	; 0xfffff2ff
 434:	0f054b02 	svceq	0x00054b02
 438:	6705055a 	smlsdvs	r5, sl, r5, r0
 43c:	02001905 	andeq	r1, r0, #81920	; 0x14000
 440:	054a0104 	strbeq	r0, [sl, #-260]	; 0xfffffefc
 444:	04020011 	streq	r0, [r2], #-17	; 0xffffffef
 448:	0e053c01 	cdpeq	12, 0, cr3, cr5, cr1, {0}
 44c:	5a0a0530 	bpl	281914 <startup-0x1fd7e6ec>
 450:	02001e05 	andeq	r1, r0, #5, 28	; 0x50
 454:	05580104 	ldrbeq	r0, [r8, #-260]	; 0xfffffefc
 458:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
 45c:	0e053c01 	cdpeq	12, 0, cr3, cr5, cr1, {0}
 460:	5a0a0530 	bpl	281928 <startup-0x1fd7e6d8>
 464:	02001e05 	andeq	r1, r0, #5, 28	; 0x50
 468:	05580104 	ldrbeq	r0, [r8, #-260]	; 0xfffffefc
 46c:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
 470:	0e053c01 	cdpeq	12, 0, cr3, cr5, cr1, {0}
 474:	5a0a0530 	bpl	28193c <startup-0x1fd7e6c4>
 478:	02001e05 	andeq	r1, r0, #5, 28	; 0x50
 47c:	05580104 	ldrbeq	r0, [r8, #-260]	; 0xfffffefc
 480:	04020016 	streq	r0, [r2], #-22	; 0xffffffea
 484:	0e053c01 	cdpeq	12, 0, cr3, cr5, cr1, {0}
 488:	4d010530 	cfstr32mi	mvfx0, [r1, #-192]	; 0xffffff40
 48c:	4b0e0577 	blmi	381a70 <startup-0x1fc7e590>
 490:	05580505 	ldrbeq	r0, [r8, #-1285]	; 0xfffffafb
 494:	04020037 	streq	r0, [r2], #-55	; 0xffffffc9
 498:	3b052203 	blcc	148cac <startup-0x1feb7354>
 49c:	03040200 	movweq	r0, #16896	; 0x4200
 4a0:	0022052e 	eoreq	r0, r2, lr, lsr #10
 4a4:	3c030402 	cfstrscc	mvf0, [r3], {2}
 4a8:	02003705 	andeq	r3, r0, #1310720	; 0x140000
 4ac:	054b0304 	strbeq	r0, [fp, #-772]	; 0xfffffcfc
 4b0:	0402003b 	streq	r0, [r2], #-59	; 0xffffffc5
 4b4:	22052e03 	andcs	r2, r5, #3, 28	; 0x30
 4b8:	03040200 	movweq	r0, #16896	; 0x4200
 4bc:	002d0558 	eoreq	r0, sp, r8, asr r5
 4c0:	63030402 	movwvs	r0, #13314	; 0x3402
 4c4:	02000505 	andeq	r0, r0, #20971520	; 0x1400000
 4c8:	053c0104 	ldreq	r0, [ip, #-260]!	; 0xfffffefc
 4cc:	05054212 	streq	r4, [r5, #-530]	; 0xfffffdee
 4d0:	8526053c 	strhi	r0, [r6, #-1340]!	; 0xfffffac4
 4d4:	05590d05 	ldrbeq	r0, [r9, #-3333]	; 0xfffff2fb
 4d8:	0d052226 	sfmeq	f2, 4, [r5, #-152]	; 0xffffff68
 4dc:	22260559 	eorcs	r0, r6, #373293056	; 0x16400000
 4e0:	05590d05 	ldrbeq	r0, [r9, #-3333]	; 0xfffff2fb
 4e4:	0d052226 	sfmeq	f2, 4, [r5, #-152]	; 0xffffff68
 4e8:	23010559 	movwcs	r0, #5465	; 0x1559
 4ec:	05763605 	ldrbeq	r3, [r6, #-1541]!	; 0xfffff9fb
 4f0:	2905590f 	stmdbcs	r5, {r0, r1, r2, r3, r8, fp, ip, lr}
 4f4:	2e2f052e 	cfsh64cs	mvdx0, mvdx15, #30
 4f8:	05200805 	streq	r0, [r0, #-2053]!	; 0xfffff7fb
 4fc:	0402003c 	streq	r0, [r2], #-60	; 0xffffffc4
 500:	56052e01 	strpl	r2, [r5], -r1, lsl #28
 504:	01040200 	mrseq	r0, R12_usr
 508:	005c052e 	subseq	r0, ip, lr, lsr #10
 50c:	2e010402 	cdpcs	4, 0, cr0, cr1, cr2, {0}
 510:	02003405 	andeq	r3, r0, #83886080	; 0x5000000
 514:	05200104 	streq	r0, [r0, #-260]!	; 0xfffffefc
 518:	0402006a 	streq	r0, [r2], #-106	; 0xffffff96
 51c:	84052e02 	strhi	r2, [r5], #-3586	; 0xfffff1fe
 520:	04020001 	streq	r0, [r2], #-1
 524:	8a052e02 	bhi	14bd34 <startup-0x1feb42cc>
 528:	04020001 	streq	r0, [r2], #-1
 52c:	61052e02 	tstvs	r5, r2, lsl #28
 530:	02040200 	andeq	r0, r4, #0, 4
 534:	01960520 	orrseq	r0, r6, r0, lsr #10
 538:	03040200 	movweq	r0, #16896	; 0x4200
 53c:	01b0052e 	lsrseq	r0, lr, #10
 540:	03040200 	movweq	r0, #16896	; 0x4200
 544:	01b6052e 			; <UNDEFINED> instruction: 0x01b6052e
 548:	03040200 	movweq	r0, #16896	; 0x4200
 54c:	018e052e 	orreq	r0, lr, lr, lsr #10
 550:	03040200 	movweq	r0, #16896	; 0x4200
 554:	31030520 	tstcc	r3, r0, lsr #10
 558:	05590905 	ldrbeq	r0, [r9, #-2309]	; 0xfffff6fb
 55c:	1605670e 	strne	r6, [r5], -lr, lsl #14
 560:	5918054a 	ldmdbpl	r8, {r1, r3, r6, r8, sl}
 564:	054a0d05 	strbeq	r0, [sl, #-3333]	; 0xfffff2fb
 568:	10053003 	andne	r3, r5, r3
 56c:	300c0559 	andcc	r0, ip, r9, asr r5
 570:	05210105 	streq	r0, [r1, #-261]!	; 0xfffffefb
 574:	0e054c25 	cdpeq	12, 0, cr4, cr5, cr5, {1}
 578:	4a08054c 	bmi	201ab0 <startup-0x1fdfe550>
 57c:	05301205 	ldreq	r1, [r0, #-517]!	; 0xfffffdfb
 580:	24052e09 	strcs	r2, [r5], #-3593	; 0xfffff1f7
 584:	2e400522 	cdpcs	5, 4, cr0, cr0, cr2, {1}
 588:	054a1005 	strbeq	r1, [sl, #-5]
 58c:	0402005c 	streq	r0, [r2], #-92	; 0xffffffa4
 590:	78052e01 	stmdavc	r5, {r0, r9, sl, fp, sp}
 594:	01040200 	mrseq	r0, R12_usr
 598:	0046052e 	subeq	r0, r6, lr, lsr #10
 59c:	66010402 	strvs	r0, [r1], -r2, lsl #8
 5a0:	05301805 	ldreq	r1, [r0, #-2053]!	; 0xfffff7fb
 5a4:	0402002d 	streq	r0, [r2], #-45	; 0xffffffd3
 5a8:	22052a02 	andcs	r2, r5, #8192	; 0x2000
 5ac:	01040200 	mrseq	r0, R12_usr
 5b0:	0009053c 	andeq	r0, r9, ip, lsr r5
 5b4:	4a010402 	bmi	415c4 <startup-0x1ffbea3c>
 5b8:	09030c05 	stmdbeq	r3, {r0, r2, sl, fp}
 5bc:	2101053c 	tstcs	r1, ip, lsr r5
 5c0:	4b1c054d 	blmi	701afc <startup-0x1f8fe504>
 5c4:	052e0805 	streq	r0, [lr, #-2053]!	; 0xfffff7fb
 5c8:	04020046 	streq	r0, [r2], #-70	; 0xffffffba
 5cc:	30052e01 	andcc	r2, r5, r1, lsl #28
 5d0:	01040200 	mrseq	r0, R12_usr
 5d4:	006b052e 	rsbeq	r0, fp, lr, lsr #10
 5d8:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
 5dc:	02005505 	andeq	r5, r0, #20971520	; 0x1400000
 5e0:	052e0204 	streq	r0, [lr, #-516]!	; 0xfffffdfc
 5e4:	02000190 	andeq	r0, r0, #144, 2	; 0x24
 5e8:	052e0304 	streq	r0, [lr, #-772]!	; 0xfffffcfc
 5ec:	0402007a 	streq	r0, [r2], #-122	; 0xffffff86
 5f0:	0a052e03 	beq	14be04 <startup-0x1feb41fc>
 5f4:	2f0c052f 	svccs	0x000c052f
 5f8:	4d210105 	stfmis	f0, [r1, #-20]!	; 0xffffffec
 5fc:	054b1005 	strbeq	r1, [fp, #-5]
 600:	3d3d591b 			; <UNDEFINED> instruction: 0x3d3d591b
 604:	3d0d053d 	cfstr32cc	mvfx0, [sp, #-244]	; 0xffffff0c
 608:	054b0105 	strbeq	r0, [fp, #-261]	; 0xfffffefb
 60c:	05057618 	streq	r7, [r5, #-1560]	; 0xfffff9e8
 610:	4b17052f 	blmi	5c1ad4 <startup-0x1fa3e52c>
 614:	055c1c05 	ldrbeq	r1, [ip, #-3077]	; 0xfffff3fb
 618:	0f052e08 	svceq	0x00052e08
 61c:	67160530 			; <UNDEFINED> instruction: 0x67160530
 620:	053f1105 	ldreq	r1, [pc, #-261]!	; 523 <startup-0x1ffffadd>
 624:	0505580b 	streq	r5, [r5, #-2059]	; 0xfffff7f5
 628:	0105752f 	tsteq	r5, pc, lsr #10
 62c:	02059359 	andeq	r9, r5, #1677721601	; 0x64000001
 630:	01055959 	tsteq	r5, r9, asr r9
 634:	02054d59 	andeq	r4, r5, #5696	; 0x1640
 638:	3d08054b 	cfstr32cc	mvfx0, [r8, #-300]	; 0xfffffed4
 63c:	2216052f 	andscs	r0, r6, #197132288	; 0xbc00000
 640:	053c0305 	ldreq	r0, [ip, #-773]!	; 0xfffffcfb
 644:	08054809 	stmdaeq	r5, {r0, r3, fp, lr}
 648:	3202052e 	andcc	r0, r2, #192937984	; 0xb800000
 64c:	4d4b0105 	stfmie	f0, [fp, #-20]	; 0xffffffec
 650:	053d0205 	ldreq	r0, [sp, #-517]!	; 0xfffffdfb
 654:	02052f0b 	andeq	r2, r5, #11, 30	; 0x2c
 658:	0003052e 	andeq	r0, r3, lr, lsr #10
 65c:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
 660:	02001c05 	andeq	r1, r0, #1280	; 0x500
 664:	05c60304 	strbeq	r0, [r6, #772]	; 0x304
 668:	04020002 	streq	r0, [r2], #-2
 66c:	055c3c01 	ldrbeq	r3, [ip, #-3073]	; 0xfffff3ff
 670:	05695901 	strbeq	r5, [r9, #-2305]!	; 0xfffff6ff
 674:	09054b15 	stmdbeq	r5, {r0, r2, r4, r8, r9, fp, lr}
 678:	3e07053d 	mcrcc	5, 0, r0, cr7, cr13, {1}
 67c:	2f4d0205 	svccs	0x004d0205
 680:	054c2f2f 	strbeq	r2, [ip, #-3887]	; 0xfffff0d1
 684:	02055a05 	andeq	r5, r5, #20480	; 0x5000
 688:	68080567 	stmdavs	r8, {r0, r1, r2, r5, r6, r8, sl}
 68c:	59230905 	stmdbpl	r3!, {r0, r2, r8, fp}
 690:	054b0305 	strbeq	r0, [fp, #-773]	; 0xfffffcfb
 694:	07056708 	streq	r6, [r5, -r8, lsl #14]
 698:	22040574 	andcs	r0, r4, #116, 10	; 0x1d000000
 69c:	05301605 	ldreq	r1, [r0, #-1541]!	; 0xfffff9fb
 6a0:	3005662d 	andcc	r6, r5, sp, lsr #12
 6a4:	02040200 	andeq	r0, r4, #0, 4
 6a8:	002d0520 	eoreq	r0, sp, r0, lsr #10
 6ac:	58020402 	stmdapl	r2, {r1, sl}
 6b0:	03040200 	movweq	r0, #16896	; 0x4200
 6b4:	02002006 	andeq	r2, r0, #6
 6b8:	052e0404 	streq	r0, [lr, #-1028]!	; 0xfffffbfc
 6bc:	04020014 	streq	r0, [r2], #-20	; 0xffffffec
 6c0:	05200606 	streq	r0, [r0, #-1542]!	; 0xfffff9fa
 6c4:	04020003 	streq	r0, [r2], #-3
 6c8:	09057506 	stmdbeq	r5, {r1, r2, r8, sl, ip, sp, lr}
 6cc:	053c7503 	ldreq	r7, [ip, #-1283]!	; 0xfffffafd
 6d0:	02056608 	andeq	r6, r5, #8, 12	; 0x800000
 6d4:	052e0d03 	streq	r0, [lr, #-3331]!	; 0xfffff2fd
 6d8:	31084b01 	tstcc	r8, r1, lsl #22
 6dc:	053d0205 	ldreq	r0, [sp, #-517]!	; 0xfffffdfb
 6e0:	06054d10 			; <UNDEFINED> instruction: 0x06054d10
 6e4:	00120559 	andseq	r0, r2, r9, asr r5
 6e8:	4a010402 	bmi	416f8 <startup-0x1ffbe908>
 6ec:	054b0b05 	strbeq	r0, [fp, #-2821]	; 0xfffff4fb
 6f0:	056a3101 	strbeq	r3, [sl, #-257]!	; 0xfffffeff
 6f4:	052f2f02 	streq	r2, [pc, #-3842]!	; fffff7fa <n_start+0xdfffd826>
 6f8:	03052f08 	movweq	r2, #24328	; 0x5f08
 6fc:	2c090522 	cfstr32cs	mvfx0, [r9], {34}	; 0x22
 700:	053c0805 	ldreq	r0, [ip, #-2053]!	; 0xfffff7fb
 704:	01052402 	tsteq	r5, r2, lsl #8
 708:	0005024c 	andeq	r0, r5, ip, asr #4
 70c:	006e0101 	rsbeq	r0, lr, r1, lsl #2
 710:	00030000 	andeq	r0, r3, r0
 714:	00000020 	andeq	r0, r0, r0, lsr #32
 718:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
 71c:	0101000d 	tsteq	r1, sp
 720:	00000101 	andeq	r0, r0, r1, lsl #2
 724:	00000100 	andeq	r0, r0, r0, lsl #2
 728:	74730001 	ldrbtvc	r0, [r3], #-1
 72c:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0xfffffd9f
 730:	00632e70 	rsbeq	r2, r3, r0, ror lr
 734:	00000000 	andeq	r0, r0, r0
 738:	05000f05 	streq	r0, [r0, #-3845]	; 0xfffff0fb
 73c:	00000002 	andeq	r0, r0, r2
 740:	02051720 	andeq	r1, r5, #32, 14	; 0x800000
 744:	2f212113 	svccs	0x00212113
 748:	02210105 	eoreq	r0, r1, #1073741825	; 0x40000001
 74c:	01010003 	tsteq	r1, r3
 750:	05000105 	streq	r0, [r0, #-261]	; 0xfffffefb
 754:	000cbc02 	andeq	fp, ip, r2, lsl #24
 758:	010f0320 	tsteq	pc, r0, lsr #6
 75c:	13210205 			; <UNDEFINED> instruction: 0x13210205
 760:	24210105 	strtcs	r0, [r1], #-261	; 0xfffffefb
 764:	13210205 			; <UNDEFINED> instruction: 0x13210205
 768:	24210105 	strtcs	r0, [r1], #-261	; 0xfffffefb
 76c:	13210205 			; <UNDEFINED> instruction: 0x13210205
 770:	24210105 	strtcs	r0, [r1], #-261	; 0xfffffefb
 774:	13210205 			; <UNDEFINED> instruction: 0x13210205
 778:	02210105 	eoreq	r0, r1, #1073741825	; 0x40000001
 77c:	01010001 	tsteq	r1, r1

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72617355 	rsbvc	r7, r1, #1409286145	; 0x54000001
   4:	755f0074 	ldrbvc	r0, [pc, #-116]	; ffffff98 <n_start+0xdfffdfc4>
   8:	6573756e 	ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92
   c:	5f003064 	svcpl	0x00003064
  10:	73756e75 	cmnvc	r5, #1872	; 0x750
  14:	00336465 	eorseq	r6, r3, r5, ror #8
  18:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
  1c:	00632e67 	rsbeq	r2, r3, r7, ror #28
  20:	20554e47 	subscs	r4, r5, r7, asr #28
  24:	20373143 	eorscs	r3, r7, r3, asr #2
  28:	332e3031 			; <UNDEFINED> instruction: 0x332e3031
  2c:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  30:	30313230 	eorscc	r3, r1, r0, lsr r2
  34:	20343238 	eorscs	r3, r4, r8, lsr r2
  38:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  3c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  40:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
  44:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
  48:	6d2d2062 	stcvs	0, cr2, [sp, #-392]!	; 0xfffffe78
  4c:	752d6f6e 	strvc	r6, [sp, #-3950]!	; 0xfffff092
  50:	696c616e 	stmdbvs	ip!, {r1, r2, r3, r5, r6, r8, sp, lr}^
  54:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
  58:	6363612d 	cmnvs	r3, #1073741835	; 0x4000000b
  5c:	20737365 	rsbscs	r7, r3, r5, ror #6
  60:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  64:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  68:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  6c:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
  70:	616d2d20 	cmnvs	sp, r0, lsr #26
  74:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  78:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  7c:	206d2d36 	rsbcs	r2, sp, r6, lsr sp
  80:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  84:	2d20304f 	stccs	0, cr3, [r0, #-316]!	; 0xfffffec4
  88:	3d647473 	cfstrdcc	mvd7, [r4, #-460]!	; 0xfffffe34
  8c:	31756e67 	cmncc	r5, r7, ror #28
  90:	755f0037 	ldrbvc	r0, [pc, #-55]	; 61 <startup-0x1fffff9f>
  94:	6573756e 	ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92
  98:	5f003164 	svcpl	0x00003164
  9c:	73756e75 	cmnvc	r5, #1872	; 0x750
  a0:	00326465 	eorseq	r6, r2, r5, ror #8
  a4:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
  a8:	632f7372 			; <UNDEFINED> instruction: 0x632f7372
  ac:	72746568 	rsbsvc	r6, r4, #104, 10	; 0x1a000000
  b0:	442f6e61 	strtmi	r6, [pc], #-3681	; b8 <startup-0x1fffff48>
  b4:	6d75636f 	ldclvs	3, cr6, [r5, #-444]!	; 0xfffffe44
  b8:	73746e65 	cmnvc	r4, #1616	; 0x650
  bc:	6f6b532f 	svcvs	0x006b532f
  c0:	4d2f616c 	stfmis	f6, [pc, #-432]!	; ffffff18 <n_start+0xdfffdf44>
  c4:	4d2f504f 	stcmi	0, cr5, [pc, #-316]!	; ffffff90 <n_start+0xdfffdfbc>
  c8:	37303444 	ldrcc	r3, [r0, -r4, asr #8]!
  cc:	6e755f00 	cdpvs	15, 7, cr5, cr5, cr0, {0}
  d0:	64657375 	strbtvs	r7, [r5], #-885	; 0xfffffc8b
  d4:	755f0034 	ldrbvc	r0, [pc, #-52]	; a8 <startup-0x1fffff58>
  d8:	6573756e 	ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92
  dc:	73003564 	movwvc	r3, #1380	; 0x564
  e0:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
  e4:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  e8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  ec:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f0:	74670074 	strbtvc	r0, [r7], #-116	; 0xffffff8c
  f4:	70007270 	andvc	r7, r0, r0, ror r2
  f8:	746e6972 	strbtvc	r6, [lr], #-2418	; 0xfffff68e
  fc:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 100:	635f746e 	cmpvs	pc, #1845493760	; 0x6e000000
 104:	00726168 	rsbseq	r6, r2, r8, ror #2
 108:	78736f70 	ldmdavc	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 10c:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
 110:	70615f74 	rsbvc	r5, r1, r4, ror pc
 114:	49520070 	ldmdbmi	r2, {r4, r5, r6}^
 118:	00544847 	subseq	r4, r4, r7, asr #16
 11c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
 120:	756c6f43 	strbvc	r6, [ip, #-3907]!	; 0xfffff0bd
 124:	79006e6d 	stmdbvc	r0, {r0, r2, r3, r5, r6, r9, sl, fp, sp, lr}
 128:	7972745f 	ldmdbvc	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^
 12c:	735f6e00 	cmpvc	pc, #0, 28
 130:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
 134:	706e6900 	rsbvc	r6, lr, r0, lsl #18
 138:	61007475 	tstvs	r0, r5, ror r4
 13c:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 140:	7274635f 	rsbsvc	r6, r4, #2080374785	; 0x7c000001
 144:	69625f6c 	stmdbvs	r2!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
 148:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 14c:	72670074 	rsbvc	r0, r7, #116	; 0x74
 150:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
 154:	69705f63 	ldmdbvs	r0!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^
 158:	5f6c6578 	svcpl	0x006c6578
 15c:	61656c63 	cmnvs	r5, r3, ror #24
 160:	616d0072 	smcvs	53250	; 0xd002
 164:	64006e69 	strvs	r6, [r0], #-3689	; 0xfffff197
 168:	5f776172 	svcpl	0x00776172
 16c:	61656c63 	cmnvs	r5, r3, ror #24
 170:	6e735f72 	mrcvs	15, 3, r5, cr3, cr2, {3}
 174:	00656b61 	rsbeq	r6, r5, r1, ror #22
 178:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
 17c:	616e7300 	cmnvs	lr, r0, lsl #6
 180:	645f656b 	ldrbvs	r6, [pc], #-1387	; 188 <startup-0x1ffffe78>
 184:	67697365 	strbvs	r7, [r9, -r5, ror #6]!
 188:	7267006e 	rsbvc	r0, r7, #110	; 0x6e
 18c:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
 190:	6c635f63 	stclvs	15, cr5, [r3], #-396	; 0xfffffe74
 194:	5f726165 	svcpl	0x00726165
 198:	65726373 	ldrbvs	r6, [r2, #-883]!	; 0xfffffc8d
 19c:	61006e65 	tstvs	r0, r5, ror #28
 1a0:	656c7070 	strbvs	r7, [ip, #-112]!	; 0xffffff90
 1a4:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
 1a8:	006e6769 	rsbeq	r6, lr, r9, ror #14
 1ac:	6b616e73 	blvs	185bb80 <startup-0x1e7a4480>
 1b0:	6f6d5f65 	svcvs	0x006d5f65
 1b4:	61006576 	tstvs	r0, r6, ror r5
 1b8:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 1bc:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
 1c0:	635f6574 	cmpvs	pc, #116, 10	; 0x1d000000
 1c4:	00726168 	rsbseq	r6, r2, r8, ror #2
 1c8:	5f77656e 	svcpl	0x0077656e
 1cc:	656d6167 	strbvs	r6, [sp, #-359]!	; 0xfffffe99
 1d0:	616e7300 	cmnvs	lr, r0, lsl #6
 1d4:	685f656b 	ldmdavs	pc, {r0, r1, r3, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 1d8:	775f7469 	ldrbvc	r7, [pc, -r9, ror #8]
 1dc:	006c6c61 	rsbeq	r6, ip, r1, ror #24
 1e0:	4e494f50 	mcrmi	15, 2, r4, cr9, cr0, {2}
 1e4:	6f700054 	svcvs	0x00700054
 1e8:	41007973 	tstmi	r0, r3, ror r9
 1ec:	76697463 	strbtvc	r7, [r9], -r3, ror #8
 1f0:	52657461 	rsbpl	r7, r5, #1627389952	; 0x61000000
 1f4:	7700776f 	strvc	r7, [r0, -pc, ror #14]
 1f8:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 1fc:	676f6c5f 			; <UNDEFINED> instruction: 0x676f6c5f
 200:	7267006f 	rsbvc	r0, r7, #111	; 0x6f
 204:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
 208:	6e695f63 	cdpvs	15, 6, cr5, cr9, cr3, {3}
 20c:	6c617469 	cfstrdvs	mvd7, [r1], #-420	; 0xfffffe5c
 210:	00657a69 	rsbeq	r7, r5, r9, ror #20
 214:	6c707061 	ldclvs	0, cr7, [r0], #-388	; 0xfffffe7c
 218:	656e5f65 	strbvs	r5, [lr, #-3941]!	; 0xfffff09b
 21c:	73610077 	cmnvc	r1, #119	; 0x77
 220:	5f696963 	svcpl	0x00696963
 224:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
 228:	46454c00 	strbmi	r4, [r5], -r0, lsl #24
 22c:	69660054 	stmdbvs	r6!, {r2, r4, r6}^
 230:	44747372 	ldrbtmi	r7, [r4], #-882	; 0xfffffc8e
 234:	61726700 	cmnvs	r2, r0, lsl #14
 238:	63696870 	cmnvs	r9, #112, 16	; 0x700000
 23c:	7869705f 	stmdavc	r9!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^
 240:	735f6c65 	cmpvc	pc, #25856	; 0x6500
 244:	61007465 	tstvs	r0, r5, ror #8
 248:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 24c:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
 250:	635f6574 	cmpvs	pc, #116, 10	; 0x1d000000
 254:	6100646d 	tstvs	r0, sp, ror #8
 258:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 25c:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!	; e8 <startup-0x1fffff18>
 260:	646e616d 	strbtvs	r6, [lr], #-365	; 0xfffffe93
 264:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 268:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; 1ae <startup-0x1ffffe52>	; <UNPREDICTABLE>
 26c:	696c6c69 	stmdbvs	ip!, {r0, r3, r5, r6, sl, fp, sp, lr}^
 270:	6e656c00 	cdpvs	12, 6, cr6, cr5, cr0, {0}
 274:	00687467 	rsbeq	r7, r8, r7, ror #8
 278:	69637361 	stmdbvs	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 27c:	74635f69 	strbtvc	r5, [r3], #-3945	; 0xfffff097
 280:	625f6c72 	subsvs	r6, pc, #29184	; 0x7200
 284:	635f7469 	cmpvs	pc, #1761607680	; 0x69000000
 288:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
 28c:	756f6300 	strbvc	r6, [pc, #-768]!	; ffffff94 <n_start+0xdfffdfc0>
 290:	655f746e 	ldrbvs	r7, [pc, #-1134]	; fffffe2a <n_start+0xdfffde56>
 294:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
 298:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 29c:	0073656c 	rsbseq	r6, r3, ip, ror #10
 2a0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
 2a4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xfffff199
 2a8:	61686320 	cmnvs	r8, r0, lsr #6
 2ac:	656b0072 	strbvs	r0, [fp, #-114]!	; 0xffffff8e
 2b0:	73006279 	movwvc	r6, #633	; 0x279
 2b4:	656b616e 	strbvs	r6, [fp, #-366]!	; 0xfffffe92
 2b8:	7300745f 	movwvc	r7, #1119	; 0x45f
 2bc:	656b616e 	strbvs	r6, [fp, #-366]!	; 0xfffffe92
 2c0:	7461655f 	strbtvc	r6, [r1], #-1375	; 0xfffffaa1
 2c4:	7070615f 	rsbsvc	r6, r0, pc, asr r1
 2c8:	7800656c 	stmdavc	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
 2cc:	7972745f 	ldmdbvc	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^
 2d0:	63736100 	cmnvs	r3, #0, 2
 2d4:	675f6969 	ldrbvs	r6, [pc, -r9, ror #18]
 2d8:	786f746f 	stmdavc	pc!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 2dc:	65640079 	strbvs	r0, [r4, #-121]!	; 0xffffff87
 2e0:	5f79616c 	svcpl	0x0079616c
 2e4:	6e303532 	mrcvs	5, 1, r3, cr0, cr2, {1}
 2e8:	425f0073 	subsmi	r0, pc, #115	; 0x73
 2ec:	006c6f6f 	rsbeq	r6, ip, pc, ror #30
 2f0:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 2f4:	72700079 	rsbsvc	r0, r0, #121	; 0x79
 2f8:	45746e69 	ldrbmi	r6, [r4, #-3689]!	; 0xfffff197
 2fc:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
 300:	6c707041 	ldclvs	0, cr7, [r0], #-260	; 0xfffffefc
 304:	74007365 	strvc	r7, [r0], #-869	; 0xfffffc9b
 308:	006a624f 	rsbeq	r6, sl, pc, asr #4
 30c:	4e574f44 	cdpmi	15, 5, cr4, cr7, cr4, {2}
 310:	6c656400 	cfstrdvs	mvd6, [r5], #-0
 314:	6d5f7961 	vldrvs.16	s15, [pc, #-194]	; 25a <startup-0x1ffffda6>	; <UNPREDICTABLE>
 318:	6f726369 	svcvs	0x00726369
 31c:	646f6200 	strbtvs	r6, [pc], #-512	; 324 <startup-0x1ffffcdc>
 320:	61705f79 	cmnvs	r0, r9, ror pc
 324:	61007472 	tstvs	r0, r2, ror r4
 328:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 32c:	6165725f 	cmnvs	r5, pc, asr r2
 330:	6f635f64 	svcvs	0x00635f64
 334:	6f72746e 	svcvs	0x0072746e
 338:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
 33c:	72646100 	rsbvc	r6, r4, #0, 2
 340:	00737365 	rsbseq	r7, r3, r5, ror #6
 344:	6b616e73 	blvs	185bd18 <startup-0x1e7a42e8>
 348:	69685f65 	stmdbvs	r8!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 34c:	65735f74 	ldrbvs	r5, [r3, #-3956]!	; 0xfffff08c
 350:	6d00666c 	stcvs	6, cr6, [r0, #-432]	; 0xfffffe50
 354:	2e6e6961 	vnmulcs.f16	s13, s28, s3	; <UNPREDICTABLE>
 358:	70610063 	rsbvc	r0, r1, r3, rrx
 35c:	5f656c70 	svcpl	0x00656c70
 360:	6e730074 	mrcvs	0, 3, r0, cr3, cr4, {3}
 364:	5f656b61 	svcpl	0x00656b61
 368:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 36c:	696e6900 	stmdbvs	lr!, {r8, fp, sp, lr}^
 370:	6e735f74 	mrcvs	15, 3, r5, cr3, cr4, {3}
 374:	00656b61 	rsbeq	r6, r5, r1, ror #22
 378:	74735f73 	ldrbtvc	r5, [r3], #-3955	; 0xfffff08d
 37c:	00747261 	rsbseq	r7, r4, r1, ror #4
 380:	77617264 	strbvc	r7, [r1, -r4, ror #4]!
 384:	656c635f 	strbvs	r6, [ip, #-863]!	; 0xfffffca1
 388:	615f7261 	cmpvs	pc, r1, ror #4
 38c:	656c7070 	strbvs	r7, [ip, #-112]!	; 0xffffff90
 390:	4a424f00 	bmi	1093f98 <startup-0x1ef6c068>
 394:	00544345 	subseq	r4, r4, r5, asr #6
 398:	706f7473 	rsbvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
 39c:	6d61675f 	stclvs	7, cr6, [r1, #-380]!	; 0xfffffe84
 3a0:	73610065 	cmnvc	r1, #101	; 0x65
 3a4:	5f696963 	svcpl	0x00696963
 3a8:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
 3ac:	6174735f 	cmnvs	r4, pc, asr r3
 3b0:	00737574 	rsbseq	r7, r3, r4, ror r5
 3b4:	69637361 	stmdbvs	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^
 3b8:	72775f69 	rsbsvc	r5, r7, #420	; 0x1a4
 3bc:	5f657469 	svcpl	0x00657469
 3c0:	746e6f63 	strbtvc	r6, [lr], #-3939	; 0xfffff09d
 3c4:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
 3c8:	74007265 	strvc	r7, [r0], #-613	; 0xfffffd9b
 3cc:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
 3d0:	6e695f36 	mcrvs	15, 3, r5, cr9, cr6, {1}
 3d4:	61007469 	tstvs	r0, r9, ror #8
 3d8:	69696373 	stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
 3dc:	6165725f 	cmnvs	r5, pc, asr r2
 3e0:	61645f64 	cmnvs	r4, r4, ror #30
 3e4:	73006174 	movwvc	r6, #372	; 0x174
 3e8:	656b616e 	strbvs	r6, [fp, #-366]!	; 0xfffffe92
 3ec:	6165645f 	cmnvs	r5, pc, asr r4
 3f0:	73610064 	cmnvc	r1, #100	; 0x64
 3f4:	5f696963 	svcpl	0x00696963
 3f8:	74697277 	strbtvc	r7, [r9], #-631	; 0xfffffd89
 3fc:	61645f65 	cmnvs	r4, r5, ror #30
 400:	64006174 	strvs	r6, [r0], #-372	; 0xfffffe8c
 404:	745f7269 	ldrbvc	r7, [pc], #-617	; 40c <startup-0x1ffffbf4>
 408:	69727000 	ldmdbvs	r2!, {ip, sp, lr}^
 40c:	745f746e 	ldrbvc	r7, [pc], #-1134	; 414 <startup-0x1ffffbec>
 410:	00747865 	rsbseq	r7, r4, r5, ror #16
 414:	77617264 	strbvc	r7, [r1, -r4, ror #4]!
 418:	6d61675f 	stclvs	7, cr6, [r1, #-380]!	; 0xfffffe84
 41c:	616c0065 	cmnvs	ip, r5, rrx
 420:	00447473 	subeq	r7, r4, r3, ror r4
 424:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
 428:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
 42c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
 430:	75747261 	ldrbvc	r7, [r4, #-609]!	; 0xfffffd9f
 434:	Address 0x0000000000000434 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <startup-0x1ef2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	72412055 	subvc	r2, r1, #85	; 0x55
   c:	6d45206d 	stclvs	0, cr2, [r5, #-436]	; 0xfffffe4c
  10:	64646562 	strbtvs	r6, [r4], #-1378	; 0xfffffa9e
  14:	54206465 	strtpl	r6, [r0], #-1125	; 0xfffffb9b
  18:	636c6f6f 	cmnvs	ip, #444	; 0x1bc
  1c:	6e696168 	powvsez	f6, f1, #0.0
  20:	2e303120 	rsfcssp	f3, f0, f0
  24:	30322d33 	eorscc	r2, r2, r3, lsr sp
  28:	312e3132 			; <UNDEFINED> instruction: 0x312e3132
  2c:	31202930 			; <UNDEFINED> instruction: 0x31202930
  30:	2e332e30 	mrccs	14, 1, r2, cr3, cr0, {1}
  34:	30322031 	eorscc	r2, r2, r1, lsr r0
  38:	38303132 	ldmdacc	r0!, {r1, r4, r5, r8, ip, sp}
  3c:	28203432 	stmdacs	r0!, {r1, r4, r5, sl, ip, sp}
  40:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
  44:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002a41 	andeq	r2, r0, r1, asr #20
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000020 	andeq	r0, r0, r0, lsr #32
  10:	4d2d3605 	stcmi	6, cr3, [sp, #-20]!	; 0xffffffec
  14:	070b0600 	streq	r0, [fp, -r0, lsl #12]
  18:	1201094d 	andne	r0, r1, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <startup-0x1ffb9bd0>
  28:	Address 0x0000000000000028 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	20000010 	andcs	r0, r0, r0, lsl r0
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	20000050 	andcs	r0, r0, r0, asr r0
  3c:	0000002a 	andeq	r0, r0, sl, lsr #32
  40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  44:	41018e02 	tstmi	r1, r2, lsl #28
  48:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  4c:	00000007 	andeq	r0, r0, r7
  50:	0000000c 	andeq	r0, r0, ip
  54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  58:	7c020001 	stcvc	0, cr0, [r2], {1}
  5c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  60:	00000018 	andeq	r0, r0, r8, lsl r0
  64:	00000050 	andeq	r0, r0, r0, asr r0
  68:	2000007c 	andcs	r0, r0, ip, ror r0
  6c:	0000003c 	andeq	r0, r0, ip, lsr r0
  70:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  74:	41018e02 	tstmi	r1, r2, lsl #28
  78:	0000070d 	andeq	r0, r0, sp, lsl #14
  7c:	00000018 	andeq	r0, r0, r8, lsl r0
  80:	00000050 	andeq	r0, r0, r0, asr r0
  84:	200000b8 	strhcs	r0, [r0], -r8
  88:	00000098 	muleq	r0, r8, r0
  8c:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  90:	41018e02 	tstmi	r1, r2, lsl #28
  94:	0000070d 	andeq	r0, r0, sp, lsl #14
  98:	00000018 	andeq	r0, r0, r8, lsl r0
  9c:	00000050 	andeq	r0, r0, r0, asr r0
  a0:	20000150 	andcs	r0, r0, r0, asr r1
  a4:	00000044 	andeq	r0, r0, r4, asr #32
  a8:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  ac:	41018e02 	tstmi	r1, r2, lsl #28
  b0:	0000070d 	andeq	r0, r0, sp, lsl #14
  b4:	0000001c 	andeq	r0, r0, ip, lsl r0
  b8:	00000050 	andeq	r0, r0, r0, asr r0
  bc:	20000194 	mulcs	r0, r4, r1
  c0:	00000036 	andeq	r0, r0, r6, lsr r0
  c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  c8:	41018e02 	tstmi	r1, r2, lsl #28
  cc:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
  d0:	00000007 	andeq	r0, r0, r7
  d4:	0000001c 	andeq	r0, r0, ip, lsl r0
  d8:	00000050 	andeq	r0, r0, r0, asr r0
  dc:	200001ca 	andcs	r0, r0, sl, asr #3
  e0:	00000024 	andeq	r0, r0, r4, lsr #32
  e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  e8:	41018e02 	tstmi	r1, r2, lsl #28
  ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
  f0:	00000007 	andeq	r0, r0, r7
  f4:	0000001c 	andeq	r0, r0, ip, lsl r0
  f8:	00000050 	andeq	r0, r0, r0, asr r0
  fc:	200001ee 	andcs	r0, r0, lr, ror #3
 100:	00000052 	andeq	r0, r0, r2, asr r0
 104:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 108:	41018e02 	tstmi	r1, r2, lsl #28
 10c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 110:	00000007 	andeq	r0, r0, r7
 114:	0000001c 	andeq	r0, r0, ip, lsl r0
 118:	00000050 	andeq	r0, r0, r0, asr r0
 11c:	20000240 	andcs	r0, r0, r0, asr #4
 120:	00000054 	andeq	r0, r0, r4, asr r0
 124:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 128:	41018e02 	tstmi	r1, r2, lsl #28
 12c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 130:	00000007 	andeq	r0, r0, r7
 134:	0000001c 	andeq	r0, r0, ip, lsl r0
 138:	00000050 	andeq	r0, r0, r0, asr r0
 13c:	20000294 	mulcs	r0, r4, r2
 140:	00000068 	andeq	r0, r0, r8, rrx
 144:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 148:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 14c:	280e4101 	stmdacs	lr, {r0, r8, lr}
 150:	00070d41 	andeq	r0, r7, r1, asr #26
 154:	0000001c 	andeq	r0, r0, ip, lsl r0
 158:	00000050 	andeq	r0, r0, r0, asr r0
 15c:	200002fc 	strdcs	r0, [r0], -ip
 160:	00000038 	andeq	r0, r0, r8, lsr r0
 164:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 168:	41018e02 	tstmi	r1, r2, lsl #28
 16c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 170:	00000007 	andeq	r0, r0, r7
 174:	0000001c 	andeq	r0, r0, ip, lsl r0
 178:	00000050 	andeq	r0, r0, r0, asr r0
 17c:	20000334 	andcs	r0, r0, r4, lsr r3
 180:	00000048 	andeq	r0, r0, r8, asr #32
 184:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 188:	41018e02 	tstmi	r1, r2, lsl #28
 18c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 190:	00000007 	andeq	r0, r0, r7
 194:	0000001c 	andeq	r0, r0, ip, lsl r0
 198:	00000050 	andeq	r0, r0, r0, asr r0
 19c:	2000037c 	andcs	r0, r0, ip, ror r3
 1a0:	00000038 	andeq	r0, r0, r8, lsr r0
 1a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1a8:	41018e02 	tstmi	r1, r2, lsl #28
 1ac:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1b0:	00000007 	andeq	r0, r0, r7
 1b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1b8:	00000050 	andeq	r0, r0, r0, asr r0
 1bc:	200003b4 			; <UNDEFINED> instruction: 0x200003b4
 1c0:	0000002a 	andeq	r0, r0, sl, lsr #32
 1c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1c8:	41018e02 	tstmi	r1, r2, lsl #28
 1cc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1d0:	00000007 	andeq	r0, r0, r7
 1d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1d8:	00000050 	andeq	r0, r0, r0, asr r0
 1dc:	200003de 	ldrdcs	r0, [r0], -lr
 1e0:	0000002a 	andeq	r0, r0, sl, lsr #32
 1e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 1e8:	41018e02 	tstmi	r1, r2, lsl #28
 1ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 1f0:	00000007 	andeq	r0, r0, r7
 1f4:	0000001c 	andeq	r0, r0, ip, lsl r0
 1f8:	00000050 	andeq	r0, r0, r0, asr r0
 1fc:	20000408 	andcs	r0, r0, r8, lsl #8
 200:	00000034 	andeq	r0, r0, r4, lsr r0
 204:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 208:	41018e02 	tstmi	r1, r2, lsl #28
 20c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 210:	00000007 	andeq	r0, r0, r7
 214:	0000001c 	andeq	r0, r0, ip, lsl r0
 218:	00000050 	andeq	r0, r0, r0, asr r0
 21c:	2000043c 	andcs	r0, r0, ip, lsr r4
 220:	00000040 	andeq	r0, r0, r0, asr #32
 224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 228:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 22c:	180e4101 	stmdane	lr, {r0, r8, lr}
 230:	00070d41 	andeq	r0, r7, r1, asr #26
 234:	0000001c 	andeq	r0, r0, ip, lsl r0
 238:	00000050 	andeq	r0, r0, r0, asr r0
 23c:	2000047c 	andcs	r0, r0, ip, ror r4
 240:	00000040 	andeq	r0, r0, r0, asr #32
 244:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 248:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 24c:	180e4101 	stmdane	lr, {r0, r8, lr}
 250:	00070d41 	andeq	r0, r7, r1, asr #26
 254:	0000001c 	andeq	r0, r0, ip, lsl r0
 258:	00000050 	andeq	r0, r0, r0, asr r0
 25c:	200004bc 			; <UNDEFINED> instruction: 0x200004bc
 260:	0000003c 	andeq	r0, r0, ip, lsr r0
 264:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 268:	41018e02 	tstmi	r1, r2, lsl #28
 26c:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 270:	00000007 	andeq	r0, r0, r7
 274:	00000018 	andeq	r0, r0, r8, lsl r0
 278:	00000050 	andeq	r0, r0, r0, asr r0
 27c:	200004f8 	strdcs	r0, [r0], -r8
 280:	00000022 	andeq	r0, r0, r2, lsr #32
 284:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 288:	41018e02 	tstmi	r1, r2, lsl #28
 28c:	0000070d 	andeq	r0, r0, sp, lsl #14
 290:	0000001c 	andeq	r0, r0, ip, lsl r0
 294:	00000050 	andeq	r0, r0, r0, asr r0
 298:	2000051a 	andcs	r0, r0, sl, lsl r5
 29c:	0000003c 	andeq	r0, r0, ip, lsr r0
 2a0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2a4:	41018e02 	tstmi	r1, r2, lsl #28
 2a8:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 2ac:	00000007 	andeq	r0, r0, r7
 2b0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2b4:	00000050 	andeq	r0, r0, r0, asr r0
 2b8:	20000556 	andcs	r0, r0, r6, asr r5
 2bc:	00000042 	andeq	r0, r0, r2, asr #32
 2c0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2c4:	41018e02 	tstmi	r1, r2, lsl #28
 2c8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2cc:	00000007 	andeq	r0, r0, r7
 2d0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2d4:	00000050 	andeq	r0, r0, r0, asr r0
 2d8:	20000598 	mulcs	r0, r8, r5
 2dc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
 2e0:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 2e4:	41018e02 	tstmi	r1, r2, lsl #28
 2e8:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 2ec:	00000007 	andeq	r0, r0, r7
 2f0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2f4:	00000050 	andeq	r0, r0, r0, asr r0
 2f8:	20000648 	andcs	r0, r0, r8, asr #12
 2fc:	00000080 	andeq	r0, r0, r0, lsl #1
 300:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 304:	41018e02 	tstmi	r1, r2, lsl #28
 308:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 30c:	00000007 	andeq	r0, r0, r7
 310:	0000001c 	andeq	r0, r0, ip, lsl r0
 314:	00000050 	andeq	r0, r0, r0, asr r0
 318:	200006c8 	andcs	r0, r0, r8, asr #13
 31c:	000000dc 	ldrdeq	r0, [r0], -ip
 320:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 324:	41018e02 	tstmi	r1, r2, lsl #28
 328:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 32c:	00000007 	andeq	r0, r0, r7
 330:	00000020 	andeq	r0, r0, r0, lsr #32
 334:	00000050 	andeq	r0, r0, r0, asr r0
 338:	200007a4 	andcs	r0, r0, r4, lsr #15
 33c:	000000a0 	andeq	r0, r0, r0, lsr #1
 340:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
 344:	87038504 	strhi	r8, [r3, -r4, lsl #10]
 348:	41018e02 	tstmi	r1, r2, lsl #28
 34c:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
 350:	00000007 	andeq	r0, r0, r7
 354:	0000001c 	andeq	r0, r0, ip, lsl r0
 358:	00000050 	andeq	r0, r0, r0, asr r0
 35c:	20000844 	andcs	r0, r0, r4, asr #16
 360:	000000a0 	andeq	r0, r0, r0, lsr #1
 364:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 368:	41018e02 	tstmi	r1, r2, lsl #28
 36c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 370:	00000007 	andeq	r0, r0, r7
 374:	0000001c 	andeq	r0, r0, ip, lsl r0
 378:	00000050 	andeq	r0, r0, r0, asr r0
 37c:	200008e4 	andcs	r0, r0, r4, ror #17
 380:	0000008e 	andeq	r0, r0, lr, lsl #1
 384:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 388:	41018e02 	tstmi	r1, r2, lsl #28
 38c:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 390:	00000007 	andeq	r0, r0, r7
 394:	0000001c 	andeq	r0, r0, ip, lsl r0
 398:	00000050 	andeq	r0, r0, r0, asr r0
 39c:	20000972 	andcs	r0, r0, r2, ror r9
 3a0:	00000060 	andeq	r0, r0, r0, rrx
 3a4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3a8:	41018e02 	tstmi	r1, r2, lsl #28
 3ac:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 3b0:	00000007 	andeq	r0, r0, r7
 3b4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3b8:	00000050 	andeq	r0, r0, r0, asr r0
 3bc:	200009d2 	ldrdcs	r0, [r0], -r2
 3c0:	00000036 	andeq	r0, r0, r6, lsr r0
 3c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3c8:	41018e02 	tstmi	r1, r2, lsl #28
 3cc:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 3d0:	00000007 	andeq	r0, r0, r7
 3d4:	0000001c 	andeq	r0, r0, ip, lsl r0
 3d8:	00000050 	andeq	r0, r0, r0, asr r0
 3dc:	20000a08 	andcs	r0, r0, r8, lsl #20
 3e0:	00000040 	andeq	r0, r0, r0, asr #32
 3e4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 3e8:	41018e02 	tstmi	r1, r2, lsl #28
 3ec:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 3f0:	00000007 	andeq	r0, r0, r7
 3f4:	00000018 	andeq	r0, r0, r8, lsl r0
 3f8:	00000050 	andeq	r0, r0, r0, asr r0
 3fc:	20000a48 	andcs	r0, r0, r8, asr #20
 400:	00000068 	andeq	r0, r0, r8, rrx
 404:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 408:	41018e02 	tstmi	r1, r2, lsl #28
 40c:	0000070d 	andeq	r0, r0, sp, lsl #14
 410:	0000001c 	andeq	r0, r0, ip, lsl r0
 414:	00000050 	andeq	r0, r0, r0, asr r0
 418:	20000ab0 			; <UNDEFINED> instruction: 0x20000ab0
 41c:	00000026 	andeq	r0, r0, r6, lsr #32
 420:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 424:	41018e02 	tstmi	r1, r2, lsl #28
 428:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 42c:	00000007 	andeq	r0, r0, r7
 430:	0000001c 	andeq	r0, r0, ip, lsl r0
 434:	00000050 	andeq	r0, r0, r0, asr r0
 438:	20000ad6 	ldrdcs	r0, [r0], -r6
 43c:	0000003a 	andeq	r0, r0, sl, lsr r0
 440:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 444:	41018e02 	tstmi	r1, r2, lsl #28
 448:	0d41180e 	stcleq	8, cr1, [r1, #-56]	; 0xffffffc8
 44c:	00000007 	andeq	r0, r0, r7
 450:	0000001c 	andeq	r0, r0, ip, lsl r0
 454:	00000050 	andeq	r0, r0, r0, asr r0
 458:	20000b10 	andcs	r0, r0, r0, lsl fp
 45c:	00000050 	andeq	r0, r0, r0, asr r0
 460:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 464:	41018e02 	tstmi	r1, r2, lsl #28
 468:	0d41100e 	stcleq	0, cr1, [r1, #-56]	; 0xffffffc8
 46c:	00000007 	andeq	r0, r0, r7
 470:	00000020 	andeq	r0, r0, r0, lsr #32
 474:	00000050 	andeq	r0, r0, r0, asr r0
 478:	20000b60 	andcs	r0, r0, r0, ror #22
 47c:	000000f8 	strdeq	r0, [r0], -r8
 480:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 484:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 488:	a80e4201 	stmdage	lr, {r0, r9, lr}
 48c:	0d410480 	cfstrdeq	mvd0, [r1, #-512]	; 0xfffffe00
 490:	00000007 	andeq	r0, r0, r7
 494:	0000001c 	andeq	r0, r0, ip, lsl r0
 498:	00000050 	andeq	r0, r0, r0, asr r0
 49c:	20000c58 	andcs	r0, r0, r8, asr ip
 4a0:	00000038 	andeq	r0, r0, r8, lsr r0
 4a4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
 4a8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
 4ac:	180e4101 	stmdane	lr, {r0, r8, lr}
 4b0:	00070d41 	andeq	r0, r7, r1, asr #26
 4b4:	00000018 	andeq	r0, r0, r8, lsl r0
 4b8:	00000050 	andeq	r0, r0, r0, asr r0
 4bc:	20000c90 	mulcs	r0, r0, ip
 4c0:	0000002c 	andeq	r0, r0, ip, lsr #32
 4c4:	87080e41 	strhi	r0, [r8, -r1, asr #28]
 4c8:	41018e02 	tstmi	r1, r2, lsl #28
 4cc:	0000070d 	andeq	r0, r0, sp, lsl #14
 4d0:	0000000c 	andeq	r0, r0, ip
 4d4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 4d8:	7c020001 	stcvc	0, cr0, [r2], {1}
 4dc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
 4e0:	0000000c 	andeq	r0, r0, ip
 4e4:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4e8:	20000000 	andcs	r0, r0, r0
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	0000000c 	andeq	r0, r0, ip
 4f4:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 4f8:	20000cbc 			; <UNDEFINED> instruction: 0x20000cbc
 4fc:	00000006 	andeq	r0, r0, r6
 500:	0000000c 	andeq	r0, r0, ip
 504:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 508:	20000cc2 	andcs	r0, r0, r2, asr #25
 50c:	00000006 	andeq	r0, r0, r6
 510:	0000000c 	andeq	r0, r0, ip
 514:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 518:	20000cc8 	andcs	r0, r0, r8, asr #25
 51c:	00000006 	andeq	r0, r0, r6
 520:	0000000c 	andeq	r0, r0, ip
 524:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 528:	20000cce 	andcs	r0, r0, lr, asr #25
 52c:	00000006 	andeq	r0, r0, r6

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	20000cbc 			; <UNDEFINED> instruction: 0x20000cbc
   4:	20000cd4 	ldrdcs	r0, [r0], -r4
   8:	20000000 	andcs	r0, r0, r0
   c:	2000000c 	andcs	r0, r0, ip
	...
