

================================================================
== Vivado HLS Report for 'store_weights_5'
================================================================
* Date:           Wed Oct 31 20:17:14 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lenet
* Solution:       lenet
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  48012|  48012|  48012|  48012|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  48010|  48010|        12|          1|          1|  48000|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    375|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    156|
|Register         |        2|      -|     377|     33|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     377|    564|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_212_p2                       |     +    |      0|  0|  15|           1|           7|
    |indvar_flatten13_op_fu_370_p2       |     +    |      0|  0|  14|           1|          10|
    |indvar_flatten_next2_fu_206_p2      |     +    |      0|  0|  23|          16|           1|
    |indvar_flatten_op_fu_356_p2         |     +    |      0|  0|  15|           1|           6|
    |j_1_fu_316_p2                       |     +    |      0|  0|  12|           1|           3|
    |k_1_fu_350_p2                       |     +    |      0|  0|  12|           1|           3|
    |l_1_fu_270_p2                       |     +    |      0|  0|  15|           1|           5|
    |sum_fu_454_p2                       |     +    |      0|  0|  71|          64|          64|
    |tmp_10_fu_440_p2                    |     +    |      0|  0|  17|          64|          64|
    |tmp_11_fu_448_p2                    |     +    |      0|  0|  17|          64|          64|
    |tmp_4_fu_429_p2                     |     +    |      0|  0|  17|          64|          64|
    |tmp_7_fu_398_p2                     |     +    |      0|  0|  12|          12|          12|
    |tmp_9_fu_420_p2                     |     +    |      0|  0|  17|          64|          64|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter10  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_mid_fu_264_p2      |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid1_fu_310_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_mid_fu_252_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten1_fu_258_p2         |   icmp   |      0|  0|  11|           6|           5|
    |exitcond_flatten2_fu_200_p2         |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_flatten_fu_218_p2          |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_246_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |not_exitcond_flatten_1_fu_304_p2    |    or    |      0|  0|   2|           1|           1|
    |tmp_3_fu_328_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_5_fu_276_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_s_fu_322_p2                     |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next1_fu_376_p3      |  select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_362_p3       |  select  |      0|  0|   6|           1|           1|
    |j_mid_fu_282_p3                     |  select  |      0|  0|   3|           1|           1|
    |k_mid2_fu_334_p3                    |  select  |      0|  0|   3|           1|           1|
    |l_mid_fu_224_p3                     |  select  |      0|  0|   5|           1|           1|
    |tmp_2_mid2_fu_290_p3                |  select  |      0|  0|   5|           1|           5|
    |tmp_4_mid2_fu_342_p3                |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_v_fu_232_p3                |  select  |      0|  0|   7|           1|           7|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |exitcond_flatten_not_fu_298_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_240_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 375|         413|         438|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_134_p4            |   9|          2|    7|         14|
    |ap_phi_mux_j_phi_fu_178_p4            |   9|          2|    3|          6|
    |ap_phi_mux_l_phi_fu_156_p4            |   9|          2|    5|         10|
    |ap_sig_ioackin_m_axi_weights_ARREADY  |   9|          2|    1|          2|
    |i_reg_130                             |   9|          2|    7|         14|
    |indvar_flatten1_reg_119               |   9|          2|   16|         32|
    |indvar_flatten2_reg_141               |   9|          2|   10|         20|
    |indvar_flatten_reg_163                |   9|          2|    6|         12|
    |j_reg_174                             |   9|          2|    3|          6|
    |k_reg_185                             |   9|          2|    3|          6|
    |l_reg_152                             |   9|          2|    5|         10|
    |weights_blk_n_AR                      |   9|          2|    1|          2|
    |weights_blk_n_R                       |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 156|         34|   71|        144|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_weights_ARREADY  |   1|   0|    1|          0|
    |exitcond_flatten2_reg_470             |   1|   0|    1|          0|
    |i_reg_130                             |   7|   0|    7|          0|
    |indvar_flatten1_reg_119               |  16|   0|   16|          0|
    |indvar_flatten2_reg_141               |  10|   0|   10|          0|
    |indvar_flatten_reg_163                |   6|   0|    6|          0|
    |j_reg_174                             |   3|   0|    3|          0|
    |k_mid2_reg_491                        |   3|   0|    3|          0|
    |k_mid2_reg_491_pp0_iter1_reg          |   3|   0|    3|          0|
    |k_reg_185                             |   3|   0|    3|          0|
    |l_reg_152                             |   5|   0|    5|          0|
    |sext_reg_465                          |  30|   0|   64|         34|
    |tmp_11_reg_523                        |  64|   0|   64|          0|
    |tmp_2_mid2_reg_485                    |   5|   0|    5|          0|
    |tmp_4_mid2_reg_496                    |   3|   0|    3|          0|
    |tmp_4_reg_517                         |  64|   0|   64|          0|
    |tmp_mid2_v_reg_479                    |   7|   0|    7|          0|
    |weights_addr_read_reg_534             |  32|   0|   32|          0|
    |weights_addr_reg_528                  |  32|   0|   32|          0|
    |exitcond_flatten2_reg_470             |  64|  32|    1|          0|
    |tmp_11_reg_523                        |   3|   1|   64|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 377|  33|  409|         34|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | store_weights_5 | return value |
|m_axi_weights_AWVALID   | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWREADY   |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWADDR    | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWID      | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWLEN     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWSIZE    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWBURST   | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWLOCK    | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWCACHE   | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWPROT    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWQOS     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWREGION  | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_AWUSER    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WVALID    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WREADY    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WDATA     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WSTRB     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WLAST     | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WID       | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_WUSER     | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARVALID   | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARREADY   |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARADDR    | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARID      | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARLEN     | out |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARSIZE    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARBURST   | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARLOCK    | out |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARCACHE   | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARPROT    | out |    3|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARQOS     | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARREGION  | out |    4|    m_axi   |     weights     |    pointer   |
|m_axi_weights_ARUSER    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RVALID    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RREADY    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RDATA     |  in |   32|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RLAST     |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RID       |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RUSER     |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_RRESP     |  in |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BVALID    |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BREADY    | out |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BRESP     |  in |    2|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BID       |  in |    1|    m_axi   |     weights     |    pointer   |
|m_axi_weights_BUSER     |  in |    1|    m_axi   |     weights     |    pointer   |
|weights_offset          |  in |   30|   ap_none  |  weights_offset |    scalar    |
|weights_oc_address0     | out |   16|  ap_memory |    weights_oc   |     array    |
|weights_oc_ce0          | out |    1|  ap_memory |    weights_oc   |     array    |
|weights_oc_we0          | out |    1|  ap_memory |    weights_oc   |     array    |
|weights_oc_d0           | out |   32|  ap_memory |    weights_oc   |     array    |
+------------------------+-----+-----+------------+-----------------+--------------+

