
*** Running vivado
    with args -log design_1_adder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_adder_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_adder_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pikachu/Desktop/Experiment_3/IP core/xilinx.com_user_adder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pikachu/Desktop/Experiment_3/IP core/xilinx.com_user_deconcentrator_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pikachu/Desktop/Experiment_3/IP core/xilinx.com_user_doubling_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado18.3/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_adder_0_0 -part xc7a35tftg256-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17644 
WARNING: [Synth 8-2611] redeclaration of ansi port sum is not allowed [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:29]
WARNING: [Synth 8-2611] redeclaration of ansi port cout is not allowed [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:30]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 478.367 ; gain = 111.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_adder_0_0' [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ip/design_1_adder_0_0/synth/design_1_adder_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'adder' [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_adder_0_0' (2#1) [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ip/design_1_adder_0_0/synth/design_1_adder_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 510.867 ; gain = 143.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 510.867 ; gain = 143.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 510.867 ; gain = 143.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
WARNING: [Synth 8-327] inferring latch for variable 'sum_reg' [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'cout_reg' [c:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.srcs/sources_1/bd/design_1/ipshared/affc/project_adder.srcs/sources_1/new/adder.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 510.867 ; gain = 143.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[8]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[7]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[6]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[5]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[4]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[3]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[2]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[1]) is unused and will be removed from module design_1_adder_0_0.
INFO: [Synth 8-3332] Sequential element (inst/sum_reg[0]) is unused and will be removed from module design_1_adder_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT2   |    10|
|3     |LUT3   |     1|
|4     |LUT5   |     2|
|5     |LUT6   |     7|
|6     |LDC    |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    24|
|2     |  inst   |adder  |    24|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 656.289 ; gain = 288.977
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 756.902 ; gain = 401.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.902 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.runs/design_1_adder_0_0_synth_1/design_1_adder_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.316 ; gain = 456.414
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_adder_0_0, cache-ID = 64e0580a9e7b6481
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1217.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pikachu/Desktop/Experiment_3/mult_decimal/project_final.runs/design_1_adder_0_0_synth_1/design_1_adder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_adder_0_0_utilization_synth.rpt -pb design_1_adder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 21:59:07 2020...
