<stg><name>addFloat64Sigs</name>


<trans_list>

<trans id="273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="1" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
<literal name="icmp_ln303" val="1"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
<literal name="icmp_ln335" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="1" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="1" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="5" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="9" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="10" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="11" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="15" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="and_ln207" val="1"/>
</and_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="22" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="26" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %zSign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zSign

]]></Node>
<StgValue><ssdm name="zSign_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="51" op_0_bw="64">
<![CDATA[
entry:3 %empty = trunc i64 %b_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="51" op_0_bw="64">
<![CDATA[
entry:4 %empty_32 = trunc i64 %a_read

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="52" op_0_bw="64">
<![CDATA[
entry:5 %empty_33 = trunc i64 %b_read

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="52" op_0_bw="64">
<![CDATA[
entry:6 %empty_34 = trunc i64 %a_read

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="aExp"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="11">
<![CDATA[
entry:8 %zext_ln288 = zext i11 %aExp

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="bExp"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="11">
<![CDATA[
entry:10 %zext_ln288_1 = zext i11 %bExp

]]></Node>
<StgValue><ssdm name="zext_ln288_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:11 %expDiff = sub i12 %zext_ln288, i12 %zext_ln288_1

]]></Node>
<StgValue><ssdm name="expDiff"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="12">
<![CDATA[
entry:12 %trunc_ln290 = trunc i12 %expDiff

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="61" op_0_bw="61" op_1_bw="52" op_2_bw="9">
<![CDATA[
entry:13 %aSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_34, i9 0

]]></Node>
<StgValue><ssdm name="aSig"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="61">
<![CDATA[
entry:14 %zext_ln289 = zext i61 %aSig

]]></Node>
<StgValue><ssdm name="zext_ln289"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="62" op_0_bw="61">
<![CDATA[
entry:15 %zext_ln289_1 = zext i61 %aSig

]]></Node>
<StgValue><ssdm name="zext_ln289_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="61" op_0_bw="61" op_1_bw="52" op_2_bw="9">
<![CDATA[
entry:16 %bSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_33, i9 0

]]></Node>
<StgValue><ssdm name="bSig"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="61">
<![CDATA[
entry:17 %zext_ln289_2 = zext i61 %bSig

]]></Node>
<StgValue><ssdm name="zext_ln289_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="61">
<![CDATA[
entry:18 %zext_ln289_3 = zext i61 %bSig

]]></Node>
<StgValue><ssdm name="zext_ln289_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:19 %icmp_ln299 = icmp_sgt  i12 %expDiff, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln299"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:20 %float_exception_flags_load = load i32 %float_exception_flags

]]></Node>
<StgValue><ssdm name="float_exception_flags_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:21 %br_ln299 = br i1 %icmp_ln299, void %if.else13, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.else13:0 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %expDiff, i32 11

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else13:1 %br_ln314 = br i1 %tmp_47, void %if.else30, void %if.then15

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0">
<![CDATA[
if.else30:0 %switch_ln333 = switch i11 %aExp, void %if.end42, i11 2047, void %if.then32, i11 0, void %if.then40

]]></Node>
<StgValue><ssdm name="switch_ln333"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
if.then40:0 %add_ln340 = add i62 %zext_ln289_3, i62 %zext_ln289_1

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="53" op_0_bw="53" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then40:1 %zSig_assign = partselect i53 @_ssdm_op_PartSelect.i53.i62.i32.i32, i62 %add_ln340, i32 9, i32 61

]]></Node>
<StgValue><ssdm name="zSig_assign"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
if.then32:0 %or_ln335 = or i61 %bSig, i61 %aSig

]]></Node>
<StgValue><ssdm name="or_ln335"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
if.then32:1 %icmp_ln335 = icmp_eq  i61 %or_ln335, i61 0

]]></Node>
<StgValue><ssdm name="icmp_ln335"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then32:2 %br_ln335 = br i1 %icmp_ln335, void %if.then35, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then35:3 %icmp_ln100_38 = icmp_ne  i51 %empty_32, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_38"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="-1"/>
<literal name="icmp_ln335" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then35:10 %icmp_ln100_40 = icmp_ne  i51 %empty, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_40"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then15:0 %icmp_ln316 = icmp_eq  i11 %bExp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln316"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then15:1 %br_ln316 = br i1 %icmp_ln316, void %if.end23, void %if.then17

]]></Node>
<StgValue><ssdm name="br_ln316"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end23:0 %icmp_ln322 = icmp_eq  i11 %aExp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end23:1 %expDiff_7 = add i12 %expDiff, i12 1

]]></Node>
<StgValue><ssdm name="expDiff_7"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="62" op_1_bw="1" op_2_bw="52" op_3_bw="9">
<![CDATA[
if.end23:2 %aSig_11 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_34, i9 0

]]></Node>
<StgValue><ssdm name="aSig_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
if.end23:3 %select_ln322 = select i1 %icmp_ln322, i62 %zext_ln289_1, i62 %aSig_11

]]></Node>
<StgValue><ssdm name="select_ln322"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
if.end23:5 %expDiff_8 = select i1 %icmp_ln322, i12 %expDiff_7, i12 %expDiff

]]></Node>
<StgValue><ssdm name="expDiff_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="12">
<![CDATA[
if.end23:6 %trunc_ln290_2 = trunc i12 %expDiff_8

]]></Node>
<StgValue><ssdm name="trunc_ln290_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then17:0 %icmp_ln318 = icmp_eq  i52 %empty_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then17:1 %br_ln318 = br i1 %icmp_ln318, void %if.then19, void %if.end21

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then19:3 %icmp_ln100_34 = icmp_ne  i51 %empty_32, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_34"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="1"/>
<literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then19:10 %icmp_ln100_36 = icmp_ne  i51 %empty, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_36"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then:0 %icmp_ln301 = icmp_eq  i11 %aExp, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:1 %br_ln301 = br i1 %icmp_ln301, void %if.end9, void %if.then6

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end9:0 %icmp_ln307 = icmp_eq  i11 %bExp, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln307"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end9:1 %expDiff_5 = add i11 %trunc_ln290, i11 2047

]]></Node>
<StgValue><ssdm name="expDiff_5"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="62" op_0_bw="62" op_1_bw="1" op_2_bw="52" op_3_bw="9">
<![CDATA[
if.end9:2 %bSig_10 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_33, i9 0

]]></Node>
<StgValue><ssdm name="bSig_10"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="62" op_0_bw="1" op_1_bw="62" op_2_bw="62">
<![CDATA[
if.end9:3 %select_ln307 = select i1 %icmp_ln307, i62 %zext_ln289_3, i62 %bSig_10

]]></Node>
<StgValue><ssdm name="select_ln307"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
if.end9:5 %expDiff_6 = select i1 %icmp_ln307, i11 %expDiff_5, i11 %trunc_ln290

]]></Node>
<StgValue><ssdm name="expDiff_6"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="11">
<![CDATA[
if.end9:6 %trunc_ln290_1 = trunc i11 %expDiff_6

]]></Node>
<StgValue><ssdm name="trunc_ln290_1"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
if.then6:0 %icmp_ln303 = icmp_eq  i52 %empty_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then6:1 %br_ln303 = br i1 %icmp_ln303, void %if.then7, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then7:3 %icmp_ln100_30 = icmp_ne  i51 %empty_32, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_30"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="1"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="51" op_1_bw="51">
<![CDATA[
if.then7:10 %icmp_ln100_32 = icmp_ne  i51 %empty, i51 0

]]></Node>
<StgValue><ssdm name="icmp_ln100_32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">
</state>

<state id="3" st_id="3">
</state>

<state id="4" st_id="4">
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="62" op_0_bw="53">
<![CDATA[
if.then40:2 %zext_ln340 = zext i53 %zSig_assign

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="1" op_3_bw="62">
<![CDATA[
if.then40:3 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i62, i1 %zSign_read, i1 0, i62 %zext_ln340

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
if.then40:4 %br_ln340 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln340"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">
</state>

<state id="7" st_id="7">
</state>

<state id="8" st_id="8">
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then35:0 %tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then35:1 %and_ln100_9 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_36, i51 0

]]></Node>
<StgValue><ssdm name="and_ln100_9"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then35:2 %icmp_ln100_37 = icmp_eq  i63 %and_ln100_9, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100_37"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35:4 %and_ln100_21 = and i1 %icmp_ln100_37, i1 %icmp_ln100_38

]]></Node>
<StgValue><ssdm name="and_ln100_21"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then35:5 %shl_ln87_7 = shl i64 %b_read, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln87_7"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then35:6 %icmp_ln87_7 = icmp_ugt  i64 %shl_ln87_7, i64 18437736874454810624

]]></Node>
<StgValue><ssdm name="icmp_ln87_7"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then35:7 %tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then35:8 %and_ln100_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_37, i51 0

]]></Node>
<StgValue><ssdm name="and_ln100_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then35:9 %icmp_ln100_39 = icmp_eq  i63 %and_ln100_1, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100_39"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35:11 %and_ln100_22 = and i1 %icmp_ln100_39, i1 %icmp_ln100_40

]]></Node>
<StgValue><ssdm name="and_ln100_22"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then35:12 %or_ln119_7 = or i64 %a_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln119_7"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then35:13 %or_ln120_7 = or i64 %b_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln120_7"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then35:14 %or_ln69_9 = or i32 %float_exception_flags_load, i32 16

]]></Node>
<StgValue><ssdm name="or_ln69_9"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35:15 %or_ln121_7 = or i1 %and_ln100_21, i1 %and_ln100_22

]]></Node>
<StgValue><ssdm name="or_ln121_7"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then35:16 %br_ln123 = br i1 %and_ln100_22, void %cond.false.i78, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i78:0 %select_ln123_17 = select i1 %icmp_ln87_7, i64 %or_ln120_7, i64 %or_ln119_7

]]></Node>
<StgValue><ssdm name="select_ln123_17"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i78:1 %select_ln123_18 = select i1 %and_ln100_21, i64 %or_ln119_7, i64 %select_ln123_17

]]></Node>
<StgValue><ssdm name="select_ln123_18"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
cond.false.i78:2 %br_ln123 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="63" op_1_bw="2" op_2_bw="52" op_3_bw="9">
<![CDATA[
if.end42:0 %zext_ln341_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i2.i52.i9, i2 2, i52 %empty_34, i9 0

]]></Node>
<StgValue><ssdm name="zext_ln341_cast"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="63">
<![CDATA[
if.end42:1 %zext_ln341 = zext i63 %zext_ln341_cast

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end42:2 %zSig = add i64 %zext_ln341, i64 %zext_ln289_2

]]></Node>
<StgValue><ssdm name="zSig"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
if.end42:3 %br_ln343 = br void %roundAndPack

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="62">
<![CDATA[
if.end23:4 %zext_ln322 = zext i62 %select_ln322

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end23:7 %sub_ln328 = sub i12 0, i12 %expDiff_8

]]></Node>
<StgValue><ssdm name="sub_ln328"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end23:8 %icmp_ln67_3 = icmp_eq  i12 %expDiff_8, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_3"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end23:9 %br_ln67 = br i1 %icmp_ln67_3, void %if.else.i41, void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i41:0 %tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln328, i32 6, i32 11

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.else.i41:1 %icmp_ln71_3 = icmp_slt  i6 %tmp_49, i6 1

]]></Node>
<StgValue><ssdm name="icmp_ln71_3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i41:2 %br_ln71 = br i1 %icmp_ln71_3, void %if.else5.i53, void %if.then2.i50

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
if.else5.i53:0 %z_20 = icmp_ne  i62 %select_ln322, i62 0

]]></Node>
<StgValue><ssdm name="z_20"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="1">
<![CDATA[
if.else5.i53:1 %zext_ln77_3 = zext i1 %z_20

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.else5.i53:2 %br_ln0 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
if.then2.i50:0 %zext_ln73_9 = zext i12 %sub_ln328

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i50:1 %lshr_ln73_3 = lshr i64 %zext_ln322, i64 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="lshr_ln73_3"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="6">
<![CDATA[
if.then2.i50:2 %zext_ln73_10 = zext i6 %trunc_ln290_2

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i50:3 %shl_ln73_3 = shl i64 %zext_ln322, i64 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i50:4 %icmp_ln73_3 = icmp_ne  i64 %shl_ln73_3, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_3"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="64">
<![CDATA[
if.then2.i50:5 %trunc_ln73_3 = trunc i64 %lshr_ln73_3

]]></Node>
<StgValue><ssdm name="trunc_ln73_3"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then2.i50:6 %or_ln73_3 = or i1 %trunc_ln73_3, i1 %icmp_ln73_3

]]></Node>
<StgValue><ssdm name="or_ln73_3"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then2.i50:7 %tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_3, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
if.then2.i50:8 %z_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 %or_ln73_3

]]></Node>
<StgValue><ssdm name="z_19"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln71_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i50:9 %br_ln74 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">
</state>

<state id="13" st_id="13">
</state>

<state id="14" st_id="14">
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then19:0 %tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then19:1 %and_ln100_7 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_34, i51 0

]]></Node>
<StgValue><ssdm name="and_ln100_7"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then19:2 %icmp_ln100_33 = icmp_eq  i63 %and_ln100_7, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100_33"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then19:4 %and_ln100_19 = and i1 %icmp_ln100_33, i1 %icmp_ln100_34

]]></Node>
<StgValue><ssdm name="and_ln100_19"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then19:5 %shl_ln87_6 = shl i64 %b_read, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln87_6"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then19:6 %icmp_ln87_6 = icmp_ugt  i64 %shl_ln87_6, i64 18437736874454810624

]]></Node>
<StgValue><ssdm name="icmp_ln87_6"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then19:7 %tmp_35 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then19:8 %and_ln100_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_35, i51 0

]]></Node>
<StgValue><ssdm name="and_ln100_8"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then19:9 %icmp_ln100_35 = icmp_eq  i63 %and_ln100_8, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100_35"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then19:11 %and_ln100_20 = and i1 %icmp_ln100_35, i1 %icmp_ln100_36

]]></Node>
<StgValue><ssdm name="and_ln100_20"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then19:12 %or_ln119_6 = or i64 %a_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln119_6"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then19:13 %or_ln120_6 = or i64 %b_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln120_6"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then19:14 %or_ln69_8 = or i32 %float_exception_flags_load, i32 16

]]></Node>
<StgValue><ssdm name="or_ln69_8"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then19:15 %or_ln121_6 = or i1 %and_ln100_19, i1 %and_ln100_20

]]></Node>
<StgValue><ssdm name="or_ln121_6"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then19:16 %br_ln123 = br i1 %and_ln100_20, void %cond.false.i32, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i32:0 %select_ln123_15 = select i1 %icmp_ln87_6, i64 %or_ln120_6, i64 %or_ln119_6

]]></Node>
<StgValue><ssdm name="select_ln123_15"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i32:1 %select_ln123_16 = select i1 %and_ln100_19, i64 %or_ln119_6, i64 %select_ln123_15

]]></Node>
<StgValue><ssdm name="select_ln123_16"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
cond.false.i32:2 %br_ln123 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
if.end21:0 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end21:1 %or_ln146 = or i64 %shl_ln, i64 9218868437227405312

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.end21:2 %br_ln320 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="62">
<![CDATA[
if.end9:4 %zext_ln307 = zext i62 %select_ln307

]]></Node>
<StgValue><ssdm name="zext_ln307"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end9:7 %icmp_ln67 = icmp_eq  i11 %expDiff_6, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end9:8 %br_ln67 = br i1 %icmp_ln67, void %if.else.i, void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.else.i:0 %tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %expDiff_6, i32 6, i32 10

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.else.i:1 %icmp_ln71 = icmp_eq  i5 %tmp_48, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else.i:2 %br_ln71 = br i1 %icmp_ln71, void %if.else5.i, void %if.then2.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="62" op_1_bw="62">
<![CDATA[
if.else5.i:0 %z_18 = icmp_ne  i62 %select_ln307, i62 0

]]></Node>
<StgValue><ssdm name="z_18"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1">
<![CDATA[
if.else5.i:1 %zext_ln77 = zext i1 %z_18

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
if.else5.i:2 %br_ln0 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="11">
<![CDATA[
if.then2.i:0 %zext_ln73 = zext i11 %expDiff_6

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i:1 %lshr_ln73 = lshr i64 %zext_ln307, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="lshr_ln73"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.then2.i:2 %sub_ln73 = sub i6 0, i6 %trunc_ln290_1

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="6">
<![CDATA[
if.then2.i:3 %zext_ln73_8 = zext i6 %sub_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i:4 %shl_ln73 = shl i64 %zext_ln307, i64 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="shl_ln73"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i:5 %icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="64">
<![CDATA[
if.then2.i:6 %trunc_ln73 = trunc i64 %lshr_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then2.i:8 %tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then2.i:7 %or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
if.then2.i:9 %z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp, i1 %or_ln73

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln67" val="0"/>
<literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i:10 %br_ln74 = br void %if.end46

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0">
<![CDATA[
if.end46:0 %bSig_11 = phi i64 %zext_ln289_2, void %if.then2.i50, i64 %zext_ln289_2, void %if.else5.i53, i64 %z, void %if.then2.i, i64 %zext_ln77, void %if.else5.i, i64 %zext_ln307, void %if.end9, i64 %zext_ln289_2, void %if.end23

]]></Node>
<StgValue><ssdm name="bSig_11"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0">
<![CDATA[
if.end46:1 %aSig_12 = phi i64 %z_19, void %if.then2.i50, i64 %zext_ln77_3, void %if.else5.i53, i64 %zext_ln289, void %if.then2.i, i64 %zext_ln289, void %if.else5.i, i64 %zext_ln289, void %if.end9, i64 %zext_ln322, void %if.end23

]]></Node>
<StgValue><ssdm name="aSig_12"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0" op_4_bw="11" op_5_bw="0" op_6_bw="11" op_7_bw="0" op_8_bw="11" op_9_bw="0" op_10_bw="11" op_11_bw="0">
<![CDATA[
if.end46:2 %zExp_4 = phi i11 %bExp, void %if.then2.i50, i11 %bExp, void %if.else5.i53, i11 %aExp, void %if.then2.i, i11 %aExp, void %if.else5.i, i11 %aExp, void %if.end9, i11 %bExp, void %if.end23

]]></Node>
<StgValue><ssdm name="zExp_4"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="11">
<![CDATA[
if.end46:3 %zext_ln289_4 = zext i11 %zExp_4

]]></Node>
<StgValue><ssdm name="zext_ln289_4"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end46:4 %aSig_13 = or i64 %aSig_12, i64 2305843009213693952

]]></Node>
<StgValue><ssdm name="aSig_13"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end46:5 %zSig_7 = add i64 %aSig_13, i64 %bSig_11

]]></Node>
<StgValue><ssdm name="zSig_7"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end46:6 %zSig_6 = shl i64 %zSig_7, i64 1

]]></Node>
<StgValue><ssdm name="zSig_6"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.end46:7 %zExp_6 = add i12 %zext_ln289_4, i12 4095

]]></Node>
<StgValue><ssdm name="zExp_6"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end46:8 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zSig_7, i32 62

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
if.end46:9 %zExp_7 = select i1 %tmp_50, i12 %zext_ln289_4, i12 %zExp_6

]]></Node>
<StgValue><ssdm name="zExp_7"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end46:10 %zSig_8 = select i1 %tmp_50, i64 %zSig_7, i64 %zSig_6

]]></Node>
<StgValue><ssdm name="zSig_8"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
if.end46:11 %br_ln348 = br void %roundAndPack

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
roundAndPack:0 %zExp = phi i12 %zExp_7, void %if.end46, i12 %zext_ln288, void %if.end42

]]></Node>
<StgValue><ssdm name="zExp"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
roundAndPack:1 %zSig_9 = phi i64 %zSig_8, void %if.end46, i64 %zSig, void %if.end42

]]></Node>
<StgValue><ssdm name="zSig_9"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="12">
<![CDATA[
roundAndPack:2 %trunc_ln289 = trunc i12 %zExp

]]></Node>
<StgValue><ssdm name="trunc_ln289"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="64">
<![CDATA[
roundAndPack:3 %roundBits = trunc i64 %zSig_9

]]></Node>
<StgValue><ssdm name="roundBits"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
roundAndPack:4 %icmp_ln204 = icmp_ugt  i12 %zExp, i12 2044

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
roundAndPack:5 %br_ln204 = br i1 %icmp_ln204, void %if.end41.i, void %if.then18.i

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then18.i:0 %icmp_ln206 = icmp_sgt  i12 %zExp, i12 2045

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then18.i:1 %br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i, void %if.then26.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
lor.lhs.false.i:0 %icmp_ln207 = icmp_eq  i12 %zExp, i12 2045

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
lor.lhs.false.i:1 %add_ln207 = add i64 %zSig_9, i64 512

]]></Node>
<StgValue><ssdm name="add_ln207"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
lor.lhs.false.i:2 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false.i:3 %and_ln207 = and i1 %icmp_ln207, i1 %tmp_51

]]></Node>
<StgValue><ssdm name="and_ln207"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false.i:4 %br_ln207 = br i1 %and_ln207, void %if.end29.i, void %if.then26.i

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
if.end29.i:0 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %zExp, i32 11

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end29.i:1 %br_ln212 = br i1 %tmp_52, void %if.end41.i, void %if.then31.i

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then31.i:0 %sub_ln217 = sub i12 0, i12 %zExp

]]></Node>
<StgValue><ssdm name="sub_ln217"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then31.i:1 %tmp_53 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %sub_ln217, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then31.i:2 %icmp_ln71_4 = icmp_eq  i2 %tmp_53, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln71_4"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then31.i:3 %br_ln71 = br i1 %icmp_ln71_4, void %if.then2.i.i, void %if.else5.i.i

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="12">
<![CDATA[
if.then2.i.i:0 %zext_ln73_11 = zext i12 %sub_ln217

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i.i:1 %lshr_ln73_4 = lshr i64 %zSig_9, i64 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="lshr_ln73_4"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="6">
<![CDATA[
if.then2.i.i:2 %zext_ln73_12 = zext i6 %trunc_ln289

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i.i:3 %shl_ln73_4 = shl i64 %zSig_9, i64 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2.i.i:4 %icmp_ln73_4 = icmp_ne  i64 %shl_ln73_4, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_4"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="64">
<![CDATA[
if.then2.i.i:5 %trunc_ln73_4 = trunc i64 %lshr_ln73_4

]]></Node>
<StgValue><ssdm name="trunc_ln73_4"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then2.i.i:6 %or_ln73_4 = or i1 %trunc_ln73_4, i1 %icmp_ln73_4

]]></Node>
<StgValue><ssdm name="or_ln73_4"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then2.i.i:7 %tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_4, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
if.then2.i.i:8 %z_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 %or_ln73_4

]]></Node>
<StgValue><ssdm name="z_22"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
if.then2.i.i:9 %br_ln74 = br void %shift64RightJamming.exit.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.else5.i.i:0 %z_21 = icmp_ne  i64 %zSig_9, i64 0

]]></Node>
<StgValue><ssdm name="z_21"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="1">
<![CDATA[
if.else5.i.i:1 %zext_ln77_4 = zext i1 %z_21

]]></Node>
<StgValue><ssdm name="zext_ln77_4"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
<literal name="tmp_52" val="1"/>
<literal name="icmp_ln71_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
if.else5.i.i:2 %br_ln0 = br void %shift64RightJamming.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
shift64RightJamming.exit.i:0 %z_23 = phi i64 %z_22, void %if.then2.i.i, i64 %zext_ln77_4, void %if.else5.i.i

]]></Node>
<StgValue><ssdm name="z_23"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="64">
<![CDATA[
shift64RightJamming.exit.i:1 %roundBits_7 = trunc i64 %z_23

]]></Node>
<StgValue><ssdm name="roundBits_7"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
shift64RightJamming.exit.i:2 %icmp_ln220 = icmp_eq  i10 %roundBits_7, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
shift64RightJamming.exit.i:3 %or_ln69_11 = or i32 %float_exception_flags_load, i32 4

]]></Node>
<StgValue><ssdm name="or_ln69_11"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
shift64RightJamming.exit.i:4 %xor_ln220 = xor i1 %icmp_ln220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln220"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
shift64RightJamming.exit.i:5 %select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_11

]]></Node>
<StgValue><ssdm name="select_ln220"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
<literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
shift64RightJamming.exit.i:6 %br_ln222 = br void %if.end41.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
if.end41.i:2 %empty_35 = phi i64 %z_23, void %shift64RightJamming.exit.i, i64 %zSig_9, void %if.end29.i, i64 %zSig_9, void %roundAndPack

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0">
<![CDATA[
if.end41.i:3 %roundBits_8 = phi i10 %roundBits_7, void %shift64RightJamming.exit.i, i10 %roundBits, void %if.end29.i, i10 %roundBits, void %roundAndPack

]]></Node>
<StgValue><ssdm name="roundBits_8"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end41.i:5 %icmp_ln224 = icmp_ne  i10 %roundBits_8, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln224"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end41.i:11 %add_ln226 = add i64 %empty_35, i64 512

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="54" op_0_bw="54" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end41.i:12 %trunc_ln = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end41.i:13 %icmp_ln227 = icmp_eq  i10 %roundBits_8, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="1">
<![CDATA[
if.end41.i:14 %zext_ln227 = zext i1 %icmp_ln227

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end41.i:15 %xor_ln227 = xor i2 %zext_ln227, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln227"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="54" op_0_bw="2">
<![CDATA[
if.end41.i:16 %sext_ln227 = sext i2 %xor_ln227

]]></Node>
<StgValue><ssdm name="sext_ln227"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.end41.i:17 %and_ln227 = and i54 %trunc_ln, i54 %sext_ln227

]]></Node>
<StgValue><ssdm name="and_ln227"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
if.end41.i:0 %float_exception_flags_flag_4 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i, i1 0, void %if.end29.i, i1 0, void %roundAndPack

]]></Node>
<StgValue><ssdm name="float_exception_flags_flag_4"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
if.end41.i:1 %float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i, i32 %float_exception_flags_load, void %if.end29.i, i32 %float_exception_flags_load, void %roundAndPack

]]></Node>
<StgValue><ssdm name="float_exception_flags_loc_1"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0">
<![CDATA[
if.end41.i:4 %zExp_assign_8 = phi i12 0, void %shift64RightJamming.exit.i, i12 %zExp, void %if.end29.i, i12 %zExp, void %roundAndPack

]]></Node>
<StgValue><ssdm name="zExp_assign_8"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41.i:6 %or_ln224 = or i1 %float_exception_flags_flag_4, i1 %icmp_ln224

]]></Node>
<StgValue><ssdm name="or_ln224"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="32">
<![CDATA[
if.end41.i:7 %trunc_ln224 = trunc i32 %float_exception_flags_loc_1

]]></Node>
<StgValue><ssdm name="trunc_ln224"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end41.i:8 %or_ln224_5 = or i1 %trunc_ln224, i1 %icmp_ln224

]]></Node>
<StgValue><ssdm name="or_ln224_5"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end41.i:9 %tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
if.end41.i:10 %or_ln224_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_2, i1 %or_ln224_5

]]></Node>
<StgValue><ssdm name="or_ln224_4"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
if.end41.i:18 %icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
if.end41.i:19 %select_ln146 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_8

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="12" op_2_bw="52">
<![CDATA[
if.end41.i:20 %shl_ln146_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln146, i52 0

]]></Node>
<StgValue><ssdm name="shl_ln146_3"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="9" op_3_bw="54">
<![CDATA[
if.end41.i:21 %or_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign_read, i9 0, i54 %and_ln227

]]></Node>
<StgValue><ssdm name="or_ln146_s"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end41.i:22 %add_ln146 = add i64 %shl_ln146_3, i64 %or_ln146_s

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="1"/>
<literal name="icmp_ln301" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="1"/>
<literal name="icmp_ln316" val="0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln206" val="0"/>
<literal name="and_ln207" val="0"/>
</and_exp><and_exp><literal name="icmp_ln299" val="0"/>
<literal name="tmp_47" val="0"/>
<literal name="aExp" val="!2047"/>
<literal name="aExp" val="!0"/>
<literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
if.end41.i:23 %br_ln230 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0">
<![CDATA[
cleanup:0 %float_exception_flags_flag_6 = phi i1 0, void %if.then6, i1 %or_ln121, void %if.then7, i1 %or_ln121, void %cond.false.i, i1 1, void %if.then26.i, i1 %or_ln224, void %if.end41.i, i1 0, void %if.end21, i1 %or_ln121_6, void %if.then19, i1 %or_ln121_6, void %cond.false.i32, i1 0, void %if.then40, i1 0, void %if.then32, i1 %or_ln121_7, void %if.then35, i1 %or_ln121_7, void %cond.false.i78

]]></Node>
<StgValue><ssdm name="float_exception_flags_flag_6"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0">
<![CDATA[
cleanup:1 %float_exception_flags_new_6 = phi i32 0, void %if.then6, i32 %or_ln69, void %if.then7, i32 %or_ln69, void %cond.false.i, i32 %or_ln69_10, void %if.then26.i, i32 %or_ln224_4, void %if.end41.i, i32 0, void %if.end21, i32 %or_ln69_8, void %if.then19, i32 %or_ln69_8, void %cond.false.i32, i32 0, void %if.then40, i32 0, void %if.then32, i32 %or_ln69_9, void %if.then35, i32 %or_ln69_9, void %cond.false.i78

]]></Node>
<StgValue><ssdm name="float_exception_flags_new_6"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0">
<![CDATA[
cleanup:2 %retval_0 = phi i64 %a_read, void %if.then6, i64 %or_ln120, void %if.then7, i64 %select_ln123_14, void %cond.false.i, i64 %or_ln146_6, void %if.then26.i, i64 %add_ln146, void %if.end41.i, i64 %or_ln146, void %if.end21, i64 %or_ln120_6, void %if.then19, i64 %select_ln123_16, void %cond.false.i32, i64 %or_ln, void %if.then40, i64 %a_read, void %if.then32, i64 %or_ln120_7, void %if.then35, i64 %select_ln123_18, void %cond.false.i78

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup:3 %br_ln121 = br i1 %float_exception_flags_flag_6, void %cleanup.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="float_exception_flags_flag_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln69 = store i32 %float_exception_flags_new_6, i32 %float_exception_flags

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="float_exception_flags_flag_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %cleanup.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="64">
<![CDATA[
cleanup.new:0 %ret_ln356 = ret i64 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln356"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then26.i:0 %or_ln69_10 = or i32 %float_exception_flags_load, i32 9

]]></Node>
<StgValue><ssdm name="or_ln69_10"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
if.then26.i:1 %shl_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0

]]></Node>
<StgValue><ssdm name="shl_ln146_s"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then26.i:2 %or_ln146_6 = or i64 %shl_ln146_s, i64 9218868437227405312

]]></Node>
<StgValue><ssdm name="or_ln146_6"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
if.then26.i:3 %br_ln210 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">
</state>

<state id="26" st_id="26">

<operation id="255" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then7:0 %tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then7:1 %and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_32, i51 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then7:2 %icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then7:4 %and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_30

]]></Node>
<StgValue><ssdm name="and_ln100"/></StgValue>
</operation>

<operation id="259" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then7:5 %shl_ln87 = shl i64 %b_read, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln87"/></StgValue>
</operation>

<operation id="260" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then7:6 %icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="261" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="12" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then7:7 %tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="63" op_0_bw="63" op_1_bw="12" op_2_bw="51">
<![CDATA[
if.then7:8 %and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_33, i51 0

]]></Node>
<StgValue><ssdm name="and_ln100_s"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then7:9 %icmp_ln100_31 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312

]]></Node>
<StgValue><ssdm name="icmp_ln100_31"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then7:11 %and_ln100_18 = and i1 %icmp_ln100_31, i1 %icmp_ln100_32

]]></Node>
<StgValue><ssdm name="and_ln100_18"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then7:12 %or_ln119 = or i64 %a_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then7:13 %or_ln120 = or i64 %b_read, i64 2251799813685248

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then7:14 %or_ln69 = or i32 %float_exception_flags_load, i32 16

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="268" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then7:15 %or_ln121 = or i1 %and_ln100, i1 %and_ln100_18

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then7:16 %br_ln123 = br i1 %and_ln100_18, void %cond.false.i, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i:0 %select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.false.i:1 %select_ln123_14 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123

]]></Node>
<StgValue><ssdm name="select_ln123_14"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln100_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
cond.false.i:2 %br_ln123 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
