{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518855065125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518855065125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 13:41:04 2018 " "Processing started: Sat Feb 17 13:41:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518855065125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1518855065125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test1mem -c test1mem --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test1mem -c test1mem --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1518855065125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1518855065484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1518855065484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test1mem.v 1 1 " "Found 1 design units, including 1 entities, in source file test1mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 test1mem " "Found entity 1: test1mem" {  } { { "test1mem.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855080877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855080877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1_port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1_port " "Found entity 1: RAM_1_port" {  } { { "RAM_1_port.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855080893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855080893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bocks.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bocks.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bocks " "Found entity 1: bocks" {  } { { "bocks.bdf" "" { Schematic "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/bocks.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855080893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855080893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test1mem " "Elaborating entity \"test1mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1518855080940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1_port RAM_1_port:ram1 " "Elaborating entity \"RAM_1_port\" for hierarchy \"RAM_1_port:ram1\"" {  } { { "test1mem.v" "ram1" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855081346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_1_port:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_1_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM_1_port.v" "altsyncram_component" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_1_port:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_1_port:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM_1_port.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1518855082143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_1_port:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_1_port:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../Algorithm/ImageHEX/sample.hex " "Parameter \"init_file\" = \"../../../Algorithm/ImageHEX/sample.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082159 ""}  } { { "RAM_1_port.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1518855082159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4uj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4uj1 " "Found entity 1: altsyncram_4uj1" {  } { { "db/altsyncram_4uj1.tdf" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/altsyncram_4uj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855082362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855082362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4uj1 RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated " "Elaborating entity \"altsyncram_4uj1\" for hierarchy \"RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082362 ""}
{ "Critical Warning" "WCDB_CDB_CANT_READ_CONTENT_FILE" "../../../Algorithm/ImageHEX/sample.hex " "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File ../../../Algorithm/ImageHEX/sample.hex -- setting all initial values to 0" {  } { { "RAM_1_port.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v" 85 0 0 } }  } 1 127002 "Can't read Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Design Software" 0 -1 1518855082581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855082721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855082721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_4uj1.tdf" "decode3" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/altsyncram_4uj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855082799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855082799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_4uj1.tdf" "rden_decode" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/altsyncram_4uj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518855082893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1518855082893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"RAM_1_port:ram1\|altsyncram:altsyncram_component\|altsyncram_4uj1:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_4uj1.tdf" "mux2" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/db/altsyncram_4uj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1518855082893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1518855083315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "641 " "Peak virtual memory: 641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518855083346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 13:41:23 2018 " "Processing ended: Sat Feb 17 13:41:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518855083346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518855083346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518855083346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1518855083346 ""}
