- en: <!--yml
  id: totrans-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-27 13:13:54'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 'date: 2024-05-27 13:13:54'
- en: -->
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: 1800-2023 - IEEE Standard for SystemVerilog--Unified Hardware Design, Specification,
    and Verification Language | IEEE Standard | IEEE Xplore
  id: totrans-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 1800-2023 - IEEE标准化的SystemVerilog统一硬件设计、规范和验证语言 | IEEE标准 | IEEE Xplore
- en: 来源：[https://ieeexplore.ieee.org/document/10458102](https://ieeexplore.ieee.org/document/10458102)
  id: totrans-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://ieeexplore.ieee.org/document/10458102](https://ieeexplore.ieee.org/document/10458102)
- en: A not-for-profit organization, IEEE is the world's largest technical professional
    organization dedicated to advancing technology for the benefit of humanity.
  id: totrans-6
  prefs: []
  type: TYPE_NORMAL
  zh: 作为一个非盈利组织，IEEE是全球最大的专注于推动技术进步以造福人类的技术专业组织。
- en: © Copyright 2024 IEEE - All rights reserved. Use of this web site signifies
    your agreement to the terms and conditions.
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: © 版权所有 2024 IEEE - 保留所有权利。使用本网站表示您同意遵守条款和条件。
