	component system is
		port (
			av_dac_external_interface_acknowledge  : in    std_logic                     := 'X';             -- acknowledge
			av_dac_external_interface_irq          : in    std_logic                     := 'X';             -- irq
			av_dac_external_interface_address      : out   std_logic_vector(2 downto 0);                     -- address
			av_dac_external_interface_bus_enable   : out   std_logic;                                        -- bus_enable
			av_dac_external_interface_byte_enable  : out   std_logic_vector(3 downto 0);                     -- byte_enable
			av_dac_external_interface_rw           : out   std_logic;                                        -- rw
			av_dac_external_interface_write_data   : out   std_logic_vector(31 downto 0);                    -- write_data
			av_dac_external_interface_read_data    : in    std_logic_vector(31 downto 0) := (others => 'X'); -- read_data
			av_uart_external_interface_acknowledge : in    std_logic                     := 'X';             -- acknowledge
			av_uart_external_interface_irq         : in    std_logic                     := 'X';             -- irq
			av_uart_external_interface_address     : out   std_logic_vector(2 downto 0);                     -- address
			av_uart_external_interface_bus_enable  : out   std_logic;                                        -- bus_enable
			av_uart_external_interface_byte_enable : out   std_logic_vector(3 downto 0);                     -- byte_enable
			av_uart_external_interface_rw          : out   std_logic;                                        -- rw
			av_uart_external_interface_write_data  : out   std_logic_vector(31 downto 0);                    -- write_data
			av_uart_external_interface_read_data   : in    std_logic_vector(31 downto 0) := (others => 'X'); -- read_data
			av_vga_external_interface_acknowledge  : in    std_logic                     := 'X';             -- acknowledge
			av_vga_external_interface_irq          : in    std_logic                     := 'X';             -- irq
			av_vga_external_interface_address      : out   std_logic_vector(3 downto 0);                     -- address
			av_vga_external_interface_bus_enable   : out   std_logic;                                        -- bus_enable
			av_vga_external_interface_byte_enable  : out   std_logic_vector(3 downto 0);                     -- byte_enable
			av_vga_external_interface_rw           : out   std_logic;                                        -- rw
			av_vga_external_interface_write_data   : out   std_logic_vector(31 downto 0);                    -- write_data
			av_vga_external_interface_read_data    : in    std_logic_vector(31 downto 0) := (others => 'X'); -- read_data
			clk_clk                                : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                          : out   std_logic;                                        -- clk
			disp0_export                           : out   std_logic_vector(7 downto 0);                     -- export
			disp1_export                           : out   std_logic_vector(7 downto 0);                     -- export
			disp2_export                           : out   std_logic_vector(7 downto 0);                     -- export
			disp3_export                           : out   std_logic_vector(7 downto 0);                     -- export
			disp4_export                           : out   std_logic_vector(7 downto 0);                     -- export
			disp5_export                           : out   std_logic_vector(7 downto 0);                     -- export
			leds_export                            : out   std_logic_vector(9 downto 0);                     -- export
			rst_reset_n                            : in    std_logic                     := 'X';             -- reset_n
			sdram_addr                             : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_ba                               : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_cas_n                            : out   std_logic;                                        -- cas_n
			sdram_cke                              : out   std_logic;                                        -- cke
			sdram_cs_n                             : out   std_logic;                                        -- cs_n
			sdram_dq                               : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_dqm                              : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_ras_n                            : out   std_logic;                                        -- ras_n
			sdram_we_n                             : out   std_logic;                                        -- we_n
			sys_clk                                : out   std_logic                                         -- clk
		);
	end component system;

