<profile>

<section name = "Vivado HLS Report for 'load_data55'" level="0">
<item name = "Date">Fri Feb 13 10:45:00 2026
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">ADSD</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.634, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">100, 100, 100, 100, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- load_image_loop">98, 98, 2, 1, 1, 98, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 46</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 111</column>
<column name="Register">-, -, 154, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_385_p2">+, 0, 0, 15, 7, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="in_stream_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_i_i_fu_379_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="in_stream_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="i_i_i_reg_368">9, 2, 7, 14</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="in_stream_V_data_V_0_data_out">9, 2, 64, 128</column>
<column name="in_stream_V_data_V_0_state">15, 3, 2, 6</column>
<column name="in_stream_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="x_norm_in_V_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_i_i_reg_368">7, 0, 7, 0</column>
<column name="in_stream_V_data_V_0_payload_A">64, 0, 64, 0</column>
<column name="in_stream_V_data_V_0_payload_B">64, 0, 64, 0</column>
<column name="in_stream_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="in_stream_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="in_stream_V_data_V_0_state">2, 0, 2, 0</column>
<column name="in_stream_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="tmp_2_cast_i_i_reg_531">6, 0, 6, 0</column>
<column name="tmp_reg_527">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_data55, return value</column>
<column name="in_stream_TDATA">in, 64, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 8, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 8, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 1, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 1, axis, in_stream_V_id_V, pointer</column>
<column name="x_local_0_V_address0">out, 6, ap_memory, x_local_0_V, array</column>
<column name="x_local_0_V_ce0">out, 1, ap_memory, x_local_0_V, array</column>
<column name="x_local_0_V_we0">out, 1, ap_memory, x_local_0_V, array</column>
<column name="x_local_0_V_d0">out, 8, ap_memory, x_local_0_V, array</column>
<column name="x_local_1_V_address0">out, 6, ap_memory, x_local_1_V, array</column>
<column name="x_local_1_V_ce0">out, 1, ap_memory, x_local_1_V, array</column>
<column name="x_local_1_V_we0">out, 1, ap_memory, x_local_1_V, array</column>
<column name="x_local_1_V_d0">out, 8, ap_memory, x_local_1_V, array</column>
<column name="x_local_2_V_address0">out, 6, ap_memory, x_local_2_V, array</column>
<column name="x_local_2_V_ce0">out, 1, ap_memory, x_local_2_V, array</column>
<column name="x_local_2_V_we0">out, 1, ap_memory, x_local_2_V, array</column>
<column name="x_local_2_V_d0">out, 8, ap_memory, x_local_2_V, array</column>
<column name="x_local_3_V_address0">out, 6, ap_memory, x_local_3_V, array</column>
<column name="x_local_3_V_ce0">out, 1, ap_memory, x_local_3_V, array</column>
<column name="x_local_3_V_we0">out, 1, ap_memory, x_local_3_V, array</column>
<column name="x_local_3_V_d0">out, 8, ap_memory, x_local_3_V, array</column>
<column name="x_local_4_V_address0">out, 6, ap_memory, x_local_4_V, array</column>
<column name="x_local_4_V_ce0">out, 1, ap_memory, x_local_4_V, array</column>
<column name="x_local_4_V_we0">out, 1, ap_memory, x_local_4_V, array</column>
<column name="x_local_4_V_d0">out, 8, ap_memory, x_local_4_V, array</column>
<column name="x_local_5_V_address0">out, 6, ap_memory, x_local_5_V, array</column>
<column name="x_local_5_V_ce0">out, 1, ap_memory, x_local_5_V, array</column>
<column name="x_local_5_V_we0">out, 1, ap_memory, x_local_5_V, array</column>
<column name="x_local_5_V_d0">out, 8, ap_memory, x_local_5_V, array</column>
<column name="x_local_6_V_address0">out, 6, ap_memory, x_local_6_V, array</column>
<column name="x_local_6_V_ce0">out, 1, ap_memory, x_local_6_V, array</column>
<column name="x_local_6_V_we0">out, 1, ap_memory, x_local_6_V, array</column>
<column name="x_local_6_V_d0">out, 8, ap_memory, x_local_6_V, array</column>
<column name="x_local_7_V_address0">out, 6, ap_memory, x_local_7_V, array</column>
<column name="x_local_7_V_ce0">out, 1, ap_memory, x_local_7_V, array</column>
<column name="x_local_7_V_we0">out, 1, ap_memory, x_local_7_V, array</column>
<column name="x_local_7_V_d0">out, 8, ap_memory, x_local_7_V, array</column>
<column name="x_local_8_V_address0">out, 6, ap_memory, x_local_8_V, array</column>
<column name="x_local_8_V_ce0">out, 1, ap_memory, x_local_8_V, array</column>
<column name="x_local_8_V_we0">out, 1, ap_memory, x_local_8_V, array</column>
<column name="x_local_8_V_d0">out, 8, ap_memory, x_local_8_V, array</column>
<column name="x_local_9_V_address0">out, 6, ap_memory, x_local_9_V, array</column>
<column name="x_local_9_V_ce0">out, 1, ap_memory, x_local_9_V, array</column>
<column name="x_local_9_V_we0">out, 1, ap_memory, x_local_9_V, array</column>
<column name="x_local_9_V_d0">out, 8, ap_memory, x_local_9_V, array</column>
<column name="x_local_10_V_address0">out, 6, ap_memory, x_local_10_V, array</column>
<column name="x_local_10_V_ce0">out, 1, ap_memory, x_local_10_V, array</column>
<column name="x_local_10_V_we0">out, 1, ap_memory, x_local_10_V, array</column>
<column name="x_local_10_V_d0">out, 8, ap_memory, x_local_10_V, array</column>
<column name="x_local_11_V_address0">out, 6, ap_memory, x_local_11_V, array</column>
<column name="x_local_11_V_ce0">out, 1, ap_memory, x_local_11_V, array</column>
<column name="x_local_11_V_we0">out, 1, ap_memory, x_local_11_V, array</column>
<column name="x_local_11_V_d0">out, 8, ap_memory, x_local_11_V, array</column>
<column name="x_local_12_V_address0">out, 6, ap_memory, x_local_12_V, array</column>
<column name="x_local_12_V_ce0">out, 1, ap_memory, x_local_12_V, array</column>
<column name="x_local_12_V_we0">out, 1, ap_memory, x_local_12_V, array</column>
<column name="x_local_12_V_d0">out, 8, ap_memory, x_local_12_V, array</column>
<column name="x_local_13_V_address0">out, 6, ap_memory, x_local_13_V, array</column>
<column name="x_local_13_V_ce0">out, 1, ap_memory, x_local_13_V, array</column>
<column name="x_local_13_V_we0">out, 1, ap_memory, x_local_13_V, array</column>
<column name="x_local_13_V_d0">out, 8, ap_memory, x_local_13_V, array</column>
<column name="x_local_14_V_address0">out, 6, ap_memory, x_local_14_V, array</column>
<column name="x_local_14_V_ce0">out, 1, ap_memory, x_local_14_V, array</column>
<column name="x_local_14_V_we0">out, 1, ap_memory, x_local_14_V, array</column>
<column name="x_local_14_V_d0">out, 8, ap_memory, x_local_14_V, array</column>
<column name="x_local_15_V_address0">out, 6, ap_memory, x_local_15_V, array</column>
<column name="x_local_15_V_ce0">out, 1, ap_memory, x_local_15_V, array</column>
<column name="x_local_15_V_we0">out, 1, ap_memory, x_local_15_V, array</column>
<column name="x_local_15_V_d0">out, 8, ap_memory, x_local_15_V, array</column>
<column name="x_norm_in_V">in, 24, ap_none, x_norm_in_V, scalar</column>
<column name="x_norm_in_V_out_din">out, 24, ap_fifo, x_norm_in_V_out, pointer</column>
<column name="x_norm_in_V_out_full_n">in, 1, ap_fifo, x_norm_in_V_out, pointer</column>
<column name="x_norm_in_V_out_write">out, 1, ap_fifo, x_norm_in_V_out, pointer</column>
</table>
</item>
</section>
</profile>
