/*
 * Copyright (c) PyPTO Contributors.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 * -----------------------------------------------------------------------------------------------------------
 */
/**
 * a5 sim DeviceRunner implementation — wired against a5's aicore_execute
 * signature (extra aicore_pmu_ring_addrs arg over a2a3). Shared
 * arena/tensor/callable lifecycle lives on SimDeviceRunnerBase; see
 * device_runner_base.cpp.
 */

#include "device_runner.h"

#include <dlfcn.h>
#include <stdlib.h>
#include <sys/stat.h>
#include <unistd.h>

#include <chrono>
#include <cstdio>
#include <cstring>
#include <functional>
#include <string>
#include <vector>

#include "aicpu/device_phase_aicpu.h"
#include "aicpu/platform_aicpu_affinity.h"
#include "call_config.h"
#include "callable_protocol.h"
#include "common/dma_workspace.h"
#include "common/host_log_binding.h"
#include "common/memory_barrier.h"
#include "common/platform_config.h"
#include "common/unified_log.h"
#include "cpu_sim_context.h"
#include "host_log.h"
#include "host/dfx_run_config.h"
#include "host/raii_scope_guard.h"
#include "host/runtime_timeout_config.h"
#include "runtime.h"

// dep_gen has two shapes, one per orchestration site, and each runtime provides
// the strong symbols for the one it uses:
//   - device orchestration (tensormap_and_ringbuffer): the AICPU writes a ring
//     of captured submits, the host collector drains it, and
//     `dep_gen_replay_emit_deps_json` (runtime/.../host/dep_gen_replay.cpp)
//     replays them into deps.json.
//   - host orchestration (host_build_graph): the graph is captured from the
//     orchestrator's own dependency path as it runs on the host, and
//     `dep_gen_host_graph_*` (common/host_build_graph/host/dep_gen_host_graph.cpp)
//     writes it out directly — no ring, no collector, nothing to reconcile.
// A runtime links only its own half, so each half needs a weak fallback here.
// Hidden visibility keeps the stubs off the global symbol table so RTLD_GLOBAL
// can't let them shadow a strong symbol in cross-.so loads.
// LOG_DEBUG (not WARN): the runner picks the shape via
// `dep_gen_host_graph_active()`, so neither stub is reachable when dep_gen is on
// — they exist purely to keep the .so loadable.
extern "C" __attribute__((weak, visibility("hidden"))) int dep_gen_replay_emit_deps_json(
    const struct DepGenRecord * /*records*/, size_t /*num_records*/, const char * /*deps_json_path*/
) {
    LOG_DEBUG("dep_gen replay not implemented for this runtime — deps.json skipped");
    return -1;
}

extern "C" __attribute__((weak, visibility("hidden"))) bool dep_gen_host_graph_active() { return false; }
extern "C" __attribute__((weak, visibility("hidden"))) void dep_gen_host_graph_set_enabled(bool /*enable*/) {}
extern "C" __attribute__((weak, visibility("hidden"))) int dep_gen_host_graph_emit(const char * /*deps_json_path*/) {
    LOG_DEBUG("dep_gen host graph not implemented for this runtime — deps.json skipped");
    return -1;
}

// Each host_runtime.so links one runtime source set. A5 HBG replaces this
// no-op with the publisher for its resident scheduler state.
extern "C" __attribute__((weak, visibility("hidden"))) bool publish_runtime_chip_swimlane_extensions(
    Runtime * /*runtime*/
) noexcept {
    return true;
}

// a5 sim: malloc / free wrappers shared by the four profiling subsystems'
// init_* methods. Plain function pointers convert implicitly into the
// framework's std::function alloc / free shapes. Kept on the subclass (not
// SimDeviceRunnerBase) because the corresponding a2a3 path uses the device
// allocator (mem_alloc_) directly; a5's stays on std::malloc/free as before.
static void *prof_alloc_cb(size_t size) { return std::malloc(size); }

static int prof_free_cb(void *dev_ptr) {
    std::free(dev_ptr);
    return 0;
}

struct DeviceRunner::ActiveRun {
    Runtime *runtime{nullptr};
    void *reg_blocks{nullptr};
    void *ssbuf_allocation{nullptr};
    void *ssbuf_blocks{nullptr};
    std::vector<std::thread> aicpu_threads;
    std::vector<std::thread> aicore_threads;
    DevicePhaseBufferStorage<PLATFORM_MAX_AICPU_THREADS_JUST_FOR_LAUNCH> phase_buf{};

    void join() noexcept {
        for (auto &thread : aicpu_threads) {
            if (thread.joinable()) thread.join();
        }
        for (auto &thread : aicore_threads) {
            if (thread.joinable()) thread.join();
        }
    }

    ~ActiveRun() { join(); }
};

DeviceRunner::DeviceRunner() = default;
DeviceRunner::~DeviceRunner() { finalize(); }

void DeviceRunner::cleanup_active_run() noexcept {
    if (active_run_ == nullptr) return;
    active_run_->join();

    if (kernel_args_.regs != 0) {
        mem_alloc_.free(reinterpret_cast<void *>(kernel_args_.regs));
        kernel_args_.regs = 0;
    }
    if (active_run_->reg_blocks != nullptr) {
        mem_alloc_.free(active_run_->reg_blocks);
        active_run_->reg_blocks = nullptr;
    }
    if (active_run_->ssbuf_allocation != nullptr) {
        mem_alloc_.free(active_run_->ssbuf_allocation);
        active_run_->ssbuf_allocation = nullptr;
        active_run_->ssbuf_blocks = nullptr;
    }
    // The collectors' device resources are not per-run: they are released in
    // finalize(), which owns them for the worker's lifetime.
    active_run_.reset();
}

int DeviceRunner::ensure_binaries_loaded() {
    // AICPU .so: load-once, matching onboard's binaries_loaded_ pattern.
    if (!aicpu_so_loaded_ && !aicpu_so_binary_.empty()) {
        if (!simpler::common::sim_host::create_temp_so_file(
                "/tmp/aicpu_sim_XXXXXX", aicpu_so_binary_.data(), aicpu_so_binary_.size(), &aicpu_so_path_
            )) {
            LOG_ERROR("Failed to create temp file for AICPU SO");
            return PTO_RUNTIME_ERR_INTERNAL;
        }

        aicpu_so_handle_ = dlopen(aicpu_so_path_.c_str(), RTLD_NOW | RTLD_LOCAL);
        if (aicpu_so_handle_ == nullptr) {
            LOG_ERROR("dlopen failed for AICPU SO: %s", dlerror());
            return PTO_RUNTIME_ERR_INTERNAL;
        }

        auto load_sym = [this](const char *name, void **out) -> bool {
            void *sym = dlsym(aicpu_so_handle_, name);
            if (sym == nullptr) {
                LOG_ERROR("dlsym failed for %s: %s", name, dlerror());
                return false;
            }
            *out = sym;
            return true;
        };
        auto load_optional_sym = [this](const char *name, void **out) {
            dlerror();
            void *sym = dlsym(aicpu_so_handle_, name);
            *out = sym;
        };

        if (!load_sym("aicpu_execute", reinterpret_cast<void **>(&aicpu_execute_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        load_optional_sym("simpler_aicpu_register_callable", reinterpret_cast<void **>(&aicpu_register_callable_func_));
        if (!load_sym("set_platform_regs", reinterpret_cast<void **>(&set_platform_regs_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        load_optional_sym("set_orch_device_id", reinterpret_cast<void **>(&set_orch_device_id_func_));
        load_optional_sym("set_scheduler_timeout_ms", reinterpret_cast<void **>(&set_scheduler_timeout_ms_func_));
        if (set_scheduler_timeout_ms_func_ != nullptr) {
            // Per-device one-shot latch (mirrors the onboard InitArgs path):
            // honor SIMPLER_SCHEDULER_TIMEOUT_MS once at SO load, not per run. 0 ->
            // the scheduler keeps its compile-time default. Sim skips the
            // op/stream ordering check (validate_runtime_timeout_order is onboard).
            RuntimeTimeoutParseStatus sched_status;
            RuntimeTimeoutConfig sched_cfg =
                resolve_runtime_timeout_config(RuntimeTimeoutConfig{1, 1, 0}, &sched_status);
            set_scheduler_timeout_ms_func_(
                (sched_status.scheduler_env_set && sched_status.scheduler_valid) ? sched_cfg.scheduler_timeout_ms : 0
            );
        }
        if (!load_sym("set_platform_dump_base", reinterpret_cast<void **>(&set_platform_dump_base_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_platform_phase_base", reinterpret_cast<void **>(&set_platform_phase_base_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_platform_run_result", reinterpret_cast<void **>(&set_platform_run_result_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_dump_args_enabled", reinterpret_cast<void **>(&set_dump_args_enabled_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym(
                "set_platform_chip_swimlane_base", reinterpret_cast<void **>(&set_platform_chip_swimlane_base_func_)
            ))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym(
                "set_platform_chip_swimlane_run_terminal_bank",
                reinterpret_cast<void **>(&set_platform_chip_swimlane_run_terminal_bank_func_)
            ))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym(
                "set_platform_chip_swimlane_aicore_rotation_table",
                reinterpret_cast<void **>(&set_platform_chip_swimlane_aicore_rotation_table_func_)
            ))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_chip_swimlane_enabled", reinterpret_cast<void **>(&set_chip_swimlane_enabled_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_platform_pmu_base", reinterpret_cast<void **>(&set_platform_pmu_base_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_pmu_enabled", reinterpret_cast<void **>(&set_pmu_enabled_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_platform_dep_gen_base", reinterpret_cast<void **>(&set_platform_dep_gen_base_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_dep_gen_enabled", reinterpret_cast<void **>(&set_dep_gen_enabled_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_scope_stats_enabled", reinterpret_cast<void **>(&set_scope_stats_enabled_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (!load_sym("set_platform_scope_stats_base", reinterpret_cast<void **>(&set_platform_scope_stats_base_func_)))
            return PTO_RUNTIME_ERR_INTERNAL;

        // Publish provisioned DMA workspace addresses into the resident AICPU SO.
        using SetDmaWorkspaceAddrFunc = void (*)(int, unsigned long long);
        SetDmaWorkspaceAddrFunc set_dma_workspace_addr_func = nullptr;
        if (!load_sym("set_dma_workspace_addr", reinterpret_cast<void **>(&set_dma_workspace_addr_func))) {
            return PTO_RUNTIME_ERR_INTERNAL;
        }
        for (int kind = 0; kind < DMA_WORKSPACE_KIND_COUNT; ++kind) {
            set_dma_workspace_addr_func(kind, dma_workspace_addr_[kind]);
        }

        // The AICPU sim SO binds its private HostLogger before the compatibility
        // level setter can emit a clock anchor.
        using SetLogLevelFunc = void (*)(int);
        SetLogLevelFunc set_log_level_func = nullptr;
        if (!load_sym("set_log_level", reinterpret_cast<void **>(&set_log_level_func))) return PTO_RUNTIME_ERR_INTERNAL;
        using SetHostLogStateFunc = int (*)(SimplerHostLogState *);
        SetHostLogStateFunc set_host_log_state_func = nullptr;
        if (!load_sym("set_host_log_state", reinterpret_cast<void **>(&set_host_log_state_func)))
            return PTO_RUNTIME_ERR_INTERNAL;
        if (set_host_log_state_func(HostLogger::get_instance().state()) != 0) {
            LOG_ERROR("AICPU SO rejected the host-log state ABI");
            return PTO_RUNTIME_ERR_INTERNAL;
        }
        set_log_level_func(HostLogger::get_instance().level());

        aicpu_so_loaded_ = true;
        LOG_INFO("DeviceRunner(sim): Loaded aicpu_execute from %s", aicpu_so_path_.c_str());
    }

    // AICore kernel .so: reload every run — kernel binary varies per case.
    if (aicore_so_handle_ != nullptr) {
        dlclose(aicore_so_handle_);
        aicore_so_handle_ = nullptr;
        aicore_execute_func_ = nullptr;
    }
    if (!aicore_so_path_.empty()) {
        std::remove(aicore_so_path_.c_str());
        aicore_so_path_.clear();
    }

    if (!aicore_kernel_binary_.empty()) {
        if (!simpler::common::sim_host::create_temp_so_file(
                "/tmp/aicore_sim_XXXXXX", aicore_kernel_binary_.data(), aicore_kernel_binary_.size(), &aicore_so_path_
            )) {
            LOG_ERROR("Failed to create temp file for AICore SO");
            return PTO_RUNTIME_ERR_INTERNAL;
        }

        aicore_so_handle_ = dlopen(aicore_so_path_.c_str(), RTLD_NOW | RTLD_LOCAL);
        if (aicore_so_handle_ == nullptr) {
            LOG_ERROR("dlopen failed for AICore SO: %s", dlerror());
            return PTO_RUNTIME_ERR_INTERNAL;
        }

        const char *bind_log_error = nullptr;
        if (simpler::log::bind_loaded_host_log_state(
                aicore_so_handle_, HostLogger::get_instance().state(), &bind_log_error
            ) != 0) {
            LOG_ERROR(
                "AICore SO failed to bind host-log state: %s",
                bind_log_error != nullptr ? bind_log_error : "unknown error"
            );
            dlclose(aicore_so_handle_);
            aicore_so_handle_ = nullptr;
            return PTO_RUNTIME_ERR_INTERNAL;
        }

        aicore_execute_func_ = reinterpret_cast<
            void (*)(Runtime *, int, CoreType, uint32_t, uint64_t, uint32_t, uint64_t, uint64_t, uint64_t, uint64_t)>(
            dlsym(aicore_so_handle_, "aicore_execute_wrapper")
        );
        if (aicore_execute_func_ == nullptr) {
            LOG_ERROR("dlsym failed for aicore_execute_wrapper: %s", dlerror());
            return PTO_RUNTIME_ERR_INTERNAL;
        }
        LOG_INFO("DeviceRunner(sim): Loaded aicore_execute_wrapper from %s", aicore_so_path_.c_str());

        auto set_identity_helpers =
            reinterpret_cast<void (*)(void *, void *)>(dlsym(aicore_so_handle_, "set_sim_core_identity_helpers"));
        if (set_identity_helpers != nullptr) {
            set_identity_helpers(
                reinterpret_cast<void *>(sim_context_set_subblock_id),
                reinterpret_cast<void *>(sim_context_set_cluster_id)
            );
        }
    }

    return 0;
}

int DeviceRunner::invoke_device_register(const RegisterCallableArgs &reg_args) {
    if (aicpu_register_callable_func_ == nullptr || set_orch_device_id_func_ == nullptr) {
        LOG_ERROR("Register-callable functions not loaded. Call ensure_binaries_loaded first.");
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    set_orch_device_id_func_(device_id_);
    // The descriptor was assembled from CallableState by the base
    // launch_device_register; sim shares process memory so the name pointers
    // in reg_args stay valid for this synchronous call. The AICPU entry's C ABI
    // takes void* and only reads the args, so the const_cast is safe.
    return aicpu_register_callable_func_(const_cast<RegisterCallableArgs *>(&reg_args));
}

void DeviceRunner::arm_host_dep_gen_capture(bool enable) {
    // Arms host-side capture for a host-orch runtime (no-op weak stub for the
    // device-orch one). The capture is thread-local between orchestration and
    // emit, so the c_api calls this on the binding thread before every bind; the
    // orchestration entry resets the graph before recording it.
    dep_gen_host_graph_set_enabled(enable);
}

int DeviceRunner::prepare_execution(
    Runtime &runtime, const CallConfig &config, uint32_t pipeline_slot, const NativeRunIdentity &identity,
    std::unique_ptr<PreparedExecution> *prepared
) {
    if (prepared == nullptr || *prepared != nullptr) return PTO_RUNTIME_ERR_INTERNAL;
    if (active_run_ != nullptr) {
        LOG_ERROR("prepare_execution called while another simulated run still owns execution state");
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    auto execution = std::make_unique<PreparedExecution>(identity, runtime, config, pipeline_slot);
    // This run's own diagnostics configuration, carried on the prepared run so
    // that arming at launch and teardown at drain read the same value.
    DfxRunConfig &dfx = execution->dfx;
    active_run_ = std::make_unique<ActiveRun>();
    active_run_->runtime = &runtime;
    run_completion_.reset(1);
    auto prepare_cleanup = RAIIScopeGuard([this]() {
        run_completion_.abandon();
        cleanup_active_run();
    });

    apply_call_config(config);
    const int block_dim = runtime.get_worker_count() / cores_per_blockdim_;
    int launch_aicpu_num = config.aicpu_thread_num;
    clear_cpu_sim_shared_storage();
    // Sim has no hardware topology to probe, so auto uses the architecture
    // default directly. Publish the effective count so AICPU init and DFX
    // setup match the launch gate.
    if (launch_aicpu_num == 0) launch_aicpu_num = PLATFORM_DEFAULT_AICPU_THREAD_NUM;
    runtime.set_aicpu_thread_num(launch_aicpu_num);
    if (block_dim < 1) {
        LOG_ERROR("prepare_execution computed block_dim < 1 from worker_count=%d", runtime.get_worker_count());
        return PTO_RUNTIME_ERR_INTERNAL;
    }

    int rc = ensure_device_initialized();
    if (rc != 0) {
        LOG_ERROR("ensure_device_initialized failed: %d", rc);
        return rc;
    }

    // Sim runs the same handshake report protocol as onboard, so it supplies the
    // same per-run identity. `next_native_run_epoch` never returns 0, and 0 is
    // what selects the kernel/persistent protocol, so a native sim run is
    // stamped exactly like a native onboard one.
    kernel_args_.run_result_epoch = identity.run_epoch;

    if (device_wall_dev_ptr_ == nullptr) {
        device_wall_dev_ptr_ = allocate_tensor(sizeof(uint64_t));
        if (device_wall_dev_ptr_ != nullptr) {
            kernel_args_.device_wall_data_base = reinterpret_cast<uint64_t>(device_wall_dev_ptr_);
            *static_cast<uint64_t *>(device_wall_dev_ptr_) = 0;
        }
    }

    int num_aicore = block_dim * cores_per_blockdim_;
    // The profiling flag is built by `arm_collectors_for_run` at launch, beside
    // the collector pools it describes.

    rc = prepare_orch_so(runtime);
    if (rc != 0) {
        LOG_ERROR("prepare_orch_so failed: %d", rc);
        return rc;
    }

    last_runtime_ = &runtime;

    // Allocate simulated register blocks for all AICore cores. Uses sparse
    // mapping: 3 x 4KB pages per core (SIM_REG_TOTAL_SIZE) instead of a
    // contiguous block.
    size_t total_reg_size = num_aicore * SIM_REG_TOTAL_SIZE;
    active_run_->reg_blocks = mem_alloc_.alloc(total_reg_size);
    if (active_run_->reg_blocks == nullptr) {
        LOG_ERROR("Failed to allocate simulated register memory (%zu bytes)", total_reg_size);
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    std::memset(active_run_->reg_blocks, 0, total_reg_size);

    constexpr size_t ssbuf_alignment = 64;
    const size_t total_ssbuf_size = static_cast<size_t>(block_dim) * PLATFORM_SSBUF_SIZE;
    active_run_->ssbuf_allocation = mem_alloc_.alloc(total_ssbuf_size + ssbuf_alignment - 1);
    if (active_run_->ssbuf_allocation == nullptr) {
        LOG_ERROR("Failed to allocate simulated SSBUF memory (%zu bytes)", total_ssbuf_size);
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    const uintptr_t ssbuf_unaligned = reinterpret_cast<uintptr_t>(active_run_->ssbuf_allocation);
    active_run_->ssbuf_blocks = reinterpret_cast<void *>(
        (ssbuf_unaligned + ssbuf_alignment - 1) & ~(static_cast<uintptr_t>(ssbuf_alignment) - 1)
    );
    std::memset(active_run_->ssbuf_blocks, 0xa5, total_ssbuf_size);

    size_t regs_array_size = num_aicore * sizeof(uint64_t);
    uint64_t *regs_array = reinterpret_cast<uint64_t *>(mem_alloc_.alloc(regs_array_size));
    if (regs_array == nullptr) {
        LOG_ERROR("Failed to allocate register address array");
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    for (int i = 0; i < num_aicore; i++) {
        regs_array[i] =
            reinterpret_cast<uint64_t>(static_cast<uint8_t *>(active_run_->reg_blocks) + i * SIM_REG_TOTAL_SIZE);
    }
    kernel_args_.regs = reinterpret_cast<uint64_t>(regs_array);

    if (aicpu_execute_func_ == nullptr || aicore_execute_func_ == nullptr || set_platform_regs_func_ == nullptr ||
        set_platform_dump_base_func_ == nullptr || set_platform_phase_base_func_ == nullptr ||
        set_platform_run_result_func_ == nullptr || set_dump_args_enabled_func_ == nullptr ||
        set_platform_pmu_base_func_ == nullptr || set_pmu_enabled_func_ == nullptr ||
        set_platform_dep_gen_base_func_ == nullptr || set_dep_gen_enabled_func_ == nullptr ||
        set_scope_stats_enabled_func_ == nullptr || set_platform_scope_stats_base_func_ == nullptr ||
        set_platform_chip_swimlane_base_func_ == nullptr ||
        set_platform_chip_swimlane_run_terminal_bank_func_ == nullptr ||
        set_platform_chip_swimlane_aicore_rotation_table_func_ == nullptr ||
        set_chip_swimlane_enabled_func_ == nullptr) {
        LOG_ERROR("Executor functions not loaded. Call ensure_binaries_loaded first.");
        return PTO_RUNTIME_ERR_INTERNAL;
    }

    constexpr int over_launch = PLATFORM_MAX_AICPU_THREADS_JUST_FOR_LAUNCH;
    active_run_->aicpu_threads.reserve(over_launch);
    active_run_->aicore_threads.reserve(num_aicore);
    execution->num_aicore = num_aicore;
    execution->launch_aicpu_num = launch_aicpu_num;
    prepare_cleanup.dismiss();
    *prepared = std::move(execution);
    return 0;
}

SimDeviceRunnerBase::LaunchOutcome
DeviceRunner::launch_execution(std::unique_ptr<PreparedExecution> prepared, LaunchPermit permit) {
    LaunchOutcome outcome;
    if (prepared == nullptr) return outcome;
    Runtime &runtime = *prepared->runtime;
    const int num_aicore = prepared->num_aicore;
    const int launch_aicpu_num = prepared->launch_aicpu_num;
    constexpr int over_launch = PLATFORM_MAX_AICPU_THREADS_JUST_FOR_LAUNCH;
    ActiveRun *run = active_run_.get();
    if (run == nullptr) {
        outcome.prepared = std::move(prepared);
        return outcome;
    }

    std::chrono::steady_clock::time_point sim_t0;

    LaunchTransactionResult result = exact_launch_transaction(
        prepared->identity, std::move(permit),
        [&](LaunchProgressSink &) -> int {
            // Arming precedes any simulated-core thread, so its failures — including
            // a thread-spawn or allocation throw — are reported as an rc and leave
            // the run safely rollback-able.
            try {
                if (int arm_rc = arm_collectors_for_run(runtime, *prepared); arm_rc != 0) return arm_rc;
                set_platform_regs_func_(kernel_args_.regs);
                if (set_orch_device_id_func_ != nullptr) set_orch_device_id_func_(device_id_);
                set_platform_dump_base_func_(kernel_args_.dump_data_base);
                set_dump_args_enabled_func_(prepared->dfx.dump_args_enabled());
                set_platform_chip_swimlane_base_func_(kernel_args_.chip_swimlane_data_base);
                set_platform_chip_swimlane_run_terminal_bank_func_(kernel_args_.chip_swimlane_run_terminal_bank);
                set_platform_chip_swimlane_aicore_rotation_table_func_(
                    kernel_args_.chip_swimlane_aicore_rotation_table
                );
                set_chip_swimlane_enabled_func_(prepared->dfx.chip_swimlane_enabled());
                set_platform_pmu_base_func_(kernel_args_.pmu_data_base);
                set_pmu_enabled_func_(prepared->dfx.pmu_enabled);
                set_platform_dep_gen_base_func_(kernel_args_.dep_gen_data_base);
                set_dep_gen_enabled_func_(prepared->dfx.dep_gen_enabled && !dep_gen_host_graph_active());
                set_scope_stats_enabled_func_(prepared->dfx.scope_stats_enabled);
                set_platform_scope_stats_base_func_(kernel_args_.scope_stats_data_base);

                start_shared_collectors_for_run(prepared->dfx, prepared->pipeline_slot);
                if (prepared->dfx.dep_gen_enabled && !dep_gen_host_graph_active()) {
                    auto thread_factory = [this](std::function<void()> fn) {
                        return create_thread(std::move(fn));
                    };
                    dep_gen_collector_.begin_run();
                    dep_gen_collector_.start(thread_factory);
                }

                if (kernel_args_.device_wall_data_base != 0) {
                    *reinterpret_cast<uint64_t *>(kernel_args_.device_wall_data_base) = 0;
                }
                reset_device_phase_buffer(&run->phase_buf, over_launch);
                set_platform_phase_base_func_(reinterpret_cast<uint64_t>(&run->phase_buf));
                // Sim allocates no result region, so there is no base to publish —
                // but the epoch still has to reach the AICPU SO, because the
                // collectors stamp it onto every buffer they acquire. Without
                // it sim records carry no run identity at all.
                set_platform_run_result_func_(/*region_base=*/0, prepared->identity.run_epoch);
                sim_t0 = std::chrono::steady_clock::now();
                run_completion_.reset(static_cast<size_t>(over_launch) + static_cast<size_t>(num_aicore));
            } catch (...) {
                LOG_ERROR("launch_execution: arming failed before any simulated core started");
                return PTO_RUNTIME_ERR_INTERNAL;
            }

            LOG_INFO("Launching %d AICore thread(s)", num_aicore);
            for (int i = 0; i < num_aicore; i++) {
                CoreType core_type = runtime.core_type_rule(i);
                uint32_t physical_core_id = static_cast<uint32_t>(i);
                run->aicore_threads.push_back(create_thread(
                    [this, run, i, core_type, physical_core_id]() {
                        const uint32_t block_dim =
                            static_cast<uint32_t>(run->runtime->get_worker_count()) / PLATFORM_CORES_PER_BLOCKDIM;
                        const uint32_t cluster_id = core_type == CoreType::AIC ? physical_core_id :
                                                                                 (physical_core_id - block_dim) /
                                                                                     PLATFORM_AIV_CORES_PER_BLOCKDIM;
                        const uint64_t ssbuf_base = reinterpret_cast<uint64_t>(run->ssbuf_blocks) +
                                                    static_cast<uint64_t>(cluster_id) * PLATFORM_SSBUF_SIZE;
                        aicore_execute_func_(
                            run->runtime, i, core_type, physical_core_id, kernel_args_.regs,
                            kernel_args_.enable_profiling_flag, kernel_args_.chip_swimlane_aicore_rotation_table,
                            kernel_args_.aicore_pmu_ring_addrs, kernel_args_.run_result_epoch, ssbuf_base
                        );
                        run_completion_.task_finished();
                    },
                    std::string("sim-") + (core_type == CoreType::AIC ? "aic" : "aiv") + "-" + std::to_string(i)
                ));
            }
            return 0;
        },
        [&](LaunchProgressSink &) -> int {
            LOG_INFO("Launching %d AICPU threads (logical=%d)", over_launch, launch_aicpu_num);
            for (int i = 0; i < over_launch; i++) {
                run->aicpu_threads.push_back(create_thread(
                    [this, run, launch_aicpu_num, over_launch, sim_t0]() {
                        if (!platform_aicpu_affinity_gate(launch_aicpu_num, over_launch)) {
                            run_completion_.task_finished();
                            return;
                        }
                        int rc = aicpu_execute_func_(run->runtime);
                        if (kernel_args_.device_wall_data_base != 0) {
                            const auto t1 = std::chrono::steady_clock::now();
                            *reinterpret_cast<uint64_t *>(kernel_args_.device_wall_data_base) = static_cast<uint64_t>(
                                std::chrono::duration_cast<std::chrono::nanoseconds>(t1 - sim_t0).count()
                            );
                        }
                        run_completion_.task_finished(rc);
                    },
                    "sim-aicpu-" + std::to_string(i)
                ));
            }
            return 0;
        }
    );
    if (result.poisoned()) poison_launch();
    outcome.rc = result.rc;
    outcome.progress = result.progress;
    outcome.receipt = std::move(result.receipt);
    if (result.progress == LaunchProgress::NotStarted) {
        outcome.prepared = std::move(prepared);
    } else {
        outcome.active = std::make_unique<ActiveExecution>(std::move(prepared), result.progress);
    }
    return outcome;
}

int DeviceRunner::poll_execution(const ActiveExecution &) { return run_completion_.poll(); }

int DeviceRunner::drain_execution(ActiveExecution &active) {
    if (active_run_ == nullptr || active.prepared == nullptr) {
        LOG_ERROR("drain_execution called without a launched simulated run");
        return PTO_RUNTIME_ERR_INTERNAL;
    }
    const DfxRunConfig &dfx = active.prepared->dfx;
    auto run_cleanup = RAIIScopeGuard([this]() {
        cleanup_active_run();
    });
    active_run_->join();

    LOG_INFO("All threads completed");

    device_wall_ns_ = 0;
    if (device_wall_dev_ptr_ != nullptr) {
        device_wall_ns_ = *static_cast<uint64_t *>(device_wall_dev_ptr_);
    }

    // Reduce the AICPU phase records (cycles → ns via the sim sys-cnt freq).
    // RunWall keeps the steady_clock device_wall above for a single source.
    // Per-phase start offsets (from the earliest sub-phase start) give the
    // device spans a device-domain `ts`, so the orch∪sched "Effective" window
    // is computable and the sub-phases nest correctly.
    uint64_t phase_start[NUM_AICPU_PHASES];
    uint64_t phase_cycles[NUM_AICPU_PHASES];
    constexpr int kPhaseThreads = PLATFORM_MAX_AICPU_THREADS_JUST_FOR_LAUNCH;
    const void *phase_buffer = &active_run_->phase_buf;
    reduce_aicpu_phase_windows(device_phase_records(phase_buffer), kPhaseThreads, phase_start, phase_cycles);
    auto cyc_to_ns = [](uint64_t c) {
        return static_cast<uint64_t>(c * 1'000'000'000.0 / static_cast<double>(PLATFORM_PROF_SYS_CNT_FREQ));
    };
    uint64_t origin = kPhaseUnset;
    for (int p = static_cast<int>(AicpuPhase::Preamble); p < NUM_AICPU_PHASES; ++p) {
        if (phase_start[p] != kPhaseUnset && phase_start[p] < origin) origin = phase_start[p];
    }
    for (int p = 0; p < NUM_AICPU_PHASES; ++p) {
        device_phase_ns_[p] = cyc_to_ns(phase_cycles[p]);
        device_phase_start_ns_[p] = 0;
        if (p != static_cast<int>(AicpuPhase::RunWall) && phase_start[p] != kPhaseUnset && origin != kPhaseUnset &&
            phase_start[p] >= origin) {
            device_phase_start_ns_[p] = cyc_to_ns(phase_start[p] - origin);
        }
    }
    device_phase_ns_[static_cast<int>(AicpuPhase::RunWall)] = device_wall_ns_;

    std::fill_n(task_slot_dispatch_ns_, NUM_TASK_TIMING_SLOTS, uint64_t{0});
    std::fill_n(task_slot_finish_ns_, NUM_TASK_TIMING_SLOTS, uint64_t{0});
    if (device_phase_buffer_header(phase_buffer)->task_timing_tail_used != 0) {
        const TaskTimingRecord *tail = task_timing_tail_records(phase_buffer, kPhaseThreads);
        resolve_task_timing_slots_ns(
            tail, kPhaseThreads, origin, cyc_to_ns, task_slot_dispatch_ns_, task_slot_finish_ns_
        );
    }

    int runtime_rc = run_completion_.first_error();
    if (runtime_rc != 0) {
        LOG_ERROR("AICPU execution failed with rc=%d", runtime_rc);
        // The AICPU threads are joined above, so every collector's producer has
        // stopped and its records are as complete as the run made them. Export
        // them: a failed run is the one whose swimlane, dumped tensors and
        // dep_gen graph are worth reading. `false` withholds only the
        // DeviceExecutionComplete clock anchor, which this run never reached.
        teardown_shared_collectors_after_run(
            dfx, active.prepared->pipeline_slot, active.prepared->identity.run_epoch, false
        );
        emit_device_dep_gen_graph(dfx);
        return runtime_rc;
    }

    teardown_shared_collectors_after_run(
        dfx, active.prepared->pipeline_slot, active.prepared->identity.run_epoch, true
    );
    emit_device_dep_gen_graph(dfx);

    print_handshake_results();

    if (aicore_so_handle_ != nullptr) {
        dlclose(aicore_so_handle_);
        aicore_so_handle_ = nullptr;
        aicore_execute_func_ = nullptr;
    }
    if (!aicore_so_path_.empty()) {
        std::remove(aicore_so_path_.c_str());
        aicore_so_path_.clear();
    }

    return 0;
}

void DeviceRunner::emit_device_dep_gen_graph(const DfxRunConfig &dfx) {
    // The host-orch shape emits at the end of bind instead, where its capture
    // window closes — see `emit_host_dep_gen_graph` in c_api_shared.cpp.
    if (!dfx.dep_gen_enabled || dep_gen_host_graph_active()) return;
    dep_gen_collector_.quiesce();
    // reconcile_counters() is the completeness gate: an un-flushed device buffer
    // or a dropped record makes it false and no deps.json is written, so a run
    // that failed mid-flight yields a whole graph or none — never a partial one.
    if (!dep_gen_collector_.reconcile_counters()) return;
    const std::string deps = make_deps_json_path(dfx.output_prefix);
    // One deps.json describes one graph. A window with no records still gets a
    // file — an empty graph is this run's answer, and suppressing it would make
    // "nothing submitted" indistinguishable from "collection failed". Several
    // runs in one window is the only case that cannot be emitted, because the
    // path would have to name which run; that belongs with session output.
    uint64_t dep_gen_run_epoch = 0;
    const std::vector<DepGenRecord> *records = dep_gen_collector_.window_records(&dep_gen_run_epoch);
    if (records == nullptr) {
        LOG_ERROR(
            "dep_gen collected %zu runs in one window — deps.json not produced", dep_gen_collector_.runs().size()
        );
        return;
    }
    int replay_rc = dep_gen_replay_emit_deps_json(records->data(), records->size(), deps.c_str());
    if (replay_rc != 0) {
        LOG_ERROR("dep_gen replay failed (%d) — deps.json not produced", replay_rc);
    }
}

void DeviceRunner::abandon_prepared_execution(PreparedExecution &) noexcept {
    run_completion_.abandon();
    cleanup_active_run();
}

void DeviceRunner::unload_executor_binaries() {
    if (aicpu_so_handle_ != nullptr) {
        dlclose(aicpu_so_handle_);
        aicpu_so_handle_ = nullptr;
        aicpu_execute_func_ = nullptr;
        aicpu_register_callable_func_ = nullptr;
        set_platform_regs_func_ = nullptr;
        set_orch_device_id_func_ = nullptr;
        set_platform_dump_base_func_ = nullptr;
        set_dump_args_enabled_func_ = nullptr;
        set_platform_chip_swimlane_base_func_ = nullptr;
        set_platform_chip_swimlane_run_terminal_bank_func_ = nullptr;
        set_platform_chip_swimlane_aicore_rotation_table_func_ = nullptr;
        set_chip_swimlane_enabled_func_ = nullptr;
        set_platform_pmu_base_func_ = nullptr;
        set_pmu_enabled_func_ = nullptr;
        set_platform_dep_gen_base_func_ = nullptr;
        set_dep_gen_enabled_func_ = nullptr;
        set_scope_stats_enabled_func_ = nullptr;
        set_platform_scope_stats_base_func_ = nullptr;
        aicpu_so_loaded_ = false;
    }
    if (!aicpu_so_path_.empty()) {
        std::remove(aicpu_so_path_.c_str());
        aicpu_so_path_.clear();
    }

    if (aicore_so_handle_ != nullptr) {
        dlclose(aicore_so_handle_);
        aicore_so_handle_ = nullptr;
        aicore_execute_func_ = nullptr;
    }
    if (!aicore_so_path_.empty()) {
        std::remove(aicore_so_path_.c_str());
        aicore_so_path_.clear();
    }
}

int DeviceRunner::finalize() {
    cleanup_active_run();
    if (device_id_ == -1 && aicpu_so_handle_ == nullptr && aicore_so_handle_ == nullptr) {
        return 0;
    }

    // Collectors outlive every run on this runner, so this is where their device
    // resources are released — including for a runner that only ever initialized
    // them and never enqueued.
    finalize_collectors();

    release_callable_state();

    unload_executor_binaries();
    release_graph_definition_blocks();
    release_sm_mirrors();
    release_run_image_stagings();

    for (auto &bank : arena_banks_) {
        bank->gm_heap.release();
        bank->gm_sm.release();
        bank->runtime_pool.release();
    }
    clear_temporary_buffer();
    for (auto &bank : arena_banks_) {
        bank->cached_gm_heap_size = 0;
        bank->cached_gm_sm_size = 0;
        bank->cached_runtime_arena_size = 0;
    }
    prebuilt_runtime_arena_cache_valid_ = false;
    prebuilt_runtime_arena_cache_key_.clear();
    prebuilt_runtime_arena_cache_gm_heap_base_ = nullptr;
    prebuilt_runtime_arena_cache_sm_base_ = nullptr;
    prebuilt_runtime_arena_cache_runtime_arena_base_ = nullptr;
    prebuilt_runtime_arena_cache_image_.clear();

    if (dma_workspace_handle_ != nullptr) {
        dma_workspace_release(dma_workspace_handle_);
        dma_workspace_handle_ = nullptr;
    }
    for (int kind = 0; kind < DMA_WORKSPACE_KIND_COUNT; ++kind) {
        dma_workspace_addr_[kind] = 0;
    }

    mem_alloc_.finalize();
    clear_cpu_sim_shared_storage();

    if (device_wall_dev_ptr_ != nullptr) {
        free_tensor(device_wall_dev_ptr_);
        device_wall_dev_ptr_ = nullptr;
    }
    device_id_ = -1;
    worker_count_ = 0;
    last_runtime_ = nullptr;

    return 0;
}

// =============================================================================
// Performance Profiling Implementation
// =============================================================================

void DeviceRunner::publish_chip_swimlane_runtime_extensions() {
    if (active_run_ == nullptr) return;
    if (!publish_runtime_chip_swimlane_extensions(active_run_->runtime)) {
        LOG_WARN("Runtime chip-swimlane extension publication failed");
    }
}

void DeviceRunner::finalize_collectors() {
    clear_collector_shape();
    if (chip_swimlane_collector_.is_initialized()) {
        chip_swimlane_collector_.finalize(/*unregister_cb=*/nullptr, prof_free_cb);
    }
    if (dump_collector_.is_initialized()) {
        dump_collector_.finalize(/*unregister_cb=*/nullptr, prof_free_cb);
    }
    if (pmu_collector_.is_initialized()) {
        pmu_collector_.finalize(/*unregister_cb=*/nullptr, prof_free_cb);
    }
    if (dep_gen_collector_.is_initialized()) {
        dep_gen_collector_.finalize(/*unregister_cb=*/nullptr, prof_free_cb);
    }
    if (scope_stats_collector_.is_initialized()) {
        scope_stats_collector_.finalize(/*unregister_cb=*/nullptr, prof_free_cb);
        kernel_args_.scope_stats_data_base = 0;
    }
}

int DeviceRunner::arm_collectors_for_run(const Runtime &runtime, PreparedExecution &prepared) {
    const DfxRunConfig &dfx = prepared.dfx;
    const int num_aicore = prepared.num_aicore;
    const int launch_aicpu_num = prepared.launch_aicpu_num;
    const int aicpu_thread_num = runtime.get_aicpu_thread_num();

    // Collectors stay initialized across runs, so pools built for an earlier
    // run's core / AICPU-thread counts have to go before this run seeds pools
    // and recycled lanes at different ones. Mirrors the onboard runner, where
    // doing this under the execution claim is what keeps the release off a live
    // predecessor's pools.
    if (collector_shape_is_stale(num_aicore, aicpu_thread_num, launch_aicpu_num)) {
        finalize_collectors();
    }
    latch_collector_shape(num_aicore, aicpu_thread_num, launch_aicpu_num);

    // Between the stale-shape release and the init: finalize() resets
    // host_orchestrated_ and the collector's clock session, and initialize()
    // reads host_orchestrated_ when it decides whether to size a device orch
    // phase pool. Publishing before the release would lose both.
    publish_host_phase_run_to_collector(prepared.pipeline_slot);

    // This run's bank, so a run that arms none publishes 0 rather than whatever
    // the last run left. `kernel_args_` is a runner member that outlives the run,
    // so the reset is load-bearing here, not defensive.
    kernel_args_.chip_swimlane_run_terminal_bank = 0;

    int rc = 0;
    if (dfx.chip_swimlane_enabled()) {
        rc = init_chip_swimlane(num_aicore, aicpu_thread_num, device_id_, dfx.chip_swimlane_level);
        if (rc != 0) {
            LOG_ERROR("init_chip_swimlane failed: %d", rc);
            return rc;
        }
        // Publish per-core core_type to the collector so the level=1 host
        // emit path can label lanes without an AICPU record.
        std::vector<CoreType> core_types(num_aicore);
        for (int i = 0; i < num_aicore; i++) {
            core_types[i] = runtime.core_type_rule(i);
        }
        chip_swimlane_collector_.set_core_types(core_types.data(), num_aicore);
        // After the init that publishes the region base: the bank is a slice of
        // that region, and it is resolved per run because it is keyed on this
        // run's pipeline slot and identity, not on the device's.
        kernel_args_.chip_swimlane_run_terminal_bank =
            arm_chip_swimlane_run_terminal_bank(prepared.pipeline_slot, prepared.identity.run_epoch);
    }

    if (dfx.dump_args_enabled()) {
        rc = init_args_dump(runtime, device_id_, dfx.dump_args_level);
        if (rc != 0) {
            LOG_ERROR("init_args_dump failed: %d", rc);
            return rc;
        }
    }

    if (dfx.pmu_enabled) {
        rc = init_pmu(num_aicore, launch_aicpu_num, device_id_);
        if (rc != 0) {
            LOG_ERROR("init_pmu failed: %d", rc);
            return rc;
        }
    }

    // A host-orch runtime already holds the graph in host memory; standing up
    // the device ring and its collector would allocate shared memory and a
    // drain thread for a stream that never produces a record.
    if (dfx.dep_gen_enabled && !dep_gen_host_graph_active()) {
        rc = init_dep_gen(launch_aicpu_num, device_id_);
        if (rc != 0) {
            LOG_ERROR("init_dep_gen failed: %d", rc);
            return rc;
        }
    }

    if (dfx.scope_stats_enabled) {
        rc = init_scope_stats(launch_aicpu_num);
        if (rc != 0) {
            LOG_ERROR("init_scope_stats failed: %d", rc);
            return rc;
        }
    }

    // Built here rather than during preparation because the dep_gen bit depends
    // on the same host-orch check the init above makes, and because a run that
    // degrades a channel must not ship a flag that still advertises it — which
    // is exactly what the PMU path above does.
    uint32_t enable_profiling_flag = SIMPLER_DFX_FLAG_NONE;
    if (dfx.dump_args_enabled()) {
        SIMPLER_SET_DFX_FLAG(enable_profiling_flag, SIMPLER_DFX_FLAG_DUMP_ARGS);
    }
    if (dfx.chip_swimlane_enabled()) {
        SIMPLER_SET_DFX_FLAG(enable_profiling_flag, SIMPLER_DFX_FLAG_CHIP_SWIMLANE);
    }
    if (dfx.pmu_enabled) {
        SIMPLER_SET_DFX_FLAG(enable_profiling_flag, SIMPLER_DFX_FLAG_PMU);
    }
    // The device flag drives the AICPU writer only; a host-orch runtime has no
    // device-side dep_gen to switch on.
    if (dfx.dep_gen_enabled && !dep_gen_host_graph_active()) {
        SIMPLER_SET_DFX_FLAG(enable_profiling_flag, SIMPLER_DFX_FLAG_DEP_GEN);
    }
    if (dfx.scope_stats_enabled) {
        SIMPLER_SET_DFX_FLAG(enable_profiling_flag, SIMPLER_DFX_FLAG_SCOPE_STATS);
    }
    kernel_args_.enable_profiling_flag = enable_profiling_flag;
    return 0;
}

int DeviceRunner::init_chip_swimlane(
    int num_aicore, int aicpu_thread_num, int device_id, ChipSwimlaneLevel chip_swimlane_level
) {
    int rc = chip_swimlane_collector_.initialize(
        num_aicore, aicpu_thread_num, device_id, chip_swimlane_level, prof_alloc_cb, /*register_cb=*/nullptr,
        prof_free_cb
    );
    if (rc == 0) {
        kernel_args_.chip_swimlane_data_base =
            reinterpret_cast<uint64_t>(chip_swimlane_collector_.get_chip_swimlane_setup_device_ptr());
        kernel_args_.chip_swimlane_aicore_rotation_table =
            reinterpret_cast<uint64_t>(chip_swimlane_collector_.get_aicore_ring_addr_table_device_ptr());
    }
    return rc;
}

int DeviceRunner::init_args_dump(const Runtime &runtime, int device_id, DumpArgsLevel dump_args_level) {
    int num_dump_threads = runtime.get_aicpu_thread_num();

    int rc = dump_collector_.initialize(
        num_dump_threads, device_id, dump_args_level, prof_alloc_cb, /*register_cb=*/nullptr, prof_free_cb
    );
    if (rc != 0) {
        return rc;
    }

    kernel_args_.dump_data_base = reinterpret_cast<uint64_t>(dump_collector_.get_dump_shm_device_ptr());
    return 0;
}

int DeviceRunner::init_pmu(int num_cores, int num_threads, int /*device_id*/) {
    int rc = pmu_collector_.init(
        num_cores, num_threads, prof_alloc_cb, /*register_cb=*/nullptr, prof_free_cb, /*device_id=*/-1
    );
    if (rc == 0) {
        kernel_args_.pmu_data_base = reinterpret_cast<uint64_t>(pmu_collector_.get_pmu_shm_device_ptr());
        kernel_args_.aicore_pmu_ring_addrs =
            reinterpret_cast<uint64_t>(pmu_collector_.get_aicore_ring_addrs_device_ptr());
    }
    return rc;
}

int DeviceRunner::init_scope_stats(int num_threads) {
    // a5 sim: register_cb=nullptr, so the collector mallocs a host shadow per
    // device buffer; sim's profiling_copy_* are plain memcpys, so the dev/host
    // shadow path collapses to one allocation pair without address-space tricks.
    int rc = scope_stats_collector_.init(
        num_threads, prof_alloc_cb, /*register_cb=*/nullptr, prof_free_cb, /*device_id=*/-1
    );
    if (rc != 0) {
        return rc;
    }
    kernel_args_.scope_stats_data_base =
        reinterpret_cast<uint64_t>(scope_stats_collector_.get_scope_stats_shm_device_ptr());
    return 0;
}

int DeviceRunner::init_dep_gen(int num_threads, int /*device_id*/) {
    // a5 sim: register_cb=nullptr; sim's profiling_copy_* are plain memcpys, so
    // the dev/host shadow path collapses to one allocation pair.
    int rc =
        dep_gen_collector_.init(num_threads, prof_alloc_cb, /*register_cb=*/nullptr, prof_free_cb, /*device_id=*/-1);
    if (rc != 0) {
        return rc;
    }
    kernel_args_.dep_gen_data_base = reinterpret_cast<uint64_t>(dep_gen_collector_.get_dep_gen_shm_device_ptr());
    return 0;
}
