/*

Xilinx Vivado v2018.3 (64-bit) [Major: 2018, Minor: 3]
SW Build: 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build: 2404404 on Fri Dec  7 01:43:56 MST 2018

Process ID (PID): 24784
License: Customer

Current time: 	Tue Mar 28 16:39:43 CST 2023
Time zone: 	China Standard Time (Asia/Shanghai)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 12

Screen size: 2520x1680
Screen resolution (DPI): 144
Available screens: 1
Available disk space: 8 GB
Default font: family=Dialog,name=Dialog,style=plain,size=18

Java version: 	9.0.4 64-bit
Java home: 	D:/vivadio/Vivado/2018.3/tps/win64/jre9.0.4
Java executable location: 	D:/vivadio/Vivado/2018.3/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	Emails
User home directory: C:/Users/Emails
User working directory: D:/mipsCpu/singleCPU
User country: 	CN
User language: 	zh
User locale: 	zh_CN

RDI_BASEROOT: D:/vivadio/Vivado
HDI_APPROOT: D:/vivadio/Vivado/2018.3
RDI_DATADIR: D:/vivadio/Vivado/2018.3/data
RDI_BINDIR: D:/vivadio/Vivado/2018.3/bin

Vivado preferences file location: C:/Users/Emails/AppData/Roaming/Xilinx/Vivado/2018.3/vivado.xml
Vivado preferences directory: C:/Users/Emails/AppData/Roaming/Xilinx/Vivado/2018.3/
Vivado layouts directory: C:/Users/Emails/AppData/Roaming/Xilinx/Vivado/2018.3/layouts
PlanAhead jar file location: 	D:/vivadio/Vivado/2018.3/lib/classes/planAhead.jar
Vivado log file location: 	D:/mipsCpu/singleCPU/vivado.log
Vivado journal file location: 	D:/mipsCpu/singleCPU/vivado.jou
Engine tmp dir: 	D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH

Xilinx Environment Variables
----------------------------
XILINX: D:/vivadio/Vivado/2018.3/ids_lite/ISE
XILINX_DSP: D:/vivadio/Vivado/2018.3/ids_lite/ISE
XILINX_PLANAHEAD: D:/vivadio/Vivado/2018.3
XILINX_SDK: D:/vivadio/SDK/2018.3
XILINX_VIVADO: D:/vivadio/Vivado/2018.3
XILINX_VIVADO_HLS: D:/vivadio/Vivado/2018.3


GUI allocated memory:	155 MB
GUI max memory:		3,072 MB
Engine allocated memory: 598 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (cp):  Open Project : addNotify
// Opening Vivado Project: D:\mipsCpu\singleCPU\singleCPU.xpr. Version: Vivado v2018.3 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project D:/mipsCpu/singleCPU/singleCPU.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 111 MB (+114098kb) [00:00:11]
// [Engine Memory]: 642 MB (+521427kb) [00:00:11]
// [GUI Memory]: 126 MB (+9644kb) [00:00:12]
// WARNING: HEventQueue.dispatchEvent() is taking  2500 ms.
// Tcl Message: open_project D:/mipsCpu/singleCPU/singleCPU.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'. 
// HMemoryUtils.trashcanNow. Engine heap size: 692 MB. GUI used memory: 75 MB. Current time: 3/28/23, 4:39:47 PM CST
// [Engine Memory]: 692 MB (+18941kb) [00:00:13]
// Tcl Message: open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 719.293 ; gain = 110.602 
// Project name: singleCPU; location: D:/mipsCpu/singleCPU; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // bx (cp)
// a (cp): Critical Messages: addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v'.", 0); // b (D, a)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), RegFile_inst : RegFile (RegFile.v)]", 4, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : xil_defaultlib.and_2]", 9, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 15 seconds
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 19 seconds
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 44 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v 
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 712 MB. GUI used memory: 67 MB. Current time: 3/28/23, 4:41:11 PM CST
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: LOAD_FEATURE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// [Engine Memory]: 731 MB (+5186kb) [00:02:17]
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 734 MB. GUI used memory: 67 MB. Current time: 3/28/23, 4:41:56 PM CST
// Tcl Message: Starting static elaboration Completed static elaboration Starting simulation data flow analysis Completed simulation data flow analysis Time Resolution for simulation is 1ps Compiling module xil_defaultlib.SUB Compiling module xil_defaultlib.CLA Compiling module xil_defaultlib.ALU Compiling module xil_defaultlib.ALU_TB Compiling module xil_defaultlib.glbl Built simulation snapshot ALU_TB_behav 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: source ALU_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 747 MB. GUI used memory: 75 MB. Current time: 3/28/23, 4:41:58 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 761.418 ; gain = 16.430 
// [GUI Memory]: 135 MB (+3195kb) [00:02:24]
// 'd' command handler elapsed time: 7 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1"); // w
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cp)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 849.488 ; gain = 86.027 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 896.645 ; gain = 133.184 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dQ' command handler elapsed time: 3 seconds
// [Engine Memory]: 883 MB (+120732kb) [00:02:33]
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 2); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 3); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]", 1); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 2); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]", 1); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]", 0); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]", 1); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]", 0); // b (D, S)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]", 1); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]", 'a'); // b (D, S)
// Elapsed time: 17 seconds
dismissDialog("Critical Messages"); // S (cp)
selectTab((HResource) null, (HResource) null, "Sources", 1); // aI (aF, cp)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 11 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 3, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;145;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("toplevel.v", 166, 618); // cl (w, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\mux2_6.v;-;;-;16;-;line;-;22;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado_Tcl 4-5] Elaboration failed - please see the console for details. ]", 5, false); // ah (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A (cp)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 896.645 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 908.648 ; gain = 12.004 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dQ' command handler elapsed time: 3 seconds
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 903 MB. GUI used memory: 73 MB. Current time: 3/28/23, 4:43:26 PM CST
dismissDialog("Critical Messages"); // S (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]. ]", 3, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\mux2_6.v;-;;-;16;-;line;-;22;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;145;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cp)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 908.648 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: ERROR: [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 912.371 ; gain = 3.723 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 20 Infos, 7 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dQ' command handler elapsed time: 4 seconds
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (S)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;145;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-448] named port connection 'dat0' does not exist for instance 'mux_PC' of module 'mux2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:145]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;145;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\mux2_6.v;-;;-;16;-;line;-;22;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("mux2_6.v", 209, 548); // cl (w, cp)
typeControlKey((HResource) null, "mux2_6.v", 'c'); // cl (w, cp)
// Elapsed time: 92 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "mux2_6"); // l (aT, cp)
selectCodeEditor("toplevel.v", 213, 443); // cl (w, cp)
selectCodeEditor("toplevel.v", 250, 304); // cl (w, cp)
selectCodeEditor("toplevel.v", 247, 362); // cl (w, cp)
selectCodeEditor("toplevel.v", 255, 321); // cl (w, cp)
selectCodeEditor("toplevel.v", 256, 385); // cl (w, cp)
selectCodeEditor("toplevel.v", 266, 284); // cl (w, cp)
selectCodeEditor("toplevel.v", 274, 401); // cl (w, cp)
selectCodeEditor("toplevel.v", 266, 344); // cl (w, cp)
selectCodeEditor("toplevel.v", 271, 376); // cl (w, cp)
selectCodeEditor("toplevel.v", 185, 435); // cl (w, cp)
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// A (cp): Elaborate Design: addNotify
selectCheckBox(RDIResource.MessageWithOptionDialog_DONT_SHOW_THIS_DIALOG_AGAIN, "Don't show this dialog again", true); // g (Q, A): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
dismissDialog("Elaborate Design"); // A (cp)
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 912.371 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 921.523 ; gain = 9.152 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dQ' command handler elapsed time: 4 seconds
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 1); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 'a'); // b (D, S)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (S)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;163;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
// Elapsed time: 34 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]. ]", 4, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;23;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado_Tcl 4-5] Elaboration failed - please see the console for details. ]", 5, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado_Tcl 4-5] Elaboration failed - please see the console for details. ]", 5, false); // ah (Q, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
// Elapsed time: 23 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 21, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 21, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 22, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, toplevel (toplevel.v)]", 25, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 22, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 22, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 20, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 20, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_REPORT_IP_STATUS, "Report IP Status"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 13 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectCodeEditor("toplevel.v", 159, 282); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2_6.v", 1); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aT, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_ALL_IP_HIER, "Show All IP Hierarchy"); // af (cp)
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, "Edit Simulation Sets..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS
// at (cp): Add Sources: addNotify
dismissDialog("Add Sources"); // at (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS, "Edit Constraints Sets..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS
// ap (cp): Edit Constraints Sets: addNotify
// 'ao' command handler elapsed time: 4 seconds
dismissDialog("Edit Constraints Sets"); // ap (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), leftShift_2_inst : leftShift_2 (leftShift_2.v)]", 12, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), leftShift_2_inst : leftShift_2 (leftShift_2.v)]", 12, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 13, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): TRUE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, Non-module Files, and.v]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, Non-module Files, and.v]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
// ad (cp): Unable to Open File: addNotify
selectButton(PAResourceOtoP.OpenFileAction_CANCEL, "Cancel"); // a (ad)
dismissDialog("Unable to Open File"); // ad (cp)
// WARNING: HEventQueue.dispatchEvent() is taking  13039 ms.
// Thread: Image Animator 0
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at java.desktop@9.0.4/sun.awt.image.GifFrame.dispose(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.image.GifImageDecoder.readImage(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.image.GifImageDecoder.produceImage(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.image.InputStreamImageSource.doFetch(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.image.ImageFetcher.fetchloop(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.image.ImageFetcher.run(Unknown Source)
// Thread: SyntheticaAnimation 50
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at ui.utils.lnf.b.run(SourceFile:99)
// Thread: SyntheticaAnimation 70
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at de.javasoft.plaf.synthetica.painter.AnimationThreadFactory$AnimationThread.run(AnimationThreadFactory.java:119)
// Thread: TimerQueue
// 	at java.base@9.0.4/jdk.internal.misc.Unsafe.park(Native Method)
// 	at java.base@9.0.4/java.util.concurrent.locks.LockSupport.parkNanos(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.locks.AbstractQueuedSynchronizer$ConditionObject.awaitNanos(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.DelayQueue.take(Unknown Source)
// 	at java.desktop@9.0.4/javax.swing.TimerQueue.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Finalizer
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.Finalizer$FinalizerThread.run(Unknown Source)
// Thread: SyntheticaAnimation 50
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at com.jidesoft.plaf.synthetica.AnimationThreadFactory$AnimationThread.run(AnimationThreadFactory.java:99)
// Thread: AWT-Windows
// 	at java.desktop@9.0.4/sun.awt.windows.WToolkit.eventLoop(Native Method)
// 	at java.desktop@9.0.4/sun.awt.windows.WToolkit.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: SyntheticaAnimation 50
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at de.javasoft.plaf.synthetica.painter.AnimationThreadFactory$AnimationThread.run(AnimationThreadFactory.java:119)
// Thread: Common-Cleaner
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.base@9.0.4/jdk.internal.ref.CleanerImpl.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// 	at java.base@9.0.4/jdk.internal.misc.InnocuousThread.run(Unknown Source)
// Thread: Reference Handler
// 	at java.base@9.0.4/java.lang.ref.Reference.waitForReferencePendingList(Native Method)
// 	at java.base@9.0.4/java.lang.ref.Reference.processPendingReferences(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.Reference.access$000(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.Reference$ReferenceHandler.run(Unknown Source)
// Thread: main
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at ui.PlanAhead.b(SourceFile:1030)
// 	at ui.PlanAhead.jswMain(SourceFile:1084)
// Thread: Thread-1
// Thread: Refresh Filesets Swing Worker
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at ui.data.design.w.construct(SourceFile:2446)
// 	at ui.frmwork.y.run(SourceFile:204)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: AWT-EventQueue-1
// 	at ui.data.designgraph.designgraphi.DesignGraphMgr_getToggleGraphHiddenCount(Native Method)
// 	at ui.data.design.f.agi(SourceFile:49)
// 	at ui.d.bM.enm(SourceFile:586)
// 	at ui.d.bM.efL(SourceFile:219)
// 	at ui.d.bC.init(SourceFile:62)
// 	at ui.d.bC.<init>(SourceFile:48)
// 	at ui.d.bM.<init>(SourceFile:103)
// 	at ui.views.p.g.b(SourceFile:546)
// 	at ui.views.p.g.a(SourceFile:530)
// 	at ui.views.p.g.a(SourceFile:96)
// 	at ui.views.p.E.mousePressed(SourceFile:375)
// 	at java.desktop@9.0.4/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.AWTEventMulticaster.mousePressed(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Component.processMouseEvent(Unknown Source)
// 	at java.desktop@9.0.4/javax.swing.JComponent.processMouseEvent(Unknown Source)
// 	at ui.utils.o.x.i.processMouseEvent(SourceFile:1441)
// 	at ui.views.p.B.processMouseEvent(SourceFile:360)
// 	at java.desktop@9.0.4/java.awt.Component.processEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Container.processEvent(Unknown Source)
// 	at ui.utils.o.x.i.processEvent(SourceFile:1404)
// 	at java.desktop@9.0.4/java.awt.Component.dispatchEventImpl(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Container.dispatchEventImpl(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Component.dispatchEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.LightweightDispatcher.retargetMouseEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.LightweightDispatcher.processMouseEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.LightweightDispatcher.dispatchEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Container.dispatchEventImpl(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Window.dispatchEventImpl(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.Component.dispatchEvent(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue.access$500(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue$3.run(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue$3.run(Unknown Source)
// 	at java.base@9.0.4/java.security.AccessController.doPrivileged(Native Method)
// 	at java.base@9.0.4/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
// 	at java.base@9.0.4/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue$4.run(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue$4.run(Unknown Source)
// 	at java.base@9.0.4/java.security.AccessController.doPrivileged(Native Method)
// 	at java.base@9.0.4/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventQueue.dispatchEvent(Unknown Source)
// 	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
// 	at java.desktop@9.0.4/java.awt.EventDispatchThread.run(Unknown Source)
// Thread: Update Runs Swing Worker
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at ui.data.experiment.A.construct(SourceFile:311)
// 	at ui.frmwork.y.run(SourceFile:204)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: SyntheticaCleanerThread
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at de.javasoft.plaf.synthetica.StyleFactory$ComponentPropertyStore$1.run(StyleFactory.java:1846)
// Thread: AWT-Shutdown
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.Object.wait(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.AWTAutoShutdown.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Java2D Disposer
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.desktop@9.0.4/sun.java2d.Disposer.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Process Messages
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at ui.frmwork.d.h.construct(SourceFile:132)
// 	at ui.frmwork.y.run(SourceFile:204)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Batik CleanerThread
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at java.base@9.0.4/java.lang.ref.ReferenceQueue.remove(Unknown Source)
// 	at org.apache.batik.util.CleanerThread.run(CleanerThread.java:106)
// Thread: Monitor HEventQueue
// 	at java.base@9.0.4/java.lang.Thread.dumpThreads(Native Method)
// 	at java.base@9.0.4/java.lang.Thread.getAllStackTraces(Unknown Source)
// 	at ui.utils.d.c.exx(SourceFile:484)
// 	at ui.frmwork.b.e.construct(SourceFile:140)
// 	at ui.frmwork.y.run(SourceFile:204)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Attach Listener
// Thread: hw_ila_monitor
// 	at java.base@9.0.4/java.lang.Object.wait(Native Method)
// 	at java.base@9.0.4/java.lang.Object.wait(Unknown Source)
// 	at java.base@9.0.4/java.util.TimerThread.mainLoop(Unknown Source)
// 	at java.base@9.0.4/java.util.TimerThread.run(Unknown Source)
// Thread: Swing-Shell
// 	at java.base@9.0.4/jdk.internal.misc.Unsafe.park(Native Method)
// 	at java.base@9.0.4/java.util.concurrent.locks.LockSupport.park(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.locks.AbstractQueuedSynchronizer$ConditionObject.await(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.LinkedBlockingQueue.take(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.ThreadPoolExecutor.getTask(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.ThreadPoolExecutor.runWorker(Unknown Source)
// 	at java.base@9.0.4/java.util.concurrent.ThreadPoolExecutor$Worker.run(Unknown Source)
// 	at java.desktop@9.0.4/sun.awt.shell.Win32ShellFolderManager2$ComInvoker$1.run(Unknown Source)
// 	at java.base@9.0.4/java.lang.Thread.run(Unknown Source)
// Thread: Signal Dispatcher
// Thread: SyntheticaAnimation 25
// 	at java.base@9.0.4/java.lang.Thread.sleep(Native Method)
// 	at de.javasoft.plaf.synthetica.painter.AnimationThreadFactory$AnimationThread.run(AnimationThreadFactory.java:119)
// Thread: Thread-186
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, Non-module Files, and.v]", 2, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(PAResourceQtoS.SrcMenu_OPEN_SELECTED_SOURCE_FILES, "Open File"); // af (al, cp)
// ad (cp): Unable to Open File: addNotify
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, Non-module Files, and.v]", 2, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectButton(PAResourceOtoP.OpenFileAction_CANCEL, "Cancel"); // a (ad)
dismissDialog("Unable to Open File"); // ad (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, Non-module Files, and.v]", 2, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Simulation Sources, sim_1, Non-module Files, and.v]", 8, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS, "Edit Constraints Sets..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_EDIT_CONSTRAINT_SETS
// ap (cp): Edit Constraints Sets: addNotify
selectButton(PAResourceAtoD.ConstraintsChooserPanel_ADD_FILES, "Add Files"); // a (C, ap)
dismissFileChooser();
// 'ao' command handler elapsed time: 3 seconds
dismissDialog("Edit Constraints Sets"); // ap (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 2, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, "Edit Simulation Sets..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS
// at (cp): Add Sources: addNotify
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, at)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, at)
// 'as' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // at (cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Missing Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 2, false); // B (D, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
// [Engine Memory]: 944 MB (+17741kb) [00:12:40]
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 987 MB. GUI used memory: 75 MB. Current time: 3/28/23, 4:52:16 PM CST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [filemgmt 20-1318] Duplicate Design Unit 'PC_4' found in library 'xil_defaultlib'. ]", 3, false); // ah (Q, cp)
// Elapsed time: 117 seconds
selectCodeEditor("toplevel.v", 169, 118); // cl (w, cp)
selectCodeEditor("toplevel.v", 144, 88); // cl (w, cp)
// Elapsed time: 20 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
dismissDialog("Add Sources"); // c (cp)
selectButton(PAResourceEtoH.FileSetView_EXPAND_ALL, "Sources_expand_all"); // B (f, cp)
selectButton(PAResourceEtoH.FileSetView_COLLAPSE_ALL, "Sources_collapse_all"); // B (f, cp)
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): FALSE
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): TRUE
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): FALSE
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "1"); // h (f, cp)
selectButton(PAResourceEtoH.FileSetView_COLLAPSE_ALL, "Sources_collapse_all"); // B (f, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
selectButton(PAResourceEtoH.FileSetView_EXPAND_ALL, "Sources_expand_all"); // B (f, cp)
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_4 (pc_4.v)]", 24, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_4 (pc_4.v)]", 24, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (cp):  Open Elaborated Design : addNotify
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 988.625 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (1#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/RegFile.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1008.727 ; gain = 20.102 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 8 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// [Engine Memory]: 1,007 MB (+15865kb) [00:16:01]
// 'dQ' command handler elapsed time: 7 seconds
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,007 MB. GUI used memory: 75 MB. Current time: 3/28/23, 4:55:41 PM CST
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]. ]", 3, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\ControlUnit.v;-;;-;16;-;line;-;36;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]. ]", 3, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]. ]", 3, true); // ah (Q, cp) - Node
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 14 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]. ]", 5, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]. ]", 5, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]. ]", 3, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-151] case item 6'b000100 is unreachable [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:36]. ]", 3, true); // ah (Q, cp) - Node
// Elapsed time: 47 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : and_2 (and_2.v)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), and_PCSrc : and_2 (and_2.v)]", 10, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 11 seconds
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): TRUE
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "0"); // h (f, cp)
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): FALSE
selectButton(PAResourceEtoH.FileSetView_EXPAND_ALL, "Sources_expand_all"); // B (f, cp)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), ALU_inst : ALU (ALU.v)]", 7, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), ALU_inst : ALU (ALU.v)]", 7, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("ALU.v", 287, 155); // cl (w, cp)
selectCodeEditor("ALU.v", 324, 255); // cl (w, cp)
selectCodeEditor("ALU.v", 283, 267); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "alu", true); // l (aT, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "alu"); // l (aT, cp)
selectCodeEditor("toplevel.v", 454, 314); // cl (w, cp)
selectCodeEditor("toplevel.v", 440, 386); // cl (w, cp)
selectCodeEditor("toplevel.v", 412, 392); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "and_2.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
selectCodeEditor("toplevel.v", 373, 350); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 3); // k (j, cp)
selectCodeEditor("ALU.v", 454, 435); // cl (w, cp)
selectCodeEditor("ALU.v", 144, 440); // cl (w, cp)
selectCodeEditor("ALU.v", 265, 446); // cl (w, cp)
selectCodeEditor("ALU.v", 266, 446); // cl (w, cp)
typeControlKey((HResource) null, "ALU.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
typeControlKey((HResource) null, "toplevel.v", 'v'); // cl (w, cp)
selectCodeEditor("toplevel.v", 415, 389); // cl (w, cp)
selectCodeEditor("toplevel.v", 405, 408); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), RegFile_inst : RegFile (RegFile.v)]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("RegFile.v", 236, 211); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), ControlUnit_inst : ControlUnit (ControlUnit.v)]", 2, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), ControlUnit_inst : ControlUnit (ControlUnit.v)]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), IR_inst : IR (IR.v)]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), IR_inst : IR (IR.v)]", 4, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("IR.v", 246, 262); // cl (w, cp)
selectCodeEditor("IR.v", 259, 307); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rs"); // l (aT, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "rd"); // l (aT, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\SUB.v;-;;-;16;-;line;-;36;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6014] Unused sequential element b_15_0_reg was removed.  [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:36]. ]", 4, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]. ]", 7, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;129;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]. ]", 7, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-350] instance 'ALU_inst' of module 'ALU' requires 7 connections, but only 6 given [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:129]. ]", 7, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]. ]", 8, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;101;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("toplevel.v", 241, 441); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectCodeEditor("toplevel.v", 224, 211); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-689] width (6) of port connection 'rd' does not match port width (5) of module 'RegFile' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:101]. ]", 8, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;101;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163]. ]", 9, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:163]. ]", 9, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;163;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1008.727 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1010.402 ; gain = 1.676 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (S)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cp)
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v'.. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;164;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// PAResourceOtoP.PAViews_OBJECTS: Objects: close view
// Elapsed time: 13 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]. ]", 3, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]. ]", 4, false); // ah (Q, cp)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]. ]", 3, false); // ah (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1016.559 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1016.707 ; gain = 0.148 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 2); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 'a'); // b (D, S)
// Elapsed time: 47 seconds
dismissDialog("Critical Messages"); // S (cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
// 'h' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 5 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_4 (pc_4.v)]", 24, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_4 (pc_4.v)]", 24, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 0); // k (j, cp)
selectCodeEditor("toplevel.v", 65, 308); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // af (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : xil_defaultlib.pc_4]", 14, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenuItem(PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS, "Edit Simulation Sets..."); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_EDIT_SIMULATION_SETS
// at (cp): Add Sources: addNotify
dismissDialog("Add Sources"); // at (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// bx (cp):  Close : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (C, I)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cp):  Run Simulation : addNotify
dismissDialog("Close"); // bx (cp)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj ALU_TB_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [GUI Memory]: 143 MB (+804kb) [00:23:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,025 MB. GUI used memory: 117 MB. Current time: 3/28/23, 5:03:21 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// [GUI Memory]: 160 MB (+10905kb) [00:23:46]
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source ALU_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1024.160 ; gain = 3.254 
// 'd' command handler elapsed time: 18 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.770 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1026.820 ; gain = 2.051 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 2"); // w
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 2); // b (D, S)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (S)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cp)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;164;-;;-;16;-;"); // ah (Q, cp)
closeFrame(PAResourceOtoP.PAViews_SCOPE, "Scopes"); // ax (aI, cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - ALU_TB", "DesignTask.SIMULATION");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
// TclEventType: SIMULATION_CLOSE_SIMULATION
dismissDialog("Confirm Close"); // A (cp)
// WARNING: HEventQueue.dispatchEvent() is taking  1295 ms.
// Tcl Message: close_sim 
// HMemoryUtils.trashcanNow. Engine heap size: 1,075 MB. GUI used memory: 83 MB. Current time: 3/28/23, 5:03:51 PM CST
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// [Engine Memory]: 1,075 MB (+19337kb) [00:24:16]
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_4 (pc_4.v)]", 24, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 33 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "pcadd_4"); // Y (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 17 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v 
// I (cp): Define Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (C, J)
dismissDialog("Define Module"); // I (cp)
// Elapsed time: 10 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), dCache_inst : dCache (dCache.xci)]", 21); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18); // B (D, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pcadd_4 (pcadd_4.v)]", 20, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pcadd_4 (pcadd_4.v)]", 20, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("pcadd_4.v", 219, 861); // cl (w, cp)
typeControlKey((HResource) null, "pcadd_4.v", 'v'); // cl (w, cp)
selectCodeEditor("pcadd_4.v", 3, 128); // cl (w, cp)
selectCodeEditor("pcadd_4.v", 175, 609); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectCodeEditor("toplevel.v", 86, 326); // cl (w, cp)
selectCodeEditor("toplevel.v", 99, 331); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (cp):  Open Elaborated Design : addNotify
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'pcadd_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164] ERROR: [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 23 Infos, 7 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'dQ' command handler elapsed time: 10 seconds
// S (cp): Critical Messages: addNotify
// Elapsed time: 10 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 2); // b (D, S)
dismissDialog("Critical Messages"); // S (cp)
selectCodeEditor("toplevel.v", 105, 329); // cl (w, cp)
selectCodeEditor("toplevel.v", 156, 317); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : pcadd_4 (pcadd_4.v)]", 14, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : pcadd_4 (pcadd_4.v)]", 14, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("pcadd_4.v", 0, 322); // cl (w, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'pc_4' not found [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:164]. ]", 3, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;164;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-6156] failed synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]. ]", 4, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sources_1\new\toplevel.v;-;;-;16;-;line;-;23;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// al (cp): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bx (cp):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// bx (cp):  Open Elaborated Design : addNotify
dismissDialog("Save Project"); // al (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,238 MB. GUI used memory: 84 MB. Current time: 3/28/23, 5:07:11 PM CST
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// [Engine Memory]: 1,316 MB (+195294kb) [00:27:39]
// HMemoryUtils.trashcanNow. Engine heap size: 1,318 MB. GUI used memory: 83 MB. Current time: 3/28/23, 5:07:14 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,446 MB (+68025kb) [00:27:40]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1401 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1091.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Device 21-403] Loading part xc7k70tfbv676-1 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.727 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1446.820 ; gain = 355.809 
// Tcl Message: 44 Infos, 75 Warnings, 64 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1446.820 ; gain = 355.809 
// 'dQ' command handler elapsed time: 25 seconds
// S (cp): Critical Messages: addNotify
// Elapsed time: 24 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 27); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[18] with 2nd driver pin 'inst[18]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 'a'); // b (D, S)
// [GUI Memory]: 169 MB (+432kb) [00:27:46]
// Elapsed time: 12 seconds
dismissDialog("Critical Messages"); // S (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 109 MB. Current time: 3/28/23, 5:37:16 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 6:07:17 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 6:37:17 PM CST
// Elapsed time: 6961 seconds
closeMainWindow("singleCPU - [D:/mipsCpu/singleCPU/singleCPU.xpr] - Vivado 2018.3"); // cp
// A (cp): Exit Vivado: addNotify
dismissDialog("Exit Vivado"); // A (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 7:07:17 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 7:37:18 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 8:07:18 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 105 MB. Current time: 3/28/23, 8:37:18 PM CST
// Elapsed time: 6435 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// TclEventType: LOAD_FEATURE
// O (cp):  Re-customize IP : addNotify
// r (cp): Re-customize IP: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  1039 ms.
dismissDialog("Re-customize IP"); // O (cp)
// Elapsed time: 71 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 198, 153); // cl (w, cp)
selectCodeEditor("toplevel.v", 205, 205); // cl (w, cp)
selectCodeEditor("toplevel.v", 347, 336); // cl (w, cp)
selectCodeEditor("toplevel.v", 202, 369); // cl (w, cp)
selectCodeEditor("toplevel.v", 341, 451); // cl (w, cp)
selectCodeEditor("toplevel.v", 96, 567); // cl (w, cp)
selectCodeEditor("toplevel.v", 665, 766); // cl (w, cp)
selectCodeEditor("toplevel.v", 1060, 757); // cl (w, cp)
selectCodeEditor("toplevel.v", 594, 742); // cl (w, cp)
selectCodeEditor("toplevel.v", 121, 573); // cl (w, cp)
selectCodeEditor("toplevel.v", 617, 826); // cl (w, cp)
// Elapsed time: 298 seconds
selectComboBox("Memory Type (Memory_Type)", "Single Port RAM", 0); // E (C, r)
selectComboBox("Memory Type (Memory_Type)", "Simple Dual Port RAM", 1); // E (C, r)
dismissDialog("Re-customize IP"); // r (cp)
// Elapsed time: 55 seconds
selectCodeEditor("toplevel.v", 236, 383); // cl (w, cp)
selectCodeEditor("toplevel.v", 244, 438); // cl (w, cp)
selectCodeEditor("toplevel.v", 392, 498); // cl (w, cp)
selectCodeEditor("toplevel.v", 471, 559); // cl (w, cp)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 5); // k (j, cp)
selectCodeEditor("ALU.v", 540, 208); // cl (w, cp)
selectCodeEditor("ALU.v", 549, 258); // cl (w, cp)
selectCodeEditor("ALU.v", 548, 318); // cl (w, cp)
selectCodeEditor("ALU.v", 584, 377); // cl (w, cp)
selectCodeEditor("ALU.v", 654, 436); // cl (w, cp)
selectCodeEditor("ALU.v", 480, 506); // cl (w, cp)
selectCodeEditor("ALU.v", 418, 509); // cl (w, cp)
selectCodeEditor("ALU.v", 460, 423); // cl (w, cp)
selectCodeEditor("ALU.v", 419, 221); // cl (w, cp)
selectCodeEditor("ALU.v", 398, 115); // cl (w, cp)
selectCodeEditor("ALU.v", 444, 416); // cl (w, cp)
selectCodeEditor("ALU.v", 473, 493); // cl (w, cp)
selectCodeEditor("ALU.v", 410, 509); // cl (w, cp)
selectCodeEditor("ALU.v", 999, 512); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "and_2.v", 4); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 5); // k (j, cp)
selectCodeEditor("ALU.v", 691, 258); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 609, 468); // cl (w, cp)
selectCodeEditor("toplevel.v", 134, 546); // cl (w, cp)
selectCodeEditor("toplevel.v", 697, 650); // cl (w, cp)
// Elapsed time: 121 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_inst : PC (pc.v)]", 16, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), PC_inst : PC (pc.v)]", 16, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("pc.v", 74, 617); // cl (w, cp)
selectCodeEditor("pc.v", 155, 579); // cl (w, cp)
selectCodeEditor("pc.v", 159, 503); // cl (w, cp)
selectCodeEditor("pc.v", 172, 664); // cl (w, cp)
selectCodeEditor("pc.v", 156, 671); // cl (w, cp)
selectCodeEditor("pc.v", 512, 765); // cl (w, cp)
// Elapsed time: 24 seconds
selectCodeEditor("pc.v", 146, 622); // cl (w, cp)
selectCodeEditor("pc.v", 180, 753); // cl (w, cp)
selectCodeEditor("pc.v", 145, 643); // cl (w, cp)
// Elapsed time: 44 seconds
selectCodeEditor("pc.v", 448, 564); // cl (w, cp)
selectCodeEditor("pc.v", 352, 643); // cl (w, cp)
selectCodeEditor("pc.v", 462, 617); // cl (w, cp)
selectCodeEditor("pc.v", 444, 651); // cl (w, cp)
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci), iCache(iCache_arch) (iCache.vhd)]", 19, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci), iCache(iCache_arch) (iCache.vhd)]", 19, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cp): Re-customize IP: addNotify
// Elapsed time: 25 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
// Elapsed time: 99 seconds
dismissDialog("Re-customize IP"); // r (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 115 MB. Current time: 3/28/23, 9:07:19 PM CST
// Elapsed time: 331 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
// Elapsed time: 75 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pc.v", 10); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pcadd_4.v", 9); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SUB.v", 8); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 91 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iCache.vhd", 11); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
// Elapsed time: 301 seconds
selectCodeEditor("ControlUnit.v", 99, 412); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 116 MB. Current time: 3/28/23, 9:37:19 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/28/23, 10:07:19 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/28/23, 10:37:20 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/28/23, 11:07:20 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1676 ms.
// WARNING: HTimer (WrapperUtils Delayed Delete Timer) is taking 76510ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  76528 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 76676 ms. Increasing delay to 3000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/28/23, 11:37:22 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  30269028 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 8:10:25 AM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1461 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 8:40:24 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 9:10:24 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 9:40:24 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 10:10:25 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/29/23, 10:40:25 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/29/23, 11:10:26 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 11:40:26 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 12:10:26 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 12:40:27 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 1:10:27 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 1:40:27 PM CST
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 606ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1044174 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/29/23, 2:24:56 PM CST
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1044496 ms. Increasing delay to 3133488 ms.
// Elapsed time: 62047 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 11); // k (j, cp)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 2:32:56 PM CST
// Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/29/23, 2:32:57 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2450 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 2); // k (j, cp)
selectCodeEditor("ControlUnit.v", 221, 627); // cl (w, cp)
typeControlKey((HResource) null, "ControlUnit.v", 'c'); // cl (w, cp)
// Elapsed time: 316 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cp): Re-customize IP: addNotify
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
setText("Write Depth", (String) null); // z (bh, r)
// Elapsed time: 21 seconds
setText("Write Depth", "1024"); // z (bh, r)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (r)
dismissDialog("Re-customize IP"); // r (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_UPDATE_IP
// Tcl Message: set_property -dict [list CONFIG.Write_Depth_A {1024}] [get_ips iCache] 
// aI (cp): Generate Output Products: addNotify
dismissDialog("Generate Output Products"); // aI (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cp): Re-customize IP: addNotify
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
// Elapsed time: 123 seconds
setText("Write Depth", "1024"); // z (bh, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
selectComboBox("Memory Type (Memory_Type)", "Single Port RAM", 0); // E (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
setText("Write Depth", "1024"); // z (bh, r)
// Elapsed time: 11 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
// Elapsed time: 12 seconds
selectComboBox("Memory Type (Memory_Type)", "Simple Dual Port RAM", 1); // E (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
selectComboBox("Operating Mode (Operating_Mode_A)", "Write First", 0); // E (C, r)
// Elapsed time: 12 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bg (C, r)
// Elapsed time: 12 seconds
selectComboBox("Write Width (Write_Width_B)", "64", 6); // E (C, r)
selectComboBox("Write Width (Write_Width_B)", "32", 5); // E (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Summary", 4); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
selectCheckBox((HResource) null, "Byte Write Enable", true); // g (o, r): TRUE
selectCheckBox((HResource) null, "Byte Write Enable", false); // g (o, r): FALSE
// Elapsed time: 44 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, PAResourceEtoH.HACGCBasePanel_IP_SYMBOL, "IP Symbol", 0); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, PAResourceEtoH.HACGCBasePanel_IP_SYMBOL, "IP Symbol", 0); // bg (C, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // B (f, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B (f, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B (f, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
setText("Defines the PortA Write Width(DINA)", "18"); // z (bh, r)
// Elapsed time: 19 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bg (C, r)
// Elapsed time: 132 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
// Elapsed time: 20 seconds
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // B (f, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_DOCUMENTATION, "Documentation"); // B (f, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_IP_LOCATION, "IP Location"); // B (f, r)
selectButton(PAResourceAtoD.CustomizeCoreDialog_SWITCH_TO_DEFAULTS, "Switch to Defaults"); // B (f, r)
selectButton("PAResourceAtoD.CustomizeCoreDialog_THIS_WILL_RESET_CUSTOMIZATION_INFORMATION_No", "No"); // JButton (C, I)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Power Estimation", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
// Elapsed time: 13 seconds
selectComboBox("Memory Type (Memory_Type)", "Simple Dual Port RAM", 1); // E (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, PAResourceEtoH.HACGCBasePanel_IP_SYMBOL, "IP Symbol", 0); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
setText("Defines the PortA Write Width(DINA)", "32"); // z (bh, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
setText("Write Depth", "10240"); // z (bh, r)
// Elapsed time: 13 seconds
setText("Write Depth", "1024"); // z (bh, r)
// Elapsed time: 62 seconds
setText("Write Depth", "1024"); // z (bh, r)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 100 MB. Current time: 3/29/23, 3:03:00 PM CST
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 10 ms. Decreasing delay to 2010 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 3:33:01 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  144466 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 4:03:06 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  304595 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  519106 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 4:33:10 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 5:03:11 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 5:33:11 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 6:03:11 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  295607 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 6:33:13 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 7:03:13 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  6489273 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 6489331 ms. Increasing delay to 19467993 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 9:03:09 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 99 MB. Current time: 3/29/23, 9:33:09 PM CST
// Elapsed time: 24681 seconds
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Basic", 0); // bg (C, r)
selectComboBox("Memory Type (Memory_Type)", "True Dual Port RAM", 2); // E (C, r)
// Elapsed time: 15 seconds
selectComboBox("Memory Type (Memory_Type)", "Simple Dual Port RAM", 1); // E (C, r)
selectComboBox("Memory Type (Memory_Type)", "Single Port RAM", 0); // E (C, r)
selectComboBox("Memory Type (Memory_Type)", "Simple Dual Port RAM", 1); // E (C, r)
// Elapsed time: 16 seconds
dismissDialog("Re-customize IP"); // r (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 100 MB. Current time: 3/29/23, 9:41:24 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [GUI Memory]: 178 MB (+1059kb) [29:01:51]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2259 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.645 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.645 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1524.035 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.789 ; gain = 281.145 
// Tcl Message: 43 Infos, 75 Warnings, 64 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1764.789 ; gain = 281.145 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
dismissDialog("Critical Messages"); // S (cp)
// [GUI Memory]: 191 MB (+4129kb) [29:02:59]
// Elapsed time: 227 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), iCache_inst : iCache (iCache.xci)]", 18, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Run Command: PAResourceCommand.PACommandNames_RECUSTOMIZE_CORE
// r (cp): Re-customize IP: addNotify
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port A Options", 1); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Port B Options", 2); // bg (C, r)
selectTab(PAResourceEtoH.HACGCTabbedPane_TABBED_PANE, (HResource) null, "Other Options", 3); // bg (C, r)
selectCheckBox((HResource) null, "Load Init File", true); // g (o, r): TRUE
selectCheckBox((HResource) null, "Load Init File", false); // g (o, r): FALSE
// Elapsed time: 10 seconds
dismissDialog("Re-customize IP"); // r (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 133 MB. Current time: 3/29/23, 10:11:29 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/29/23, 10:41:29 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  10799793 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  5402 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 6133 ms. Increasing delay to 4000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  4319 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 2:01:57 AM CST
// WARNING: HEventQueue.dispatchEvent() is taking  6127 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1890 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 8246 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 3039 ms. Increasing delay to 5000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1741 ms.
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 614ms to process. Increasing delay to 2000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1232 ms.
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 28045367ms to process. Increasing delay to 3000 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  28045367 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 9:49:48 AM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1678 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 28048733 ms. Increasing delay to 6000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 10:19:46 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 10:49:47 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 11:19:47 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 11:49:47 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 12:19:47 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 133 MB. Current time: 3/30/23, 12:49:48 PM CST
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 19 ms. Decreasing delay to 2019 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 1:19:48 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 1:49:49 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 133 MB. Current time: 3/30/23, 2:19:48 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1368862 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 2:49:49 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1215481 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 3:28:18 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  997012 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1770 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  3526308 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 3526070 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 3526070 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 3526070 ms to process. Increasing delay to 2000 ms.
// WARNING: HSwingWorker (Monitor File Timestamp Swing Worker) is taking 3526070 ms to process. Increasing delay to 2000 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 4:53:01 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 5:23:01 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 132 MB. Current time: 3/30/23, 5:53:02 PM CST
// Elapsed time: 73571 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
// Elapsed time: 92 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
// Elapsed time: 71 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 344, 277); // cl (w, cp)
selectCodeEditor("toplevel.v", 304, 406); // cl (w, cp)
selectCodeEditor("toplevel.v", 319, 319); // cl (w, cp)
selectCodeEditor("toplevel.v", 215, 487); // cl (w, cp)
selectCodeEditor("toplevel.v", 216, 426); // cl (w, cp)
selectCodeEditor("toplevel.v", 238, 596); // cl (w, cp)
selectCodeEditor("toplevel.v", 181, 725); // cl (w, cp)
selectCodeEditor("toplevel.v", 112, 673); // cl (w, cp)
selectCodeEditor("toplevel.v", 184, 730); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'v'); // cl (w, cp)
selectCodeEditor("toplevel.v", 377, 822); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cQ, cp)
// bx (cp):  Reloading : addNotify
// Tcl Message: refresh_design 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bx)
selectCodeEditor("toplevel.v", 215, 437); // cl (w, cp)
// TclEventType: ELABORATE_START
selectCodeEditor("toplevel.v", 103, 463); // cl (w, cp)
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 125 MB. Current time: 3/30/23, 6:15:50 PM CST
// Engine heap size: 1,457 MB. GUI used memory: 126 MB. Current time: 3/30/23, 6:15:50 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2046 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.531 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1900.531 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 109 MB. Current time: 3/30/23, 6:15:51 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2645 ms.
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1984.844 ; gain = 84.312 
// S (cp): Critical Messages: addNotify
dismissDialog("Reloading"); // bx (cp)
dismissDialog("Critical Messages"); // S (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
// Elapsed time: 445 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (cp): Find: addNotify
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "find_1"); // j (g)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (g)
dismissDialog("Find"); // g (cp)
// Run Command: RDIResourceCommand.RDICommands_FIND
// g (cp): Find: addNotify
setText(PAResourceTtoZ.TclFindDialog_RESULT_NAME, "find_1"); // j (g)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (g)
dismissDialog("Find"); // g (cp)
selectCodeEditor("toplevel.v", 167, 124); // cl (w, cp)
selectCodeEditor("toplevel.v", 58, 86); // cl (w, cp)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "srcb"); // l (aT, cp)
// Elapsed time: 28 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "srcb"); // l (aT, cp)
selectCodeEditor("toplevel.v", 456, 335); // cl (w, cp)
selectCodeEditor("toplevel.v", 328, 439); // cl (w, cp)
selectCodeEditor("toplevel.v", 523, 441); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("toplevel.v", 305, 670); // cl (w, cp)
selectCodeEditor("toplevel.v", 323, 507); // cl (w, cp)
selectCodeEditor("toplevel.v", 218, 444); // cl (w, cp)
selectCodeEditor("toplevel.v", 208, 471); // cl (w, cp)
selectCodeEditor("toplevel.v", 210, 457); // cl (w, cp)
selectCodeEditor("toplevel.v", 331, 454); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 333, 500); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("toplevel.v", 203, 382); // cl (w, cp)
// Elapsed time: 11 seconds
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "WriteData"); // l (aT, cp)
selectCodeEditor("toplevel.v", 234, 205); // cl (w, cp)
selectCodeEditor("toplevel.v", 82, 272); // cl (w, cp)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "WriteData"); // l (aT, cp)
// Elapsed time: 34 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "data0"); // l (aT, cp)
selectCodeEditor("toplevel.v", 229, 559); // cl (w, cp)
// Elapsed time: 37 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "data0"); // l (aT, cp)
selectCodeEditor("toplevel.v", 76, 91); // cl (w, cp)
// Elapsed time: 81 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "data0"); // l (aT, cp)
selectCodeEditor("toplevel.v", 190, 329); // cl (w, cp)
selectCodeEditor("toplevel.v", 224, 460); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 362, 125); // cl (w, cp)
selectCodeEditor("toplevel.v", 76, 149); // cl (w, cp)
selectCodeEditor("toplevel.v", 308, 234); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("toplevel.v", 513, 96); // cl (w, cp)
selectCodeEditor("toplevel.v", 445, 132); // cl (w, cp)
selectCodeEditor("toplevel.v", 399, 187); // cl (w, cp)
selectCodeEditor("toplevel.v", 363, 235); // cl (w, cp)
// Elapsed time: 50 seconds
selectCodeEditor("toplevel.v", 507, 82, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectCodeEditor("toplevel.v", 507, 82); // cl (w, cp)
selectCodeEditor("toplevel.v", 387, 387); // cl (w, cp)
selectCodeEditor("toplevel.v", 511, 91); // cl (w, cp)
selectCodeEditor("toplevel.v", 481, 323); // cl (w, cp)
selectCodeEditor("toplevel.v", 447, 312); // cl (w, cp)
selectCodeEditor("toplevel.v", 464, 311); // cl (w, cp)
// Elapsed time: 25 seconds
selectCodeEditor("toplevel.v", 243, 323); // cl (w, cp)
// Elapsed time: 27 seconds
selectCodeEditor("toplevel.v", 472, 309); // cl (w, cp)
selectCodeEditor("toplevel.v", 239, 309); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 372, 381); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 1289, 425); // cl (w, cp)
selectCodeEditor("toplevel.v", 376, 384); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'v'); // cl (w, cp)
selectCodeEditor("toplevel.v", 828, 486); // cl (w, cp)
selectCodeEditor("toplevel.v", 377, 381); // cl (w, cp)
// Elapsed time: 19 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "WriteBackData"); // l (aT, cp)
selectCodeEditor("toplevel.v", 419, 462); // cl (w, cp)
selectCodeEditor("toplevel.v", 495, 90); // cl (w, cp)
selectCodeEditor("toplevel.v", 169, 385); // cl (w, cp)
selectCodeEditor("toplevel.v", 382, 372); // cl (w, cp)
selectCodeEditor("toplevel.v", 243, 306); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 386, 302, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectCodeEditor("toplevel.v", 269, 334); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aT, cp)
selectCodeEditor("toplevel.v", 237, 192); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "RegFile_w"); // l (aT, cp)
// Elapsed time: 51 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "RegFile_w"); // l (aT, cp)
selectCodeEditor("toplevel.v", 387, 437); // cl (w, cp)
selectCodeEditor("toplevel.v", 428, 516); // cl (w, cp)
selectCodeEditor("toplevel.v", 404, 490); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "RegWrite"); // l (aT, cp)
selectCodeEditor("toplevel.v", 729, 81); // cl (w, cp)
selectCodeEditor("toplevel.v", 576, 431); // cl (w, cp)
selectCodeEditor("toplevel.v", 493, 606); // cl (w, cp)
selectCodeEditor("toplevel.v", 329, 437); // cl (w, cp)
// Elapsed time: 52 seconds
selectCodeEditor("toplevel.v", 462, 439); // cl (w, cp)
selectCodeEditor("toplevel.v", 649, 497); // cl (w, cp)
selectCodeEditor("toplevel.v", 608, 450); // cl (w, cp)
selectCodeEditor("toplevel.v", 632, 482); // cl (w, cp)
selectCodeEditor("toplevel.v", 396, 438); // cl (w, cp)
// Elapsed time: 17 seconds
selectCodeEditor("toplevel.v", 328, 215); // cl (w, cp)
selectCodeEditor("toplevel.v", 546, 33); // cl (w, cp)
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 6); // k (j, cp)
selectCodeEditor("RegFile.v", 362, 87); // cl (w, cp)
selectCodeEditor("RegFile.v", 188, 251); // cl (w, cp)
selectCodeEditor("RegFile.v", 585, 267); // cl (w, cp)
selectCodeEditor("RegFile.v", 691, 214); // cl (w, cp)
selectCodeEditor("RegFile.v", 531, 262); // cl (w, cp)
selectCodeEditor("RegFile.v", 705, 197); // cl (w, cp)
selectCodeEditor("RegFile.v", 530, 267); // cl (w, cp)
selectCodeEditor("RegFile.v", 164, 260); // cl (w, cp)
selectCodeEditor("RegFile.v", 512, 262); // cl (w, cp)
selectCodeEditor("RegFile.v", 394, 267); // cl (w, cp)
selectCodeEditor("RegFile.v", 86, 493); // cl (w, cp)
selectCodeEditor("RegFile.v", 525, 259); // cl (w, cp)
selectCodeEditor("RegFile.v", 457, 314); // cl (w, cp)
selectCodeEditor("RegFile.v", 966, 674); // cl (w, cp)
selectCodeEditor("RegFile.v", 504, 317); // cl (w, cp)
// Elapsed time: 26 seconds
selectCodeEditor("RegFile.v", 533, 386); // cl (w, cp)
selectCodeEditor("RegFile.v", 472, 337); // cl (w, cp)
// [GUI Memory]: 202 MB (+977kb) [49:57:16]
selectCodeEditor("RegFile.v", 535, 382); // cl (w, cp)
// Elapsed time: 17 seconds
selectCodeEditor("RegFile.v", 318, 380); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 385, 485); // cl (w, cp)
// Elapsed time: 157 seconds
selectCodeEditor("toplevel.v", 475, 443); // cl (w, cp)
selectCodeEditor("toplevel.v", 703, 262); // cl (w, cp)
selectCodeEditor("toplevel.v", 592, 212); // cl (w, cp)
selectCodeEditor("toplevel.v", 526, 331); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 6); // k (j, cp)
selectCodeEditor("RegFile.v", 500, 314); // cl (w, cp)
// Elapsed time: 66 seconds
selectCodeEditor("RegFile.v", 426, 201); // cl (w, cp)
selectCodeEditor("RegFile.v", 48, 319); // cl (w, cp)
typeControlKey((HResource) null, "RegFile.v", 'c'); // cl (w, cp)
// Elapsed time: 49 seconds
typeControlKey((HResource) null, "RegFile.v", 'c'); // cl (w, cp)
// Elapsed time: 98 seconds
selectCodeEditor("RegFile.v", 205, 509); // cl (w, cp)
selectCodeEditor("RegFile.v", 467, 326); // cl (w, cp)
selectCodeEditor("RegFile.v", 411, 199); // cl (w, cp)
selectCodeEditor("RegFile.v", 316, 363); // cl (w, cp)
// Elapsed time: 17 seconds
selectCodeEditor("RegFile.v", 424, 198); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 138 MB. Current time: 3/30/23, 6:45:52 PM CST
// Elapsed time: 211 seconds
selectCodeEditor("RegFile.v", 231, 669); // cl (w, cp)
selectCodeEditor("RegFile.v", 1053, 685); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 188, 524); // cl (w, cp)
// Elapsed time: 86 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, cp)
// Elapsed time: 82 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
selectCodeEditor("ControlUnit.v", 549, 231); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 283, 282); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 436, 314); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 315, 433); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 1154, 539); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 1120, 509); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 667, 421); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 625, 476); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 290, 549); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 136, 402); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 198, 276); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 762, 699); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 707, 783); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 293, 437); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
// Elapsed time: 976 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), mux2_SrcB : mux2 (mux2.v)]", 6, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), extend_inst : extend (extend.v)]", 5, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), extend_inst : extend (extend.v)]", 5, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("extend.v", 525, 554); // cl (w, cp)
selectCodeEditor("extend.v", 534, 595); // cl (w, cp)
selectCodeEditor("extend.v", 507, 566); // cl (w, cp)
selectCodeEditor("extend.v", 890, 502); // cl (w, cp)
selectCodeEditor("extend.v", 225, 689); // cl (w, cp)
selectCodeEditor("extend.v", 884, 875); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 138 MB. Current time: 3/30/23, 7:15:52 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 7:45:52 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 8:15:52 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 138 MB. Current time: 3/30/23, 8:45:53 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 9:15:53 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 9:45:53 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 10:15:53 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/30/23, 10:45:54 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1823 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  10800273 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 2:01:43 AM CST
// WARNING: HEventQueue.dispatchEvent() is taking  3321 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  4289 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 5321 ms. Increasing delay to 7000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 10815071 ms. Increasing delay to 32445213 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1134 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  29743087 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 10:17:55 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 10:47:56 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 11:17:56 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 11:47:57 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 12:17:57 PM CST
// Elapsed time: 62617 seconds
selectCodeEditor("extend.v", 143, 331); // cl (w, cp)
selectCodeEditor("extend.v", 280, 203); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 11); // k (j, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 12:48:00 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 1:18:00 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 1:48:00 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 137 MB. Current time: 3/31/23, 2:18:00 PM CST
// PAPropertyPanels.initPanels (clk_IBUF) elapsed time: 0.2s
// Schematic: addNotify
// Elapsed time: 7647 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 650, 427); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 165 seconds
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
typeControlKey((HResource) null, "ControlUnit.v", 'c'); // cl (w, cp)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "and_2.v", 4); // k (j, cp)
selectCodeEditor("and_2.v", 266, 704); // cl (w, cp)
selectCodeEditor("and_2.v", 226, 864); // cl (w, cp)
typeControlKey((HResource) null, "and_2.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 5); // k (j, cp)
selectCodeEditor("ALU.v", 229, 723); // cl (w, cp)
selectCodeEditor("ALU.v", 225, 728); // cl (w, cp)
typeControlKey((HResource) null, "ALU.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 6); // k (j, cp)
selectCodeEditor("RegFile.v", 299, 865); // cl (w, cp)
typeControlKey((HResource) null, "RegFile.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IR.v", 7); // k (j, cp)
selectCodeEditor("IR.v", 243, 892); // cl (w, cp)
typeControlKey((HResource) null, "IR.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "SUB.v", 8); // k (j, cp)
selectCodeEditor("SUB.v", 289, 694); // cl (w, cp)
typeControlKey((HResource) null, "SUB.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pcadd_4.v", 9); // k (j, cp)
selectCodeEditor("pcadd_4.v", 237, 777); // cl (w, cp)
typeControlKey((HResource) null, "pcadd_4.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pc.v", 10); // k (j, cp)
selectCodeEditor("pc.v", 254, 890); // cl (w, cp)
selectCodeEditor("pc.v", 209, 945); // cl (w, cp)
typeControlKey((HResource) null, "pc.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 11); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "extend.v", 12); // k (j, cp)
selectCodeEditor("extend.v", 223, 854); // cl (w, cp)
typeControlKey((HResource) null, "extend.v", 'c'); // cl (w, cp)
// Elapsed time: 126 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 251, 856); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 141 MB. Current time: 3/31/23, 2:48:01 PM CST
// Elapsed time: 151 seconds
selectCodeEditor("toplevel.v", 326, 385); // cl (w, cp)
selectCodeEditor("toplevel.v", 219, 431); // cl (w, cp)
selectCodeEditor("toplevel.v", 214, 435); // cl (w, cp)
selectCodeEditor("toplevel.v", 293, 434); // cl (w, cp)
selectCodeEditor("toplevel.v", 217, 448); // cl (w, cp)
selectCodeEditor("toplevel.v", 215, 606); // cl (w, cp)
// Elapsed time: 34 seconds
selectCodeEditor("toplevel.v", 218, 420); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("toplevel.v", 475, 386); // cl (w, cp)
selectCodeEditor("toplevel.v", 356, 528); // cl (w, cp)
selectCodeEditor("toplevel.v", 219, 615); // cl (w, cp)
// Elapsed time: 26 seconds
selectCodeEditor("toplevel.v", 176, 503); // cl (w, cp)
selectCodeEditor("toplevel.v", 205, 382); // cl (w, cp)
selectCodeEditor("toplevel.v", 1224, 133); // cl (w, cp)
selectCodeEditor("toplevel.v", 304, 623); // cl (w, cp)
selectCodeEditor("toplevel.v", 778, 663); // cl (w, cp)
selectCodeEditor("toplevel.v", 456, 444); // cl (w, cp)
selectCodeEditor("toplevel.v", 397, 431); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("toplevel.v", 725, 355); // cl (w, cp)
selectCodeEditor("toplevel.v", 235, 469); // cl (w, cp)
selectCodeEditor("toplevel.v", 231, 704); // cl (w, cp)
selectCodeEditor("toplevel.v", 221, 618); // cl (w, cp)
selectCodeEditor("toplevel.v", 216, 450); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectCodeEditor("toplevel.v", 224, 613); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'v'); // cl (w, cp)
// Elapsed time: 68 seconds
selectCodeEditor("toplevel.v", 169, 789); // cl (w, cp)
selectCodeEditor("toplevel.v", 221, 859); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectCodeEditor("toplevel.v", 215, 723); // cl (w, cp)
selectCodeEditor("toplevel.v", 169, 787); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 402 seconds
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 110 seconds
selectCodeEditor("toplevel.v", 179, 852); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
selectCodeEditor("ControlUnit.v", 292, 558); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 220, 611); // cl (w, cp)
selectCodeEditor("ControlUnit.v", 197, 619); // cl (w, cp)
typeControlKey((HResource) null, "ControlUnit.v", 'c'); // cl (w, cp)
// Elapsed time: 263 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 60 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
typeControlKey((HResource) null, "ControlUnit.v", 'c'); // cl (w, cp)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "and_2.v", 4); // k (j, cp)
typeControlKey((HResource) null, "and_2.v", 'c'); // cl (w, cp)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 5); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 3); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 135 MB. Current time: 3/31/23, 3:07:36 PM CST
// Engine heap size: 1,457 MB. GUI used memory: 136 MB. Current time: 3/31/23, 3:07:36 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2361 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectCodeEditor("toplevel.v", 326, 666); // cl (w, cp)
selectCodeEditor("toplevel.v", 335, 405); // cl (w, cp)
selectCodeEditor("toplevel.v", 243, 605); // cl (w, cp)
selectCodeEditor("toplevel.v", 355, 392); // cl (w, cp)
selectCodeEditor("toplevel.v", 325, 568); // cl (w, cp)
selectCodeEditor("toplevel.v", 331, 475); // cl (w, cp)
selectCodeEditor("toplevel.v", 298, 630); // cl (w, cp)
selectCodeEditor("toplevel.v", 229, 677); // cl (w, cp)
selectCodeEditor("toplevel.v", 229, 614); // cl (w, cp)
// Elapsed time: 45 seconds
selectCodeEditor("toplevel.v", 725, 747); // cl (w, cp)
selectCodeEditor("toplevel.v", 256, 959); // cl (w, cp)
// Elapsed time: 84 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 2); // k (j, cp)
// Run Command: RDIResourceCommand.RDICommands_COPY
// Elapsed time: 16 seconds
selectCodeEditor("ControlUnit.v", 398, 663, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // af (al, cp)
// Elapsed time: 73 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
// Elapsed time: 45 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ControlUnit.v", 2); // k (j, cp)
typeControlKey((HResource) null, "ControlUnit.v", 'c'); // cl (w, cp)
// Elapsed time: 604 seconds
selectCodeEditor("ControlUnit.v", 413, 382); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("toplevel.v", 573, 427); // cl (w, cp)
selectCodeEditor("toplevel.v", 702, 419); // cl (w, cp)
selectCodeEditor("toplevel.v", 336, 421); // cl (w, cp)
selectCodeEditor("toplevel.v", 246, 426); // cl (w, cp)
selectCodeEditor("toplevel.v", 172, 435); // cl (w, cp)
selectCodeEditor("toplevel.v", 664, 435); // cl (w, cp)
// Elapsed time: 164 seconds
selectCodeEditor("toplevel.v", 223, 634); // cl (w, cp)
selectCodeEditor("toplevel.v", 218, 602); // cl (w, cp)
selectCodeEditor("toplevel.v", 221, 431); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
selectCodeEditor("toplevel.v", 219, 611); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'v'); // cl (w, cp)
selectCodeEditor("toplevel.v", 230, 545); // cl (w, cp)
selectCodeEditor("toplevel.v", 243, 466); // cl (w, cp)
selectCodeEditor("toplevel.v", 218, 672); // cl (w, cp)
selectCodeEditor("toplevel.v", 105, 508); // cl (w, cp)
selectCodeEditor("toplevel.v", 183, 736); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 115 MB. Current time: 3/31/23, 3:37:36 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 4:07:36 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 4:37:36 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 5:07:37 PM CST
// Elapsed time: 6479 seconds
selectCodeEditor("toplevel.v", 319, 478); // cl (w, cp)
selectCodeEditor("toplevel.v", 233, 564); // cl (w, cp)
selectCodeEditor("toplevel.v", 169, 99); // cl (w, cp)
selectCodeEditor("toplevel.v", 336, 656); // cl (w, cp)
selectCodeEditor("toplevel.v", 278, 679); // cl (w, cp)
selectCodeEditor("toplevel.v", 340, 663); // cl (w, cp)
selectCodeEditor("toplevel.v", 190, 732); // cl (w, cp)
selectCodeEditor("toplevel.v", 342, 787); // cl (w, cp)
// Elapsed time: 31 seconds
selectCodeEditor("toplevel.v", 219, 436); // cl (w, cp)
// Elapsed time: 57 seconds
selectCodeEditor("toplevel.v", 789, 152); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 5:37:37 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 6:07:37 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 6:37:37 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1078 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  2878726 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 7:53:20 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1040 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 11 ms. Decreasing delay to 2011 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 8:23:24 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  96459 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 113 MB. Current time: 3/31/23, 8:53:27 PM CST
// Elapsed time: 13247 seconds
selectCodeEditor("toplevel.v", 249, 576); // cl (w, cp)
selectCodeEditor("toplevel.v", 207, 817); // cl (w, cp)
selectCodeEditor("toplevel.v", 196, 810); // cl (w, cp)
selectCodeEditor("toplevel.v", 187, 842); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("toplevel.v", 184, 327); // cl (w, cp)
selectCodeEditor("toplevel.v", 196, 241); // cl (w, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 114 MB. Current time: 3/31/23, 8:56:30 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3030 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: 43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]", 2); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[30] with 1st driver pin 'iCache_inst/doutb[30]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:190]", 'a'); // b (D, S)
// Elapsed time: 23 seconds
dismissDialog("Critical Messages"); // S (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 5, 786); // cl (w, cp)
selectCodeEditor("toplevel.v", 5, 769); // cl (w, cp)
// Elapsed time: 10 seconds
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 31 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 138 MB. Current time: 3/31/23, 8:57:59 PM CST
// Engine heap size: 1,457 MB. GUI used memory: 138 MB. Current time: 3/31/23, 8:57:59 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2280 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 119 MB. Current time: 3/31/23, 8:58:05 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3148 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1990.516 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.703 ; gain = 224.188 
// Tcl Message: 43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2214.703 ; gain = 224.188 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 1); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 'a'); // b (D, S)
// Elapsed time: 75 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (S)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // S (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
// Elapsed time: 14 seconds
selectCodeEditor("toplevel.v", 444, 386, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // af (al, cp)
// Elapsed time: 49 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and.v'.. ]", 2, false); // ah (Q, cp)
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 58 seconds
selectCodeEditor("toplevel.v", 188, 638, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // af (al, cp)
// Elapsed time: 14 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// Engine heap size: 1,457 MB. GUI used memory: 125 MB. Current time: 3/31/23, 9:01:57 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 124 MB. Current time: 3/31/23, 9:01:57 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2786 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 124 MB. Current time: 3/31/23, 9:02:03 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3038 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|       32|Failed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 12 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: 43 Infos, 43 Warnings, 64 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// S (cp): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 1); // b (D, S)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6859] multi-driven net on pin inst[31] with 2nd driver pin 'inst[31]' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23]", 'a'); // b (D, S)
// Elapsed time: 80 seconds
dismissDialog("Critical Messages"); // S (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 200, 627, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // af (al, cp)
// WARNING: HEventQueue.dispatchEvent() is taking  2800675 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 150 MB. Current time: 3/31/23, 9:53:22 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 149 MB. Current time: 3/31/23, 10:23:23 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 149 MB. Current time: 3/31/23, 10:53:23 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 149 MB. Current time: 3/31/23, 11:23:23 PM CST
// Elapsed time: 9084 seconds
selectCodeEditor("toplevel.v", 345, 300); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "()"); // l (aT, cp)
selectCodeEditor("toplevel.v", 281, 556); // cl (w, cp)
selectCodeEditor("toplevel.v", 281, 556, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("toplevel.v", 281, 556); // cl (w, cp)
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "()"); // l (aT, cp)
selectCodeEditor("toplevel.v", 90, 512); // cl (w, cp)
selectCodeEditor("toplevel.v", 91, 381); // cl (w, cp)
selectCodeEditor("toplevel.v", 401, 491); // cl (w, cp)
selectCodeEditor("toplevel.v", 76, 432); // cl (w, cp)
// Elapsed time: 58 seconds
selectCodeEditor("toplevel.v", 65, 270); // cl (w, cp)
selectCodeEditor("toplevel.v", 766, 163); // cl (w, cp)
// Elapsed time: 29 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "inst"); // l (aT, cp)
selectCodeEditor("toplevel.v", 205, 481); // cl (w, cp)
selectCodeEditor("toplevel.v", 211, 501); // cl (w, cp)
selectCodeEditor("toplevel.v", 153, 550); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 16 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 141 MB. Current time: 3/31/23, 11:37:31 PM CST
// Engine heap size: 1,457 MB. GUI used memory: 142 MB. Current time: 3/31/23, 11:37:31 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2112 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectCodeEditor("toplevel.v", 483, 303); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 17 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "inst"); // l (aT, cp)
selectCodeEditor("toplevel.v", 517, 559); // cl (w, cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectComboBox(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "inst", 1); // aT (aL, cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "inst_en"); // l (aT, cp)
selectCodeEditor("toplevel.v", 404, 358); // cl (w, cp)
selectCodeEditor("toplevel.v", 240, 274); // cl (w, cp)
selectCodeEditor("toplevel.v", 324, 505); // cl (w, cp)
// Elapsed time: 23 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pc.v", 9); // k (j, cp)
selectCodeEditor("pc.v", 277, 767); // cl (w, cp)
selectCodeEditor("pc.v", 228, 591); // cl (w, cp)
selectCodeEditor("pc.v", 344, 672); // cl (w, cp)
selectCodeEditor("pc.v", 1004, 549); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("pc.v", 547, 540); // cl (w, cp)
selectCodeEditor("pc.v", 475, 280); // cl (w, cp)
selectCodeEditor("pc.v", 239, 673); // cl (w, cp)
selectCodeEditor("pc.v", 131, 768); // cl (w, cp)
selectCodeEditor("pc.v", 295, 736); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("pc.v", 367, 766); // cl (w, cp)
selectCodeEditor("pc.v", 307, 782); // cl (w, cp)
selectCodeEditor("pc.v", 159, 785); // cl (w, cp)
selectCodeEditor("pc.v", 180, 874); // cl (w, cp)
typeControlKey((HResource) null, "pc.v", 'c'); // cl (w, cp)
// Elapsed time: 30 seconds
typeControlKey((HResource) null, "pc.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectCodeEditor("toplevel.v", 183, 321); // cl (w, cp)
selectCodeEditor("toplevel.v", 537, 321); // cl (w, cp)
selectCodeEditor("toplevel.v", 135, 326); // cl (w, cp)
selectCodeEditor("toplevel.v", 300, 343); // cl (w, cp)
selectCodeEditor("toplevel.v", 267, 392); // cl (w, cp)
selectCodeEditor("toplevel.v", 228, 317); // cl (w, cp)
selectCodeEditor("toplevel.v", 181, 430); // cl (w, cp)
selectCodeEditor("toplevel.v", 238, 385); // cl (w, cp)
selectCodeEditor("toplevel.v", 138, 357); // cl (w, cp)
selectCodeEditor("toplevel.v", 187, 439); // cl (w, cp)
selectCodeEditor("toplevel.v", 242, 493); // cl (w, cp)
selectCodeEditor("toplevel.v", 318, 606); // cl (w, cp)
// Elapsed time: 17 seconds
selectCodeEditor("toplevel.v", 474, 198); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 14 seconds
selectCodeEditor("toplevel.v", 336, 78); // cl (w, cp)
selectCodeEditor("toplevel.v", 341, 364); // cl (w, cp)
selectCodeEditor("toplevel.v", 314, 440); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("toplevel.v", 367, 602); // cl (w, cp)
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "inst_addr"); // l (aT, cp)
selectCodeEditor("toplevel.v", 458, 513); // cl (w, cp)
typeControlKey(null, null, 'z');
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, (String) null); // l (aT, cp)
// TclEventType: DG_GRAPH_STALE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: ERROR: [Synth 8-439] module 'toplevel' not found 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 0 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// S (cp): Critical Messages: addNotify
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 1); // b (D, S)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado_Tcl 4-5] Elaboration failed - please see the console for details", 'a'); // b (D, S)
// Elapsed time: 20 seconds
dismissDialog("Critical Messages"); // S (cp)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: toplevel 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 128 MB. Current time: 3/31/23, 11:42:34 PM CST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2284 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.473 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.434 ; gain = 37.961 
// Tcl Message: 43 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2254.434 ; gain = 37.961 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
dismissDialog("Open Elaborated Design"); // bx (cp)
// [GUI Memory]: 214 MB (+1818kb) [79:03:11]
// Elapsed time: 21 seconds
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 232, 473); // cl (w, cp)
selectCodeEditor("toplevel.v", 397, 494); // cl (w, cp)
typeControlKey(null, null, 'z');
// Elapsed time: 13 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "pc"); // l (aT, cp)
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "pc"); // l (aT, cp)
selectCodeEditor("toplevel.v", 573, 127); // cl (w, cp)
selectCodeEditor("toplevel.v", 289, 334); // cl (w, cp)
selectCodeEditor("toplevel.v", 225, 366); // cl (w, cp)
selectCodeEditor("toplevel.v", 252, 414); // cl (w, cp)
selectCodeEditor("toplevel.v", 261, 477); // cl (w, cp)
selectCodeEditor("toplevel.v", 383, 523); // cl (w, cp)
selectCodeEditor("toplevel.v", 357, 467); // cl (w, cp)
selectCodeEditor("toplevel.v", 411, 473); // cl (w, cp)
selectCodeEditor("toplevel.v", 434, 569); // cl (w, cp)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cQ, cp)
// bx (cp):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,457 MB. GUI used memory: 135 MB. Current time: 3/31/23, 11:44:15 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 134 MB. Current time: 3/31/23, 11:44:15 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  2067 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2280.398 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'toplevel' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ControlUnit.v:21] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'SUB' (6#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/SUB.v:21] INFO: [Synth 8-6157] synthesizing module 'CLA' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'CLA' (7#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/CLA.v:21] INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/ALU.v:22] INFO: [Synth 8-6157] synthesizing module 'and_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'and_2' (9#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/and_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2_6' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] INFO: [Synth 8-6155] done synthesizing module 'mux2_6' (10#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/mux2_6.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'leftShift_2' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] INFO: [Synth 8-6155] done synthesizing module 'leftShift_2' (11#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/leftShift_2.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pcadd_4' [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pcadd_4' (12#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pcadd_4.v:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'dCache' [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'dCache' (16#1) [D:/mipsCpu/singleCPU/.Xil/Vivado-24784-LAPTOP-FVFB1MSH/realtime/dCache_stub.v:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'toplevel' (17#1) [D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/toplevel.v:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.391 ; gain = 14.992 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.703 ; gain = 16.305 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.703 ; gain = 16.305 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/iCache/iCache.dcp' for cell 'iCache_inst' INFO: [Project 1-454] Reading design checkpoint 'd:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/ip/dCache/dCache.dcp' for cell 'dCache_inst' 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 133 MB. Current time: 3/31/23, 11:44:16 PM CST
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  2538 ms.
// Tcl Message: INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.3 INFO: [Project 1-570] Preparing netlist for logic optimization INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2312.820 ; gain = 33.730 
// Elapsed time: 20 seconds
dismissDialog("Reloading"); // bx (cp)
selectCodeEditor("toplevel.v", 192, 861); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 113 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 10 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "tp_tb"); // Y (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 14 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v 
// I (cp): Define Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (C, J)
dismissDialog("Define Module"); // I (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, toplevel (toplevel.v)]", 27, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tp_tb (tp_tb.v)]", 30, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tp_tb (tp_tb.v)]", 30, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("tp_tb.v", 193, 831); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj ALU_TB_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. 
// TclEventType: LAUNCH_SIM
// Tcl Message: Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: Time resolution is 1 ps 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 185 MB. Current time: 3/31/23, 11:47:41 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source ALU_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 6 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
collapseTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ALU_TB ; ALU_TB ; Verilog Module", 0); // d (Q, cp)
expandTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ALU_TB ; ALU_TB ; Verilog Module", 0); // d (Q, cp)
collapseTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ALU_TB ; ALU_TB ; Verilog Module", 0); // d (Q, cp)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "ALU_TB ; ALU_TB ; Verilog Module", 0, "ALU_TB", 0, true, false, false, false, false, true); // d (Q, cp) - Double Click - Node
// TclEventType: SIMULATION_OPEN_SOURCE
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "glbl ; glbl ; Verilog Module", 1, "glbl", 0, false); // d (Q, cp)
selectTreeTable(PAResourceQtoS.SimulationScopesPanel_SIMULATE_SCOPE_TABLE, "glbl ; glbl ; Verilog Module", 1, "glbl", 0, false, false, false, false, false, true); // d (Q, cp) - Double Click
// TclEventType: SIMULATION_OPEN_SOURCE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU_tb.v", 12); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "glbl.v", 13); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 3", 11); // k (j, cp)
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, ALUResult[31:0]]", 4, true); // a (r, cp) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, zeroFlag]", 5, false); // a (r, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 169 MB. Current time: 3/31/23, 11:48:01 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, zeroFlag]", 5, false); // a (r, cp)
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, i[31:0]]", 6, true); // a (r, cp) - Node
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 168 MB. Current time: 3/31/23, 11:48:09 PM CST
// Elapsed time: 15 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 26, 226); // dr (af, cp)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aI (aF, cp)
selectTab((HResource) null, (HResource) null, "Messages", 1); // aI (aF, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 4); // k (j, cp)
// [GUI Memory]: 228 MB (+4221kb) [79:08:53]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IR.v", 5); // k (j, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// bx (cp):  Close : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (C, I)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cp):  Run Simulation : addNotify
dismissDialog("Close"); // bx (cp)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (e)
// 'd' command handler elapsed time: 6 seconds
// Tcl Message: "xvlog --incr --relax -prj ALU_TB_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1559 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 173 MB. Current time: 3/31/23, 11:48:47 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source ALU_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000 
dismissDialog("Run Simulation"); // e (cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 6); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "IR.v", 5); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 4); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.v", 3); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "and_2.v", 2); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - ALU_TB", "DesignTask.SIMULATION");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: DESIGN_CLOSE
// Engine heap size: 1,457 MB. GUI used memory: 147 MB. Current time: 3/31/23, 11:49:13 PM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 146 MB. Current time: 3/31/23, 11:49:13 PM CST
// WARNING: HEventQueue.dispatchEvent() is taking  1123 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 27, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 27, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj ALU_TB_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ALU_TB_behav xil_defaultlib.ALU_TB xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "ALU_TB_behav -key {Behavioral:sim_1:Functional:ALU_TB} -tclbatch {ALU_TB.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 154 MB. Current time: 3/31/23, 11:49:32 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: source ALU_TB.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_TB_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// 'd' command handler elapsed time: 4 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU_tb.v", 3); // k (j, cp)
selectTab((HResource) null, (HResource) null, "Sources", 1); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU_TB (ALU_tb.v)]", 23, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU_TB (ALU_tb.v)]", 23, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU_TB (ALU_tb.v)]", 23, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU_TB (ALU_tb.v)]", 23, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/ALU_tb.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// bx (cp):  Close : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (C, I)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cp):  Run Simulation : addNotify
dismissDialog("Close"); // bx (cp)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'ALU_TB' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... 
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 12 seconds
// Elapsed time: 10 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.", 0); // b (D, a)
typeControlKey(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.", 'a'); // b (D, a)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// Elapsed time: 28 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 4, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 4, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 4, false, false, false, false, false, true); // ah (Q, cp) - Double Click
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 27 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Project Manager", "Project Manager", "DesignTask.PROJECT_MANAGER");
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (cp): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 167 MB. Current time: 3/31/23, 11:51:11 PM CST
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (cp)
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "D:/mipsCpu/singleCPU/singleCPU.xpr", 0); // q (Q, cp)
// Opening Vivado Project: D:/mipsCpu/singleCPU/singleCPU.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project D:/mipsCpu/singleCPU/singleCPU.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'. 
// Project name: singleCPU; location: D:/mipsCpu/singleCPU; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // bx (cp)
// a (cp): Critical Messages: addNotify
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Project 1-19] Could not find the file 'D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v'.", 0); // b (D, a)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 4); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 5); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 5); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 4); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 3); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, pc_4.v]", 4, false); // B (D, cp)
// WARNING: HEventQueue.dispatchEvent() is taking  2586 ms.
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, pc_4.v]", 4, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 3, true); // B (D, cp) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 3); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 3); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 3); // B (D, cp)
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 5, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 5); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, pc_4.v]", 6, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, pc_4.v]", 6, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sources_1/new/pc_4.v 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.", 1); // b (D, a)
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 3, false); // ah (Q, cp)
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 21 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : pcadd_4 (pcadd_4.v)]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v), pc_4_inst : pcadd_4 (pcadd_4.v)]", 12, false, false, false, false, false, true); // B (D, cp) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 18); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 19, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 19, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 20); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 8, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 8, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1]", 9, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources, utils_1]", 9, false, false, false, false, false, true); // B (D, cp) - Double Click
selectButton((HResource) null, "Sources_FileSetView.filterMissingAction"); // u (f, cp): TRUE
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "0"); // h (f, cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Project Manager", "Project Manager", "DesignTask.PROJECT_MANAGER");
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (cp): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 144 MB. Current time: 3/31/23, 11:53:16 PM CST
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (cp)
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "D:/mipsCpu/singleCPU/singleCPU.xpr", 0); // q (Q, cp)
// Opening Vivado Project: D:/mipsCpu/singleCPU/singleCPU.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project D:/mipsCpu/singleCPU/singleCPU.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'. 
// Project name: singleCPU; location: D:/mipsCpu/singleCPU; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 1, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 1, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Utility Sources]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 2, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 2, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 4, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 4, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb_ControlUnit' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false); // ah (Q, cp)
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages]", 1, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages]", 1, true); // ah (Q, cp) - Node
// Elapsed time: 89 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 5, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 5, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: export_ip_user_files -of_objects  [get_files D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_ControlUnit (CU_tb.v)]", 5, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// Tcl Message: remove_files  -fileset sim_1 D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/CU_tb.v 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb_ControlUnit' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... 
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ControlUnit_behav xil_defaultlib.tb_ControlUnit xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.tb_ControlUnit in library work located at xsim.dir/work. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, true); // ah (Q, cp) - Node
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 3, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 3, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. , [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 4, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. , [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 4, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. ]", 2, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. , [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.. ]", 3, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information.. , [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.. ]", 3, false, false, false, false, false, true); // ah (Q, cp) - Double Click
// Elapsed time: 40 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Project Manager", "Project Manager", "DesignTask.PROJECT_MANAGER");
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (cp): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close Project : addNotify
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 145 MB. Current time: 3/31/23, 11:56:54 PM CST
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (cp)
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "D:/mipsCpu/singleCPU/singleCPU.xpr", 0); // q (Q, cp)
// Opening Vivado Project: D:/mipsCpu/singleCPU/singleCPU.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project D:/mipsCpu/singleCPU/singleCPU.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivadio/Vivado/2018.3/data/ip'. 
// Project name: singleCPU; location: D:/mipsCpu/singleCPU; part: xc7k70tfbv676-1
dismissDialog("Open Project"); // bx (cp)
selectButton(PAResourceQtoS.RunGadget_SHOW_WARNING_AND_ERROR_MESSAGES_IN_MESSAGES, "204 warnings"); // h (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, Out-of-Context Module Runs, dCache_synth_1, [Synth 8-3331] design blk_mem_gen_prim_wrapper has unconnected port SSRA. ]", 6, true); // ah (Q, cp) - Node
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 29 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj tb_r_type_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_r_type_behav xil_defaultlib.tb_r_type xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration 
// TclEventType: LAUNCH_SIM
// Tcl Message:  ****** Webtalk v2018.3 (64-bit)   **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018   **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_r_type_behav/webtalk/xsim_webtalk.tcl -notrace INFO: [Common 17-206] Exiting Webtalk at Fri Mar 31 23:57:45 2023... 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_r_type_behav -key {Behavioral:sim_1:Functional:tb_r_type} -tclbatch {tb_r_type.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 170 MB. Current time: 3/31/23, 11:57:47 PM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: source tb_r_type.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: Block Memory Generator module tb_r_type.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb_r_type.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_type_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 8 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst_addr[31:0]]", 3, true); // a (r, cp) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:57:52 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 51 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 261, 187); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:43 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 86, 88); // n (o, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:44 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:44 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:45 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 64, -132); // n (o, cp)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 65, -138); // n (o, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:49 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 216, -52); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:51 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:51 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:52 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:52 PM CST
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 224, 366); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 241, 136); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 170, 148); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:54 PM CST
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 184, 210); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 186, 183); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:56 PM CST
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 190, 207); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 193, 103); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 155 MB. Current time: 3/31/23, 11:58:58 PM CST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 94, 52); // n (o, cp)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 63, 31); // n (o, cp)
selectTab((HResource) null, (HResource) null, "Sources", 1); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 5, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_r_type (tp_tb.v)]", 5, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("tp_tb.v", 244, 397); // cl (w, cp)
selectCodeEditor("tp_tb.v", 241, 428); // cl (w, cp)
selectCodeEditor("tp_tb.v", 242, 470); // cl (w, cp)
selectCodeEditor("tp_tb.v", 247, 502); // cl (w, cp)
selectCodeEditor("tp_tb.v", 257, 590); // cl (w, cp)
selectCodeEditor("tp_tb.v", 177, 393); // cl (w, cp)
selectCodeEditor("tp_tb.v", 383, 423); // cl (w, cp)
// Elapsed time: 96 seconds
selectCodeEditor("tp_tb.v", 368, 551); // cl (w, cp)
selectCodeEditor("tp_tb.v", 15, 92); // cl (w, cp)
selectCodeEditor("tp_tb.v", 4, 93); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'c'); // cl (w, cp)
// Elapsed time: 291 seconds
selectCodeEditor("tp_tb.v", 337, 361); // cl (w, cp)
selectCodeEditor("tp_tb.v", 336, 211); // cl (w, cp)
selectCodeEditor("tp_tb.v", 373, 476); // cl (w, cp)
selectCodeEditor("tp_tb.v", 261, 555); // cl (w, cp)
selectCodeEditor("tp_tb.v", 543, 660); // cl (w, cp)
selectCodeEditor("tp_tb.v", 625, 574); // cl (w, cp)
selectCodeEditor("tp_tb.v", 552, 663); // cl (w, cp)
selectCodeEditor("tp_tb.v", 674, 671); // cl (w, cp)
selectCodeEditor("tp_tb.v", 572, 671); // cl (w, cp)
selectCodeEditor("tp_tb.v", 488, 703); // cl (w, cp)
selectCodeEditor("tp_tb.v", 493, 679); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
selectCodeEditor("tp_tb.v", 529, 621); // cl (w, cp)
selectCodeEditor("tp_tb.v", 360, 670); // cl (w, cp)
selectCodeEditor("tp_tb.v", 296, 675); // cl (w, cp)
selectCodeEditor("tp_tb.v", 497, 619); // cl (w, cp)
selectCodeEditor("tp_tb.v", 536, 670); // cl (w, cp)
selectCodeEditor("tp_tb.v", 358, 682); // cl (w, cp)
selectCodeEditor("tp_tb.v", 340, 682); // cl (w, cp)
selectCodeEditor("tp_tb.v", 540, 684); // cl (w, cp)
selectCodeEditor("tp_tb.v", 358, 674); // cl (w, cp)
selectCodeEditor("tp_tb.v", 293, 642); // cl (w, cp)
selectCodeEditor("tp_tb.v", 311, 665); // cl (w, cp)
// Elapsed time: 120 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, toplevel (toplevel.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("toplevel.v", 235, 889); // cl (w, cp)
typeControlKey((HResource) null, "toplevel.v", 'c'); // cl (w, cp)
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 1); // k (j, cp)
selectCodeEditor("tp_tb.v", 194, 850); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// bx (cp):  Close : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (C, I)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cp):  Run Simulation : addNotify
dismissDialog("Close"); // bx (cp)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb_r_type' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... 
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_r_type_behav -key {Behavioral:sim_1:Functional:tb_r_type} -tclbatch {tb_r_type.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 158 MB. Current time: 4/1/23, 12:10:24 AM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: source tb_r_type.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: Block Memory Generator module tb_r_type.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb_r_type.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_r_type_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 15 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 156 MB. Current time: 4/1/23, 12:10:28 AM CST
// Elapsed time: 20 seconds
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cp)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (C, I)
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// Tcl Message: run all 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 169 MB. Current time: 4/1/23, 12:10:54 AM CST
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_BREAK, "simulation_live_break"); // B (f, cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_BREAK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN, "simulation_live_run_for_time"); // B (f, cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: run 10 us 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cp)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (C, I)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectButton(PAResourceItoN.MainToolbarMgr_RUN, (String) null); // az (f, cp)
selectMenuItem(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "Run Synthesis"); // af (cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (f)
dismissDialog("Launch Runs"); // f (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj tb_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 6 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-3180] cannot find port 'inst_addr' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:37]. ]", 6, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sim_1\new\tp_tb.v;-;;-;16;-;line;-;37;-;;-;16;-;"); // ah (Q, cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_r_type", "DesignTask.SIMULATION");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj tb_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-3180] cannot find port 'inst_addr' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:37]. ]", 6, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-3180] cannot find port 'inst_addr' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:37]. ]", 6, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sim_1\new\tp_tb.v;-;;-;16;-;line;-;37;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("tp_tb.v", 610, 436); // cl (w, cp)
selectCodeEditor("tp_tb.v", 643, 460); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 150, 218); // cl (w, cp)
selectCodeEditor("toplevel.v", 108, 212); // cl (w, cp)
selectCodeEditor("toplevel.v", 432, 204); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 311, 74); // cl (w, cp)
selectCodeEditor("toplevel.v", 472, 215); // cl (w, cp)
selectCodeEditor("toplevel.v", 491, 203); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 1); // k (j, cp)
selectCodeEditor("tp_tb.v", 267, 334); // cl (w, cp)
selectCodeEditor("tp_tb.v", 147, 388); // cl (w, cp)
selectCodeEditor("tp_tb.v", 871, 430); // cl (w, cp)
selectCodeEditor("tp_tb.v", 383, 420); // cl (w, cp)
selectCodeEditor("tp_tb.v", 641, 449); // cl (w, cp)
selectCodeEditor("tp_tb.v", 528, 320); // cl (w, cp)
selectCodeEditor("tp_tb.v", 410, 314); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xvlog.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.. ]", 2, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.. ]", 2, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 5, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 5, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. , [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.. ]", 6, false); // ah (Q, cp)
typeControlKey(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 'a'); // ah (Q, cp)
// Elapsed time: 78 seconds
selectCodeEditor("tp_tb.v", 539, 376); // cl (w, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// al (cp): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bx (cp):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// e (cp):  Run Simulation : addNotify
dismissDialog("Save Project"); // al (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration ERROR: [VRFC 10-3180] cannot find port 'inst_en' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:36] ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed. 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-3180] cannot find port 'inst_en' on this module [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:36]. ]", 6, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sim_1\new\tp_tb.v;-;;-;16;-;line;-;36;-;;-;16;-;"); // ah (Q, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 2); // k (j, cp)
selectCodeEditor("toplevel.v", 117, 261); // cl (w, cp)
selectCodeEditor("toplevel.v", 419, 266); // cl (w, cp)
selectCodeEditor("toplevel.v", 479, 208); // cl (w, cp)
selectCodeEditor("toplevel.v", 476, 272); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 1); // k (j, cp)
selectCodeEditor("tp_tb.v", 324, 386); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator... INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: INFO: [USF-XSim-7] Finding pre-compiled libraries... INFO: [USF-XSim-11] File 'D:/vivadio/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// Tcl Message: Vivado Simulator 2018.3 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: D:/vivadio/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 71cf540b651e41ecb39963faa0a7d2ab --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log  Using 2 slave threads. Starting static elaboration 
// TclEventType: LAUNCH_SIM
// Tcl Message:  ****** Webtalk v2018.3 (64-bit)   **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018   **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace INFO: [Common 17-206] Exiting Webtalk at Sat Apr  1 00:15:20 2023... 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 16 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 161 MB. Current time: 4/1/23, 12:15:22 AM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. rs= 0, rt= 0, rd= 0 Op= 0, Func= z 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 17 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst_addr[31:0]]", 3, true); // a (r, cp) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, data_in[31:0]]", 4, true); // a (r, cp) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 160 MB. Current time: 4/1/23, 12:15:33 AM CST
selectTree(RDIResource.WaveformNameTree_WAVEFORM_NAME_TREE, "[true, inst[31:0]]", 7, true); // a (r, cp) - Node
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 159 MB. Current time: 4/1/23, 12:15:36 AM CST
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, cp)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (C, I)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb", "DesignTask.SIMULATION");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 162 MB. Current time: 4/1/23, 12:15:55 AM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. rs= 0, rt= 0, rd= 0 Op= 0, Func= z 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 7 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 228 MB. Current time: 4/1/23, 12:15:57 AM CST
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 163 MB. Current time: 4/1/23, 12:16:36 AM CST
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 41 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RegFile.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectTab((HResource) null, (HResource) null, "Sources", 1); // aI (aF, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb (tp_tb.v)]", 21, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb (tp_tb.v)]", 21, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb (tp_tb.v)]", 21, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("tp_tb.v", 155, 665); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'c'); // cl (w, cp)
// Elapsed time: 35 seconds
selectCodeEditor("tp_tb.v", 188, 1101); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'c'); // cl (w, cp)
// Elapsed time: 43 seconds
selectCodeEditor("tp_tb.v", 162, 488); // cl (w, cp)
// Elapsed time: 490 seconds
selectCodeEditor("tp_tb.v", 383, 671); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// Tcl Message: run all 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_BREAK, "simulation_live_break"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_BREAK
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 9", 3); // k (j, cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb", "DesignTask.SIMULATION");
// A (cp): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
dismissDialog("Confirm Close"); // A (cp)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// Tcl Message: Time resolution is 1 ps 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 228 MB. Current time: 4/1/23, 12:27:01 AM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. rs= 0, rt= 0, rd= 0 Op= 0, Func= z 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 6 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 163 MB. Current time: 4/1/23, 12:27:06 AM CST
// Elapsed time: 12 seconds
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 39, 583); // dr (af, cp)
// Elapsed time: 66 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 0); // k (j, cp)
selectCodeEditor("tp_tb.v", 391, 656); // cl (w, cp)
selectCodeEditor("tp_tb.v", 381, 660); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
selectCodeEditor("tp_tb.v", 383, 614); // cl (w, cp)
selectCodeEditor("tp_tb.v", 916, 548); // cl (w, cp)
selectCodeEditor("tp_tb.v", 519, 609); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("tp_tb.v", 225, 289); // cl (w, cp)
// Elapsed time: 29 seconds
selectCodeEditor("tp_tb.v", 199, 539); // cl (w, cp)
selectCodeEditor("tp_tb.v", 139, 343); // cl (w, cp)
selectCodeEditor("tp_tb.v", 333, 504); // cl (w, cp)
typeControlKey((HResource) null, "tp_tb.v", 'c'); // cl (w, cp)
// Elapsed time: 73 seconds
typeControlKey((HResource) null, "tp_tb.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// bx (cp):  Close : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (C, I)
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// e (cp):  Run Simulation : addNotify
dismissDialog("Close"); // bx (cp)
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// WARNING: HEventQueue.dispatchEvent() is taking  28842834 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 160 MB. Current time: 4/1/23, 8:32:03 AM CST
// 'd' command handler elapsed time: 28865 seconds
// Elapsed time: 28862 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
// WARNING: HEventQueue.dispatchEvent() is taking  187750 ms.
// Elapsed time: 1667 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:60]. ]", 6, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sim_1\new\tp_tb.v;-;;-;16;-;line;-;60;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("tp_tb.v", 782, 212); // cl (w, cp)
selectCodeEditor("tp_tb.v", 153, 205); // cl (w, cp)
selectCodeEditor("tp_tb.v", 486, 242); // cl (w, cp)
selectCodeEditor("tp_tb.v", 432, 89); // cl (w, cp)
selectCodeEditor("tp_tb.v", 451, 214); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("tp_tb.v", 155, 211); // cl (w, cp)
selectCodeEditor("tp_tb.v", 149, 211); // cl (w, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:60]. ]", 6, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:60]. ]", 6, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectCodeEditor("tp_tb.v", 742, 230); // cl (w, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-99] Step results log file:'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (C, I)
// a (cp): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-2991] 'Rt' is not declared under prefix 'dut' [D:/mipsCpu/singleCPU/singleCPU.srcs/sim_1/new/tp_tb.v:59]. ]", 6, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;D:\mipsCpu\singleCPU\singleCPU.srcs\sim_1\new\tp_tb.v;-;;-;16;-;line;-;59;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("tp_tb.v", 735, 263); // cl (w, cp)
selectCodeEditor("tp_tb.v", 17, 279); // cl (w, cp)
typeControlKey(null, null, 'z');
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 159 MB. Current time: 4/1/23, 9:02:06 AM CST
// Elapsed time: 92 seconds
selectCodeEditor("tp_tb.v", 711, 268); // cl (w, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// al (cp): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bx (cp):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// e (cp):  Run Simulation : addNotify
dismissDialog("Save Project"); // al (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// TclEventType: PACKAGER_MESSAGE_RESET
// TclEventType: PACKAGER_UNLOAD_CORE
// Tcl Message: launch_simulation 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/mipsCpu/singleCPU/singleCPU.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 178 MB. Current time: 4/1/23, 9:03:13 AM CST
// TclEventType: WAVEFORM_UPDATE_TITLE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: Block Memory Generator module tb.dut.iCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. Block Memory Generator module tb.dut.dCache_inst.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior. 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2312.820 ; gain = 0.000 
// 'd' command handler elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 0); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectCodeEditor("toplevel.v", 319, 556); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 0); // k (j, cp)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
// Elapsed time: 76 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 0); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "toplevel.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tp_tb.v", 0); // k (j, cp)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("tp_tb.v", 225, 734); // cl (w, cp)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// k (cp): Text Changed: addNotify
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B (k, cp)
selectButton(RDIResource.ConfirmSaveTextEditsDialog_NO, "No"); // a (k)
dismissDialog("Text Changed"); // k (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 166 MB. Current time: 4/1/23, 9:33:16 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 165 MB. Current time: 4/1/23, 10:03:17 AM CST
// HMemoryUtils.trashcanNow. Engine heap size: 1,457 MB. GUI used memory: 165 MB. Current time: 4/1/23, 10:33:17 AM CST
// WARNING: HEventQueue.dispatchEvent() is taking  457879 ms.
