✔ [5/108] Built LeanRV64D.Defs
✔ [6/108] Built LeanRV64D.FakeReal
✔ [7/108] Built LeanRV64D.Specialization
✔ [8/108] Built LeanRV64D.RiscvExtras
✔ [9/108] Built LeanRV64D.Option
✔ [10/108] Built LeanRV64D.Flow
✔ [11/108] Built LeanRV64D.Arith
✔ [12/108] Built LeanRV64D.String
✔ [13/108] Built LeanRV64D.Mapping
✔ [14/108] Built LeanRV64D.Vector
✔ [15/108] Built LeanRV64D.HexBits
✔ [16/108] Built LeanRV64D.HexBitsSigned
✔ [17/108] Built LeanRV64D.DecBits
✔ [18/108] Built LeanRV64D.Prelude
✔ [19/108] Built LeanRV64D.RiscvErrors
✔ [20/108] Built LeanRV64D.RiscvXlen
✔ [21/108] Built LeanRV64D.RiscvFlen
✔ [22/108] Built LeanRV64D.RiscvVlen
✔ [23/108] Built LeanRV64D.PreludeMemAddrtype
✔ [24/108] Built LeanRV64D.PreludeMemMetadata
✔ [25/108] Built LeanRV64D.Result
✔ [26/108] Built LeanRV64D.Common
✔ [27/108] Built LeanRV64D.ReadWriteV1
✔ [28/108] Built LeanRV64D.PreludeMem
✔ [29/108] Built LeanRV64D.Arithmetic
✔ [30/108] Built LeanRV64D.RvfiDii
✔ [31/108] Built LeanRV64D.RiscvExtensions
✔ [32/108] Built LeanRV64D.RiscvTypesExt
✔ [33/108] Built LeanRV64D.RiscvTypes
✔ [34/108] Built LeanRV64D.RiscvVmemTypes
✔ [35/108] Built LeanRV64D.RiscvCallbacks
✔ [36/108] Built LeanRV64D.RiscvRegType
✔ [37/108] Built LeanRV64D.RiscvFregType
✔ [38/108] Built LeanRV64D.RiscvRegs
✔ [39/108] Built LeanRV64D.RiscvPcAccess
✔ [40/108] Built LeanRV64D.RiscvSysRegs
✔ [41/108] Built LeanRV64D.RiscvPmpRegs
✔ [42/108] Built LeanRV64D.RiscvPmpControl
✔ [43/108] Built LeanRV64D.RiscvExtRegs
✔ [44/108] Built LeanRV64D.RiscvAddrChecks
✔ [45/108] Built LeanRV64D.RiscvVregType
✔ [46/108] Built LeanRV64D.RiscvVextRegs
✔ [47/108] Built LeanRV64D.RiscvVextControl
✔ [48/108] Built LeanRV64D.RiscvSysExceptions
✔ [49/108] Built LeanRV64D.RiscvZihpm
✔ [50/108] Built LeanRV64D.RiscvSscofpmf
✔ [51/108] Built LeanRV64D.RiscvZkrControl
✔ [52/108] Built LeanRV64D.RiscvSoftfloatInterface
✔ [53/108] Built LeanRV64D.RiscvFdextRegs
✔ [54/108] Built LeanRV64D.RiscvSmcntrpmf
✔ [55/108] Built LeanRV64D.RiscvSysControl
✔ [56/108] Built LeanRV64D.RiscvPlatform
✔ [57/108] Built LeanRV64D.RiscvMem
✔ [58/108] Built LeanRV64D.RiscvInstRetire
✔ [59/108] Built LeanRV64D.RiscvVmemPte
✔ [60/108] Built LeanRV64D.RiscvVmemPtw
✔ [61/108] Built LeanRV64D.RiscvVmemTlb
⚠ [62/108] Built LeanRV64D.RiscvVmem
warning: /home/runner/work/sail-riscv-lean/sail-riscv-lean/sail-riscv/build/model/Lean_RV64D/LeanRV64D/RiscvVmem.lean:214:20: The `grind` tactic is experimental and still under development. Avoid using it in production projects.
✔ [63/108] Built LeanRV64D.RiscvVmemUtils
✔ [64/108] Built LeanRV64D.RiscvTypesKext
✔ [65/108] Built LeanRV64D.RiscvZvkUtils
✔ [66/108] Built LeanRV64D.RiscvInstsBase
✔ [67/108] Built LeanRV64D.RiscvInstsZaamo
✔ [68/108] Built LeanRV64D.RiscvInstsZalrsc
✔ [69/108] Built LeanRV64D.RiscvInstsMext
✔ [70/108] Built LeanRV64D.RiscvInstsZicsr
✔ [71/108] Built LeanRV64D.RiscvInstsFext
✔ [72/108] Built LeanRV64D.RiscvInstsDext
✔ [73/108] Built LeanRV64D.RiscvInstsZba
✔ [74/108] Built LeanRV64D.RiscvInstsZbb
✔ [75/108] Built LeanRV64D.RiscvInstsZbs
✔ [76/108] Built LeanRV64D.RiscvInstsZfh
✔ [77/108] Built LeanRV64D.RiscvInstsZfa
✔ [78/108] Built LeanRV64D.RiscvInstsZbkb
✔ [79/108] Built LeanRV64D.RiscvInstsZicond
✔ [80/108] Built LeanRV64D.RiscvInstsVextUtils
✔ [81/108] Built LeanRV64D.RiscvInstsVextFpUtils
✔ [82/108] Built LeanRV64D.RiscvInstsVextVset
✔ [83/108] Built LeanRV64D.RiscvInstsVextArith
✔ [84/108] Built LeanRV64D.RiscvInstsVextFp
✔ [85/108] Built LeanRV64D.RiscvInstsVextMem
✔ [86/108] Built LeanRV64D.RiscvInstsVextMask
✔ [87/108] Built LeanRV64D.RiscvInstsVextVm
✔ [88/108] Built LeanRV64D.RiscvInstsVextFpVm
✔ [89/108] Built LeanRV64D.RiscvInstsVextRed
✔ [90/108] Built LeanRV64D.RiscvInstsVextFpRed
✔ [91/108] Built LeanRV64D.RiscvInstsZicbom
✔ [92/108] Built LeanRV64D.RiscvInstsZicboz
✔ [93/108] Built LeanRV64D.RiscvInstsZawrs
✔ [94/108] Built LeanRV64D.RiscvInstsZvkned
✔ [95/108] Built LeanRV64D.RiscvInstsZvknhab
✔ [96/108] Built LeanRV64D.RiscvInstsEnd
✔ [97/108] Built LeanRV64D.RiscvCsrEnd
✔ [98/108] Built LeanRV64D.RiscvStepCommon
✔ [99/108] Built LeanRV64D.RiscvStepExt
✔ [100/108] Built LeanRV64D.RiscvDecodeExt
✔ [101/108] Built LeanRV64D.RiscvFetchRvfi
✔ [102/108] Built LeanRV64D.RiscvFetch
✔ [103/108] Built LeanRV64D.RiscvStep
✔ [104/108] Built LeanRV64D.RiscvTermination
✔ [105/108] Built LeanRV64D.RiscvDeviceTree
✔ [106/108] Built LeanRV64D.Main
✔ [107/108] Built LeanRV64D
Build completed successfully.
