# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS" --include "../../../../OpenMIPS.srcs/sim_1/new" --include "../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0" \
"../../../../OpenMIPS.ip_user_files/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" \
"../../../../OpenMIPS.ip_user_files/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../OpenMIPS.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../OpenMIPS.ip_user_files/ip/rom0/sim/rom0.v" \
"../../../../OpenMIPS.srcs/sources_1/new/ddr/DDR2.v" \
"../../../../OpenMIPS.srcs/sources_1/new/GraphicsController.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/LLbit_reg.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/cp0_reg.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/ctrl.v" \
"../../../../OpenMIPS.srcs/sim_1/new/ddr2_model.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/div.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/ex.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/ex_mem.v" \
"../../../../OpenMIPS.srcs/sources_1/new/flash_rom.v" \
"../../../../OpenMIPS.srcs/sources_1/new/gpio/gpio_top.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/hilo_reg.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/id.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/id_ex.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/if_id.v" \
"../../../../OpenMIPS.srcs/sources_1/new/keyboard.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/mem.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/mem_wb.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/openmips.v" \
"../../../../OpenMIPS.srcs/sources_1/new/openmips_min_sopc.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/pc_reg.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/raminfr.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/regfile.v" \
"../../../../OpenMIPS.srcs/sources_1/new/seg8.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_debug_if.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_receiver.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_regs.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_rfifo.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_sync_flops.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_tfifo.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_top.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_transmitter.v" \
"../../../../OpenMIPS.srcs/sources_1/new/uart/uart_wb.v" \
"../../../../OpenMIPS.srcs/sources_1/new/vga1024x768.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v" \
"../../../../OpenMIPS.srcs/sources_1/new/wb_conmax/wb_conmax_top.v" \
"../../../../OpenMIPS.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v" \
"../../../../OpenMIPS.srcs/sim_1/new/openmips_min_sopc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
