Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Fri Apr 11 18:48:07 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 16 register/latch pins with no clock driven by: apb0/sLED_reg[15]_i_1/O and possible clock pin by: apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 8 register/latch pins with no clock driven by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q and possible clock pin by: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q 
 There are 32 register/latch pins with no clock driven by: n_0_11713_BUFG_inst/O and possible clock pin by: adderahb_if/r_reg[addr][2]/Q adderahb_if/r_reg[addr][3]/Q 
 There are 4 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 90 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 22 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 69 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.528      -41.883                     62                20204        0.044        0.000                      0                20204        3.000        0.000                       0                  8826  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk           {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.098        0.000                      0                   66        0.171        0.000                      0                   66        3.000        0.000                       0                  2101  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      17.845        0.000                       0                     2  
  CLKOUT0_1         5.118        0.000                      0                12972        0.044        0.000                      0                12972        8.750        0.000                       0                  6379  
  CLKOUT1          11.517        0.000                      0                  697        0.118        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1     clk                 0.616        0.000                      0                 2049        1.603        0.000                      0                 2049  
clk           CLKOUT0_1           3.233        0.000                      0                 2061        0.272        0.000                      0                 2061  
CLKOUT1       CLKOUT0_1           6.302        0.000                      0                  191        4.126        0.000                      0                  191  
CLKOUT0_1     CLKOUT1            -1.528      -40.811                     56                  103       14.504        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1                8.608        0.000                      0                 2226        1.199        0.000                      0                 2226  
**async_default**  CLKOUT0_1          CLKOUT1                 -0.182       -1.072                      6                    6       15.554        0.000                      0                    6  
**async_default**  CLKOUT0_1          clk                      0.575        0.000                      0                 2090        2.389        0.000                      0                 2090  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.098ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 3.905ns (43.866%)  route 4.997ns (56.134%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.810     5.169    io0/inst_top/inst_clk_divider/I1
    SLICE_X17Y17                                                      r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.456     5.625 r  io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]/Q
                         net (fo=18, routed)          0.990     6.614    io0/inst_top/inst_clk_divider/cnt44kHz_reg[0]
    SLICE_X19Y13         LUT3 (Prop_lut3_I0_O)        0.124     6.738 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_42/O
                         net (fo=1, routed)           0.512     7.251    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_42
    SLICE_X17Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.777 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.777    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_reg_i_24
    SLICE_X17Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_18/O[1]
                         net (fo=5, routed)           0.473     8.584    n_9_io0
    SLICE_X18Y13         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727     9.311 r  clk705kHzbuf_reg_i_9/O[1]
                         net (fo=1, routed)           0.577     9.889    io0/inst_top/inst_clk_divider/I14[1]
    SLICE_X16Y12         LUT2 (Prop_lut2_I1_O)        0.303    10.192 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_16/O
                         net (fo=1, routed)           0.000    10.192    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_16
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.742 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.742    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_reg_i_8
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.076 f  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg_i_5/O[1]
                         net (fo=3, routed)           0.835    11.911    io0/inst_top/inst_clk_divider/n_8_clk705kHzbuf_reg_i_5
    SLICE_X16Y11         LUT6 (Prop_lut6_I4_O)        0.303    12.214 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_3/O
                         net (fo=1, routed)           0.444    12.658    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_3
    SLICE_X16Y11         LUT6 (Prop_lut6_I0_O)        0.124    12.782 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_2/O
                         net (fo=1, routed)           1.165    13.947    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_2
    SLICE_X8Y31          LUT2 (Prop_lut2_I0_O)        0.124    14.071 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_i_1/O
                         net (fo=1, routed)           0.000    14.071    io0/inst_top/inst_clk_divider/n_2_clk705kHzbuf_i_1
    SLICE_X8Y31          FDCE                                         r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.682    14.867    io0/inst_top/inst_clk_divider/I1
    SLICE_X8Y31                                                       r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
                         clock pessimism              0.260    15.128    
                         clock uncertainty           -0.035    15.092    
    SLICE_X8Y31          FDCE (Setup_fdce_C_D)        0.077    15.169    io0/inst_top/inst_clk_divider/clk705kHzbuf_reg
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -14.071    
  -------------------------------------------------------------------
                         slack                                  1.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_top/inst_clk_divider/clk705kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.634     1.468    io0/inst_top/inst_clk_divider/I1
    SLICE_X8Y31                                                       r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  io0/inst_top/inst_clk_divider/clk705kHzbuf_reg/Q
                         net (fo=2, routed)           0.067     1.699    io0/inst_top/inst_clk_divider/clk705kHzbuf
    SLICE_X8Y31          FDCE                                         r  io0/inst_top/inst_clk_divider/clk705kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.907     1.976    io0/inst_top/inst_clk_divider/I1
    SLICE_X8Y31                                                       r  io0/inst_top/inst_clk_divider/clk705kHz_reg/C
                         clock pessimism             -0.508     1.468    
    SLICE_X8Y31          FDCE (Hold_fdce_C_D)         0.060     1.528    io0/inst_top/inst_clk_divider/clk705kHz_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155     10.000  7.845   BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y0   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.118ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][31]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.147ns  (logic 1.944ns (13.741%)  route 12.203ns (86.259%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.518ns = ( 28.518 - 20.000 ) 
    Source Clock Delay      (SCD):    9.019ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.631     9.019    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X44Y90                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     9.475 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[d][inst][0][31]/Q
                         net (fo=12, routed)          1.556    11.030    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r_reg[d][inst][0][31]
    SLICE_X42Y70         LUT3 (Prop_lut3_I2_O)        0.124    11.154 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][ctrl][inst][31]_i_2/O
                         net (fo=20, routed)          1.034    12.188    leon3gen.cpu[0].u0/leon3x0/p0/iu/O58
    SLICE_X37Y70         LUT6 (Prop_lut6_I5_O)        0.124    12.312 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rfa1][7]_i_2/O
                         net (fo=8, routed)           0.741    13.054    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rfa1][7]_i_2
    SLICE_X31Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.178 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rfa1][3]_i_1/O
                         net (fo=5, routed)           1.097    14.274    leon3gen.cpu[0].u0/leon3x0/p0/iu/rfa1[3]
    SLICE_X15Y71         LUT4 (Prop_lut4_I2_O)        0.124    14.398 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rsel1][1]_i_15/O
                         net (fo=1, routed)           0.661    15.059    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rsel1][1]_i_15
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    15.183 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rsel1][1]_i_13/O
                         net (fo=1, routed)           0.675    15.858    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rsel1][1]_i_13
    SLICE_X14Y71         LUT5 (Prop_lut5_I4_O)        0.124    15.982 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[a][rsel1][1]_i_9/O
                         net (fo=2, routed)           0.778    16.760    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[a][rsel1][1]_i_9
    SLICE_X38Y71         LUT6 (Prop_lut6_I1_O)        0.124    16.884 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][12]_i_9/O
                         net (fo=5, routed)           0.967    17.851    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][12]_i_9
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.124    17.975 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][12]_i_3/O
                         net (fo=5, routed)           0.445    18.420    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_2_r[f][pc][12]_i_3
    SLICE_X39Y74         LUT2 (Prop_lut2_I0_O)        0.124    18.544 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][11]_i_3/O
                         net (fo=13, routed)          1.045    19.589    leon3gen.cpu[0].u0/leon3x0/p0/iu/O47
    SLICE_X31Y74         LUT5 (Prop_lut5_I2_O)        0.124    19.713 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[f][pc][7]_i_1/O
                         net (fo=2, routed)           0.767    20.480    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/D[3]
    SLICE_X31Y83         LUT6 (Prop_lut6_I0_O)        0.124    20.604 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_46/O
                         net (fo=1, routed)           0.682    21.286    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/n_2_a9.x[0].r_i_46
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    21.410 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/a9.x[0].r_i_30/O
                         net (fo=10, routed)          1.756    23.166    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/ADDR[5]
    RAMB18_X1Y28         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.536    28.518    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/I2
    RAMB18_X1Y28                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r/CLKARDCLK
                         clock pessimism              0.413    28.931    
                         clock uncertainty           -0.082    28.849    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    28.283    leon3gen.cpu[0].u0/leon3x0/cmem0/ime.im0[1].idata0/xc2v.x0/a11.x[0].r
  -------------------------------------------------------------------
                         required time                         28.283    
                         arrival time                         -23.166    
  -------------------------------------------------------------------
                         slack                                  5.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 apb0/r_reg[pwdata][23]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mg2.sr1/r_reg[mcfg1][iows][3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.198%)  route 0.238ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.573ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.562     2.763    apb0/I2
    SLICE_X51Y92                                                      r  apb0/r_reg[pwdata][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     2.904 r  apb0/r_reg[pwdata][23]/Q
                         net (fo=12, routed)          0.238     3.142    mg2.sr1/O11[16]
    SLICE_X53Y95         FDRE                                         r  mg2.sr1/r_reg[mcfg1][iows][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.832     3.602    mg2.sr1/I1
    SLICE_X53Y95                                                      r  mg2.sr1/r_reg[mcfg1][iows][3]/C
                         clock pessimism             -0.573     3.028    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.070     3.098    mg2.sr1/r_reg[mcfg1][iows][3]
  -------------------------------------------------------------------
                         required time                         -3.098    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     20.000  17.424   RAMB36_X2Y18    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X70Y88    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X70Y88    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.517ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.053ns  (logic 1.702ns (21.136%)  route 6.351ns (78.864%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.105ns = ( 33.105 - 25.000 ) 
    Source Clock Delay      (SCD):    8.626ns = ( 13.626 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.719    13.626    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X86Y81                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y81         FDRE (Prop_fdre_C_Q)         0.456    14.082 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[speed][1]/Q
                         net (fo=34, routed)          2.665    16.747    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/speed
    SLICE_X78Y107        LUT4 (Prop_lut4_I1_O)        0.124    16.871 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_7/O
                         net (fo=22, routed)          1.234    18.105    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_7
    SLICE_X82Y107        LUT5 (Prop_lut5_I0_O)        0.150    18.255 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[retry_cnt][4]_i_3/O
                         net (fo=6, routed)           0.556    18.811    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[retry_cnt][4]_i_3
    SLICE_X81Y108        LUT6 (Prop_lut6_I4_O)        0.332    19.143 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_22/O
                         net (fo=1, routed)           0.665    19.808    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_22
    SLICE_X81Y108        LUT6 (Prop_lut6_I5_O)        0.124    19.932 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_16/O
                         net (fo=1, routed)           0.000    19.932    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_16
    SLICE_X81Y108        MUXF7 (Prop_muxf7_I1_O)      0.217    20.149 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][14]_i_3/O
                         net (fo=1, routed)           0.409    20.558    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][14]_i_3
    SLICE_X81Y109        LUT6 (Prop_lut6_I0_O)        0.299    20.857 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_1/O
                         net (fo=15, routed)          0.821    21.678    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][14]_i_1
    SLICE_X77Y108        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    28.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538    29.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    29.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    31.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.523 r  bufgclk45/O
                         net (fo=343, routed)         1.583    33.105    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X77Y108                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]/C
                         clock pessimism              0.383    33.489    
                         clock uncertainty           -0.089    33.400    
    SLICE_X77Y108        FDRE (Setup_fdre_C_CE)      -0.205    33.195    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][6]
  -------------------------------------------------------------------
                         required time                         33.195    
                         arrival time                         -21.678    
  -------------------------------------------------------------------
                         slack                                 11.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][10]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 8.404 - 5.000 ) 
    Source Clock Delay      (SCD):    2.577ns = ( 7.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.814ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.595     7.577    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X89Y78                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     7.718 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][6]/Q
                         net (fo=2, routed)           0.066     7.784    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_12_in
    SLICE_X88Y78         LUT6 (Prop_lut6_I0_O)        0.045     7.829 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][10]_i_1__0/O
                         net (fo=1, routed)           0.000     7.829    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][10]
    SLICE_X88Y78         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.865     8.404    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X88Y78                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][10]/C
                         clock pessimism             -0.814     7.590    
    SLICE_X88Y78         FDRE (Hold_fdre_C_D)         0.121     7.711    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][10]
  -------------------------------------------------------------------
                         required time                         -7.711    
                         arrival time                           7.829    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y2   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X88Y77    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X88Y77    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 io0/ADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.704ns (14.214%)  route 4.249ns (85.786%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -4.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    9.006ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.618     9.006    io0/I1
    SLICE_X51Y69                                                      r  io0/ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.456     9.462 f  io0/ADDR_reg[6]/Q
                         net (fo=24, routed)          1.483    10.945    io0/inst_top/inst_DAC_BUFFER/Q[6]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    11.069 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[0][15]_i_2__0/O
                         net (fo=16, routed)          1.332    12.401    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[0][15]_i_2__0
    SLICE_X74Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.525 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[4][15]_i_1/O
                         net (fo=16, routed)          1.434    13.959    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[4][15]_i_1
    SLICE_X86Y69         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.601    14.787    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X86Y69                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][4]/C
                         clock pessimism              0.173    14.960    
                         clock uncertainty           -0.180    14.779    
    SLICE_X86Y69         FDCE (Setup_fdce_C_CE)      -0.205    14.574    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][4]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  0.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 io0/ADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[72][11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.186ns (27.883%)  route 0.481ns (72.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.552     2.753    io0/I1
    SLICE_X52Y77                                                      r  io0/ADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y77         FDRE (Prop_fdre_C_Q)         0.141     2.894 f  io0/ADDR_reg[1]/Q
                         net (fo=640, routed)         0.235     3.130    io0/inst_top/inst_DAC_BUFFER/Q[1]
    SLICE_X53Y75         LUT6 (Prop_lut6_I4_O)        0.045     3.175 r  io0/inst_top/inst_DAC_BUFFER/Memory_array[72][15]_i_1/O
                         net (fo=16, routed)          0.246     3.420    io0/inst_top/inst_DAC_BUFFER/n_2_Memory_array[72][15]_i_1
    SLICE_X56Y76         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[72][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.820     1.889    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X56Y76                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[72][11]/C
                         clock pessimism             -0.235     1.653    
                         clock uncertainty            0.180     1.834    
    SLICE_X56Y76         FDCE (Hold_fdce_C_CE)       -0.016     1.818    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[72][11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           3.420    
  -------------------------------------------------------------------
                         slack                                  1.603    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[127][7]/CE
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        10.052ns  (logic 0.930ns (9.252%)  route 9.122ns (90.748%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.653ns = ( 28.653 - 20.000 ) 
    Source Clock Delay      (SCD):    5.157ns = ( 15.157 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    13.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.798    15.157    io0/inst_top/inst_clk_divider/I1
    SLICE_X29Y27                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.456    15.613 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          3.169    18.782    io0/inst_ADC_TOP/inst_Buffer/I5
    SLICE_X34Y35         LUT5 (Prop_lut5_I3_O)        0.119    18.901 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[97][15]_i_2/O
                         net (fo=16, routed)          2.415    21.316    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[97][15]_i_2
    SLICE_X28Y37         LUT5 (Prop_lut5_I4_O)        0.355    21.671 r  io0/inst_ADC_TOP/inst_Buffer/Memory_array[127][15]_i_1__0/O
                         net (fo=17, routed)          3.537    25.208    io0/inst_ADC_TOP/inst_Buffer/n_2_Memory_array[127][15]_i_1__0
    SLICE_X48Y37         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[127][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.671    28.653    io0/inst_ADC_TOP/inst_Buffer/I1
    SLICE_X48Y37                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[127][7]/C
                         clock pessimism              0.173    28.826    
                         clock uncertainty           -0.180    28.646    
    SLICE_X48Y37         FDCE (Setup_fdce_C_CE)      -0.205    28.441    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[127][7]
  -------------------------------------------------------------------
                         required time                         28.441    
                         arrival time                         -25.208    
  -------------------------------------------------------------------
                         slack                                  3.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 io0/inst_top/inst_clk_divider/clk44kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 0.186ns (7.387%)  route 2.332ns (92.613%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.672ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.628     1.462    io0/inst_top/inst_clk_divider/I1
    SLICE_X29Y27                                                      r  io0/inst_top/inst_clk_divider/clk44kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  io0/inst_top/inst_clk_divider/clk44kHz_reg/Q
                         net (fo=14, routed)          2.332     3.935    io0/inst_ADC_TOP/I5
    SLICE_X35Y33         LUT3 (Prop_lut3_I0_O)        0.045     3.980 r  io0/inst_ADC_TOP/lastwrite_i_1/O
                         net (fo=1, routed)           0.000     3.980    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X35Y33         FDRE                                         r  io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.902     3.672    io0/inst_ADC_TOP/inst_Buffer/I1
    SLICE_X35Y33                                                      r  io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg/C
                         clock pessimism             -0.235     3.436    
                         clock uncertainty            0.180     3.616    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.091     3.707    io0/inst_ADC_TOP/inst_Buffer/lastwrite_reg
  -------------------------------------------------------------------
                         required time                         -3.707    
                         arrival time                           3.980    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.597ns  (logic 1.200ns (13.958%)  route 7.397ns (86.042%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.590ns = ( 28.590 - 20.000 ) 
    Source Clock Delay      (SCD):    8.635ns = ( 13.635 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.659    10.018    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    10.106 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.704    11.810    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.906 r  bufgclk45/O
                         net (fo=343, routed)         1.728    13.635    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X87Y89                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456    14.091 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/Q
                         net (fo=19, routed)          2.914    17.004    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[12]
    SLICE_X70Y95         LUT6 (Prop_lut6_I1_O)        0.124    17.128 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][2]_i_17/O
                         net (fo=1, routed)           0.670    17.798    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[edclrstate][2]_i_17
    SLICE_X70Y95         LUT6 (Prop_lut6_I5_O)        0.124    17.922 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][2]_i_10/O
                         net (fo=1, routed)           0.803    18.726    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[edclrstate][2]_i_10
    SLICE_X70Y97         LUT2 (Prop_lut2_I1_O)        0.124    18.850 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][2]_i_5/O
                         net (fo=2, routed)           1.113    19.962    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[edclrstate][2]_i_5
    SLICE_X75Y93         LUT5 (Prop_lut5_I1_O)        0.124    20.086 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][2]_i_2/O
                         net (fo=2, routed)           1.440    21.527    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[edclrstate][2]_i_2
    SLICE_X84Y98         LUT6 (Prop_lut6_I4_O)        0.124    21.651 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][13]_i_7/O
                         net (fo=1, routed)           0.457    22.108    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_2_FSM_onehot_r[edclrstate][13]_i_7
    SLICE_X84Y96         LUT6 (Prop_lut6_I5_O)        0.124    22.232 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[edclrstate][13]_i_1/O
                         net (fo=1, routed)           0.000    22.232    eth0.e1/m100.u0/ethc0/n_84_rx_rmii1.rx0
    SLICE_X84Y96         FDRE                                         r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.607    28.590    eth0.e1/m100.u0/ethc0/I1
    SLICE_X84Y96                                                      r  eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][13]/C
                         clock pessimism              0.173    28.763    
                         clock uncertainty           -0.310    28.453    
    SLICE_X84Y96         FDRE (Setup_fdre_C_D)        0.081    28.534    eth0.e1/m100.u0/ethc0/FSM_onehot_r_reg[edclrstate][13]
  -------------------------------------------------------------------
                         required time                         28.534    
                         arrival time                         -22.232    
  -------------------------------------------------------------------
                         slack                                  6.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.126ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[write]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.135%)  route 0.149ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.644ns
    Source Clock Delay      (SCD):    2.583ns = ( 7.583 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.563     6.396    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.601     7.583    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X83Y87                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[write]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y87         FDRE (Prop_fdre_C_Q)         0.128     7.711 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[write]/Q
                         net (fo=7, routed)           0.149     7.860    eth0.e1/m100.u0/ethc0/rxo[write]
    SLICE_X82Y88         FDRE                                         r  eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.874     3.644    eth0.e1/m100.u0/ethc0/I1
    SLICE_X82Y88                                                      r  eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]/C
                         clock pessimism             -0.235     3.408    
                         clock uncertainty            0.310     3.718    
    SLICE_X82Y88         FDRE (Hold_fdre_C_D)         0.016     3.734    eth0.e1/m100.u0/ethc0/r_reg[rxwrite][0]
  -------------------------------------------------------------------
                         required time                         -3.734    
                         arrival time                           7.860    
  -------------------------------------------------------------------
                         slack                                  4.126    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           56  Failing Endpoints,  Worst Slack       -1.528ns,  Total Violation      -40.811ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.504ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.528ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 2.081ns (41.407%)  route 2.945ns (58.593%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 13.110 - 5.000 ) 
    Source Clock Delay      (SCD):    9.096ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.708     9.096    eth0.e1/m100.u0/ethc0/I1
    SLICE_X72Y86                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.456     9.552 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][0]/Q
                         net (fo=5, routed)           1.284    10.835    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[0]
    SLICE_X75Y105        LUT6 (Prop_lut6_I1_O)        0.124    10.959 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_8/O
                         net (fo=1, routed)           0.000    10.959    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][8]_i_8
    SLICE_X75Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.491 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.714    12.206    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X77Y107        LUT2 (Prop_lut2_I1_O)        0.425    12.631 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.280    12.911    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_FSM_onehot_r[main_state][6]_i_3
    SLICE_X77Y107        LUT6 (Prop_lut6_I0_O)        0.327    13.238 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    13.238    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r[cnt][3]_i_4
    SLICE_X77Y107        MUXF7 (Prop_muxf7_I1_O)      0.217    13.455 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.667    14.121    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_2_r_reg[cnt][3]_i_1
    SLICE_X81Y109        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.588    13.110    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X81Y109                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]/C
                         clock pessimism              0.173    13.284    
                         clock uncertainty           -0.310    12.974    
    SLICE_X81Y109        FDRE (Setup_fdre_C_CE)      -0.380    12.594    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][0]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -14.121    
  -------------------------------------------------------------------
                         slack                                 -1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.504ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns = ( 8.406 - 5.000 ) 
    Source Clock Delay      (SCD):    2.797ns = ( 22.797 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.596    22.797    eth0.e1/m100.u0/ethc0/I1
    SLICE_X81Y84                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    22.938 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][29]/Q
                         net (fo=1, routed)           0.112    23.050    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[29]
    SLICE_X81Y85         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.867     8.406    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X81Y85                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]/C
                         clock pessimism             -0.235     8.171    
                         clock uncertainty            0.310     8.480    
    SLICE_X81Y85         FDRE (Hold_fdre_C_D)         0.066     8.546    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][29]
  -------------------------------------------------------------------
                         required time                         -8.546    
                         arrival time                          23.050    
  -------------------------------------------------------------------
                         slack                                 14.504    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[19][14]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 0.574ns (5.332%)  route 10.192ns (94.668%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.670ns = ( 28.670 - 20.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.633     9.021    rst0/I1
    SLICE_X15Y81                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=280, routed)         1.076    10.553    rst0/O1
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.118    10.671 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4841, routed)        9.115    19.786    io0/inst_ADC_TOP/inst_Buffer/reset_in
    SLICE_X9Y42          FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[19][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    23.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.705    24.890    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.973 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.918    26.891    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    26.982 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.688    28.670    io0/inst_ADC_TOP/inst_Buffer/I1
    SLICE_X9Y42                                                       r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[19][14]/C
                         clock pessimism              0.413    29.083    
                         clock uncertainty           -0.082    29.001    
    SLICE_X9Y42          FDCE (Recov_fdce_C_CLR)     -0.607    28.394    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[19][14]
  -------------------------------------------------------------------
                         required time                         28.394    
                         arrival time                         -19.786    
  -------------------------------------------------------------------
                         slack                                  8.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            adderahb_if/ahb_reg_reg[A][22]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.189ns (17.678%)  route 0.880ns (82.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.594ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.802ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.566     2.767    rst0/I1
    SLICE_X15Y81                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.141     2.908 r  rst0/async.rstoutl_reg/Q
                         net (fo=280, routed)         0.506     3.415    rst0/O1
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.048     3.463 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4841, routed)        0.374     3.836    adderahb_if/reset_in
    SLICE_X44Y78         FDCE                                         f  adderahb_if/ahb_reg_reg[A][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.903     1.972    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.824     3.594    adderahb_if/I2
    SLICE_X44Y78                                                      r  adderahb_if/ahb_reg_reg[A][22]/C
                         clock pessimism             -0.802     2.791    
    SLICE_X44Y78         FDCE (Remov_fdce_C_CLR)     -0.154     2.637    adderahb_if/ahb_reg_reg[A][22]
  -------------------------------------------------------------------
                         required time                         -2.637    
                         arrival time                           3.836    
  -------------------------------------------------------------------
                         slack                                  1.199    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            6  Failing Endpoints,  Worst Slack       -0.182ns,  Total Violation       -1.072ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.554ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.575ns (16.333%)  route 2.946ns (83.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.132ns = ( 13.132 - 5.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.633     9.021    rst0/I1
    SLICE_X15Y81                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=280, routed)         1.960    11.436    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I84
    SLICE_X80Y84         LUT2 (Prop_lut2_I1_O)        0.119    11.555 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.986    12.541    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X86Y93         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683     8.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.538     9.724    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.807 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.625    11.432    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.523 r  bufgclk45/O
                         net (fo=343, routed)         1.609    13.132    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X86Y93                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.173    13.305    
                         clock uncertainty           -0.310    12.995    
    SLICE_X86Y93         FDCE (Recov_fdce_C_CLR)     -0.636    12.359    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                         -12.541    
  -------------------------------------------------------------------
                         slack                                 -0.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.554ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.115ns  (logic 0.189ns (16.957%)  route 0.926ns (83.043%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns = ( 8.416 - 5.000 ) 
    Source Clock Delay      (SCD):    2.763ns = ( 22.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558    20.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629    21.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.562    22.763    eth0.e1/m100.u0/ethc0/I1
    SLICE_X65Y84                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141    22.904 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.500    23.405    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X80Y84         LUT2 (Prop_lut2_I0_O)        0.048    23.453 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.425    23.878    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X87Y93         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.833     6.902    clk_IBUF_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.877     8.416    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X87Y93                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]/C
                         clock pessimism             -0.235     8.181    
                         clock uncertainty            0.310     8.490    
    SLICE_X87Y93         FDCE (Remov_fdce_C_CLR)     -0.166     8.324    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.324    
                         arrival time                          23.878    
  -------------------------------------------------------------------
                         slack                                 15.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[108][14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.574ns (12.523%)  route 4.010ns (87.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    9.021ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.832     5.191    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.279 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.291    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.387 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        1.633     9.021    rst0/I1
    SLICE_X15Y81                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.456     9.477 r  rst0/async.rstoutl_reg/Q
                         net (fo=280, routed)         1.076    10.553    rst0/O1
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.118    10.671 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4841, routed)        2.933    13.604    io0/inst_top/inst_DAC_BUFFER/reset_in
    SLICE_X85Y59         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[108][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        1.608    14.794    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X85Y59                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[108][14]/C
                         clock pessimism              0.173    14.967    
                         clock uncertainty           -0.180    14.786    
    SLICE_X85Y59         FDCE (Recov_fdce_C_CLR)     -0.607    14.179    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[108][14]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -13.604    
  -------------------------------------------------------------------
                         slack                                  0.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.389ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[77][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.189ns (14.540%)  route 1.111ns (85.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.629     1.463    clkgen0/xc7l.v/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6377, routed)        0.566     2.767    rst0/I1
    SLICE_X15Y81                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDCE (Prop_fdce_C_Q)         0.141     2.908 r  rst0/async.rstoutl_reg/Q
                         net (fo=280, routed)         0.506     3.415    rst0/O1
    SLICE_X36Y86         LUT1 (Prop_lut1_I0_O)        0.048     3.463 f  rst0/r[imask][0][15]_i_1/O
                         net (fo=4841, routed)        0.604     4.067    io0/inst_top/inst_DAC_BUFFER/reset_in
    SLICE_X55Y76         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[77][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=2093, routed)        0.819     1.888    io0/inst_top/inst_DAC_BUFFER/I2
    SLICE_X55Y76                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[77][11]/C
                         clock pessimism             -0.235     1.652    
                         clock uncertainty            0.180     1.833    
    SLICE_X55Y76         FDCE (Remov_fdce_C_CLR)     -0.154     1.679    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[77][11]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           4.067    
  -------------------------------------------------------------------
                         slack                                  2.389    





