// NVIDIA Streamline (DLSS Super Resolution / DLAA) integration for the D3D12 backend.
// The SDK is optional at build time (GX_STREAMLINE); at run time the signed sl.interposer.dll next
// to the executable is loaded and D3D12/DXGI creation goes through its proxies so Streamline can
// manage the swap chain and command lists. Everything degrades to the native path when
// unavailable.
// SPDX-License-Identifier: GPL-2.0-or-later
#pragma once
#include <cstdint>
#include <string>

struct ID3D12Device;
struct ID3D12Resource;
struct ID3D12GraphicsCommandList;
struct IDXGIAdapter;

namespace gx {

enum class DlssMode : int { Off = 0, DLAA = 1, Quality = 2, Balanced = 3, Performance = 4, UltraPerformance = 5 };
const char* dlss_mode_name(DlssMode m);

namespace streamline {

// Loads the interposer and initialises Streamline with DLSS requested. Must run before any
// DXGI/D3D12 call. Returns false (with a logged reason) when Streamline cannot be used.
// The frame generation plugin is loaded only when load_frame_generation is set: loaded but unused,
// it stalled the render thread for about 200 ms when the first match started (measured 09-29).
bool init(const std::wstring& exe_dir, bool load_frame_generation);
// True when frame generation was left unloaded this session because it was off at startup; turning
// it on takes effect at the next start.
bool frame_generation_deferred();
void shutdown();
// A resource exception can also escape from the interposer's DXGI Present.
// Stop optional driver effects before the renderer submits another frame.
void disable_after_resource_error(const char* message);
// The final process-exit path. Streamline's NGX unload can deadlock on this driver even
// after GPU idle; the OS reclaims the interposer at process termination.
void shutdown_for_process_exit();
bool available();
// True only when the signed RR plugin loaded and Streamline reports it supported on the active GPU.
// This does not mean RR is running; the renderer must supply its traced input and guide buffers.
bool ray_reconstruction_available();

// D3D/DXGI creation proxies (fall back to the system functions when Streamline is off).
long create_dxgi_factory2(uint32_t flags, const void* riid, void** out);
long d3d12_create_device(void* adapter, int feature_level, const void* riid, void** out);
// True once creating the device through Streamline faulted; Streamline is then off for the run.
bool device_faulted();
void set_device(ID3D12Device* device);
// The driver's own interface behind a Streamline proxy (device, command list), for code that talks
// to NVIDIA NGX directly. Returns the argument unchanged when Streamline is not in use. Borrowed: the
// proxy keeps it alive.
void* native_interface(void* proxy);
bool dlss_supported(IDXGIAdapter* adapter);

// Per-mode optimal render size for an output size. Returns false when DLSS is unavailable.
bool dlss_optimal_size(DlssMode mode, uint32_t out_w, uint32_t out_h, uint32_t* render_w, uint32_t* render_h,
                       uint32_t* min_w, uint32_t* min_h, uint32_t* max_w, uint32_t* max_h);
bool dlss_set_options(DlssMode mode, uint32_t out_w, uint32_t out_h, bool color_is_hdr = false);
// Creates the DLSS feature ahead of its first use (a menu frame), so the first match does not stall.
void dlss_allocate(ID3D12GraphicsCommandList* list);

// Frame flow on the render thread: new_frame() -> set_constants() -> ... draws ... -> evaluate().
struct FrameConstants {
  float projection[16];       // row-major clip = P * view (as the vertex shader dots rows with the position)
  float jitter_x, jitter_y;   // pixel-space jitter applied to this frame's projection
  uint32_t render_w, render_h;
  bool reset;                 // no relation to the previous frame (scene cut, first frame)
  bool orthographic;
};
void new_frame(uint32_t frame_index);
bool set_constants(const FrameConstants& c);
struct EvaluateInputs {
  ID3D12Resource* color_in; uint32_t color_state;      // render-resolution jittered color
  ID3D12Resource* depth; uint32_t depth_state;
  ID3D12Resource* mvec; uint32_t mvec_state;           // pixel-space motion vectors (previous - current)
  ID3D12Resource* hud_mask = nullptr; uint32_t hud_mask_state = 0;   // 1 = flat 2D (HUD): keep no history
  ID3D12Resource* color_out; uint32_t out_state;       // output-resolution result (UAV capable)
  uint32_t in_left, in_top, in_w, in_h;                // extent within the render-resolution textures
  uint32_t out_w, out_h;
};
bool evaluate(ID3D12GraphicsCommandList* list, const EvaluateInputs& in);
struct RayReconstructionInputs {
  ID3D12Resource* color_in = nullptr; uint32_t color_state = 0;
  ID3D12Resource* depth = nullptr; uint32_t depth_state = 0;
  ID3D12Resource* mvec = nullptr; uint32_t mvec_state = 0;
  ID3D12Resource* albedo = nullptr; uint32_t albedo_state = 0;
  ID3D12Resource* specular_albedo = nullptr; uint32_t specular_albedo_state = 0;
  ID3D12Resource* normal_roughness = nullptr; uint32_t normal_roughness_state = 0;
  ID3D12Resource* color_out = nullptr; uint32_t out_state = 0;
  uint32_t in_left = 0, in_top = 0, in_w = 0, in_h = 0;
  uint32_t out_w = 0, out_h = 0;
};
bool evaluate_ray_reconstruction(ID3D12GraphicsCommandList* list, const RayReconstructionInputs& in);
// DLSS Frame Generation and Reflex (NVIDIA, RTX 40+ for frame generation). Call on the presenting
// thread. Frame generation needs the upscaler running (it reuses DLSS's depth and motion vectors)
// and always runs with Reflex on, as NVIDIA requires.
bool frame_generation_available();
bool reflex_available();
void frame_generation_after_present(); // query asynchronous DLSS-G state on the presenting thread
// Maximum inserted-frame count reported by the driver (1 means 2x, 5 means 6x). It is 1 until
// Streamline's first present-thread capability query has completed.
uint32_t frame_generation_max_multiplier();
bool frame_generation_capabilities_queried();
bool frame_generation_dynamic_supported();   // whether DLSSGMode::eDynamic (an auto-picked multiplier) is offered
// mode: 0 off, 1–3 fixed 2x–4x, 4 Dynamic, 5 fixed 5x, 6 fixed 6x.
void set_frame_generation(int mode, uint32_t render_w, uint32_t render_h, uint32_t output_w, uint32_t output_h,
                          uint32_t backbuffer_count, uint32_t backbuffer_format, uint32_t motion_format, uint32_t depth_format);
// Loading-screen preparation: allocates frame generation's resources for `mode`, then leaves
// generation off with the resources kept, so the first match does not stall. False when unavailable.
bool frame_generation_prepare(ID3D12GraphicsCommandList* list, int mode, uint32_t render_w, uint32_t render_h,
                              uint32_t output_w, uint32_t output_h, uint32_t backbuffer_count,
                              uint32_t backbuffer_format, uint32_t motion_format, uint32_t depth_format);
void set_reflex(int mode);   // 0 off, 1 low latency, 2 low latency + boost
// Reflex's measured render latency (simulation start to GPU finished), averaged over the recent frame
// reports, in milliseconds; 0 when Reflex has no report yet. Refreshed by update_reflex_stats().
// Populated whether or not Reflex's low-latency mode is on: the PC Latency markers run every frame
// regardless (see pcl_marker), so this keeps working running plain Native.
float reflex_latency_ms();
// Where that time goes, each stage's share in milliseconds, same averaging and same availability as
// reflex_latency_ms(). Sums to close to the total (osRenderQueue and driver overlap the others a
// little, which NVIDIA's own report structure allows for).
struct ReflexBreakdown { float sim = 0, render_submit = 0, driver = 0, os_queue = 0, gpu_render = 0; };
ReflexBreakdown reflex_breakdown();
void update_reflex_stats();
// Reflex latency markers for the current frame token (0 sim start, 1 sim end, 2 render submit
// start, 3 render submit end, 4 present start, 5 present end). No-op without a token or Reflex.
void pcl_marker(int marker);
void log_frame_generation();   // diagnostic: status and frames presented per rendered frame
// Halton (2,3) jitter for a frame index, centred, in pixels.
void jitter(uint32_t index, float* jx, float* jy);

}  // namespace streamline
}  // namespace gx
