Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct 16 15:50:48 2019
| Host         : omareldash-localdomain running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_methodology -file zynq_wrapper_methodology_drc_routed.rpt -rpx zynq_wrapper_methodology_drc_routed.rpx
| Design       : zynq_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 20
+---------+----------+--------------------------------------------+------------+
| Rule    | Severity | Description                                | Violations |
+---------+----------+--------------------------------------------+------------+
| SYNTH-6 | Warning  | Timing of a block RAM might be sub-optimal | 20         |
+---------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[0].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[1].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[2].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[3].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[4].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[5].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[6].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/PE_GENBLK[7].u_PE/pe_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/pool_DUT/pool_fifo/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/u_serdes/data_fifo/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/PU_GEN[0].u_PU/u_wb/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/OUTPUT_BUFFER_GEN[0].outbuf_iwidth/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/buffer_read/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/buffer_read/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/stream_fifo/mem_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/stream_fifo/mem_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#20 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance accelerator/mem_ctrl_top/u_axim/AXI_GEN[0].u_axim/write_buf/fifo_buffer/mem_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>


