;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-121
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 0, @200
	SUB <0, @2
	DJN 0, @200
	DJN 0, @200
	JMP 11, 22
	ADD <-30, 9
	SUB 0, @2
	MOV -1, <-20
	DJN <127, 106
	ADD 210, 30
	SUB @127, 106
	JMZ -7, @-20
	SUB @127, 106
	JMP 11, 22
	CMP @-127, 100
	SUB -207, <-121
	SPL <0, #2
	SUB @0, @2
	JMN <1, #2
	ADD <-30, 9
	ADD <-30, 9
	SUB @127, 106
	SUB @127, 106
	SLT #270, <8
	ADD <-30, 9
	SUB 300, 90
	DAT #30, #9
	SPL 700
	SLT @-127, 100
	JMP 0, <2
	ADD 210, 30
	SUB 60, 5
	ADD 3, 21
	MOV -7, <-20
	SLT #270, <8
	MOV -1, <-20
	ADD 30, 9
	MOV -1, <-20
	SUB -207, <-121
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
	CMP -207, <-121
	MOV -1, <-20
