C,W,T,Registers,L1(Dcache),L2,Mapping,ALUs,occupancy_width,occupancy_depth,total_occupancy,greedy_thruput_desired_depth
8,2,8,32,32,2,CM,128,1.0,1.0,1.0,39.1425
8,8,4,64,32,2,CM,128,1.0,1.0,1.0,78.285
8,4,4,32,32,2,TM,128,1.0,1.0,1.0,78.285
8,4,8,64,32,2,TM,256,1.0,1.0,1.0,78.285
8,8,2,32,32,2,TM,64,1.0,1.0,1.0,78.285
8,8,4,64,32,2,TM,128,1.0,1.0,1.0,78.285
8,16,2,64,32,2,TM,64,1.0,1.0,1.0,78.285
16,2,4,32,64,2,TM,128,1.0,1.0,1.0,39.1425
16,2,8,64,64,2,TM,256,1.0,1.0,1.0,39.1425
16,4,2,32,64,2,TM,128,1.0,1.0,1.0,78.285
16,4,4,64,64,2,TM,256,1.0,1.0,1.0,78.285
16,8,2,64,64,2,TM,128,1.0,1.0,1.0,78.285
8,2,16,64,32,2,TM,256,1.0,1.0,1.0,39.1425
8,2,8,32,32,2,TM,128,1.0,1.0,1.0,39.1425
8,8,2,32,32,2,CM,64,1.0,1.0,1.0,78.285
8,8,8,128,32,2,CM,256,1.0,1.0,1.0,78.285
8,2,16,64,32,2,CM,256,1.0,1.0,1.0,39.1425
8,16,2,64,32,2,CM,64,1.0,1.0,1.0,78.285
8,16,4,128,32,2,CM,128,1.0,1.0,1.0,78.285
8,32,2,128,32,2,CM,64,1.0,1.0,1.0,78.285
16,2,4,32,64,2,CM,128,1.0,1.0,1.0,39.1425
16,2,8,64,64,2,CM,256,1.0,1.0,1.0,39.1425
16,4,2,32,64,2,CM,128,1.0,1.0,1.0,78.285
16,4,4,64,64,2,CM,256,1.0,1.0,1.0,78.285
16,8,2,64,64,2,CM,128,1.0,1.0,1.0,78.285
16,8,4,128,64,2,CM,256,1.0,1.0,1.0,78.285
16,16,2,128,64,2,CM,128,1.0,1.0,1.0,78.285
16,16,4,256,64,2,CM,256,1.0,1.0,1.0,78.285
8,4,8,64,32,2,CM,256,1.0,1.0,1.0,78.285
8,4,4,32,32,2,CM,128,1.0,1.0,1.0,78.285
16,32,2,256,64,2,CM,128,1.0,1.0,1.0,78.285
