# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {CPU_tb_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.CPU_tb xil_defaultlib.glbl 
# Start time: 19:07:58 on Apr 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.CPU_tb(fast)
# Loading work.CPU(fast)
# Loading work.PC_module(fast)
# Loading work.PM_module(fast)
# Loading work.Register_file(fast)
# Loading work.ImmExtend(fast)
# Loading work.control(fast)
# Loading work.ALU_control(fast)
# Loading work.ALU(fast)
# Loading work.DM_module(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'instruction'. The port definition is at: ../../../../../rtl/control.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /CPU_tb/cpu/ctrl File: ../../../../../rtl/CPU.v Line: 89
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $finish    : ../../../../../tb/tb_CPU.v(171)
#    Time: 125 ns  Iteration: 0  Instance: /CPU_tb
# 1
# Break in Module CPU_tb at ../../../../../tb/tb_CPU.v line 171
