Layer Pairs Export File for PCB: C:\Git\Fairwaves\xtrx-hardware\Carrier Boards\PCIeX4_1XTRX_FE\v1.3\x4to1XTRXv13.PcbDoc
LayersSetName=Top_Bot_Plated_Thru_Holes|DrillFile=x4to1xtrxv13-plated.txt|DrillLayers=gtl,g1,g2,gbl
LayersSetName=Top_Bot_NonPlated_Thru_Holes|DrillFile=x4to1xtrxv13-nonplated.txt|DrillLayers=gtl,g1,g2,gbl
