Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/ --output-directory=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/ --report-file=bsf:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.qsys
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_stream [altera_pll 13.1]
Progress: Parameterizing module pll_stream
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding timing_adapter_0 [timing_adapter 13.1]
Progress: Parameterizing module timing_adapter_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding clock_bridge_148_5 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_148_5
Progress: Adding pll_sdram [altera_pll 13.1]
Progress: Parameterizing module pll_sdram
Progress: Adding LOG_Generate_0 [LOG_Generate 1.0]
Progress: Parameterizing module LOG_Generate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_sdram: Able to implement PLL with user settings
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a ready latency of 1, while the sink has 0. Avalon Streaming Transform will be executed.
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a empty signal of 2 bits, but the sink does not. Avalon Streaming Transform will be executed.
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/ --output-directory=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.html --report-file=sopcinfo:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.sopcinfo --report-file=cmp:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.cmp --report-file=qip:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/soc_system.qip --report-file=svd --report-file=regmap:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/soc_system.regmap --report-file=debuginfo:F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system.qsys --language=VERILOG
Progress: Loading hardware/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_stream [altera_pll 13.1]
Progress: Parameterizing module pll_stream
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Adding alt_vip_tpg_0 [alt_vip_tpg 13.1]
Progress: Parameterizing module alt_vip_tpg_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 13.1]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding timing_adapter_0 [timing_adapter 13.1]
Progress: Parameterizing module timing_adapter_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 13.1]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding clock_bridge_148_5 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_148_5
Progress: Adding pll_sdram [altera_pll 13.1]
Progress: Parameterizing module pll_sdram
Progress: Adding LOG_Generate_0 [LOG_Generate 1.0]
Progress: Parameterizing module LOG_Generate_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.pll_stream: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: soc_system.pll_stream: Able to implement PLL - Actual settings differ from Requested settings
Warning: soc_system.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, D:/altera/13.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: soc_system.pll_sdram: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_sdram: Able to implement PLL with user settings
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a ready latency of 1, while the sink has 0. Avalon Streaming Transform will be executed.
Info: soc_system.LOG_Generate_0.dout/timing_adapter_0.in: The source has a empty signal of 2 bits, but the sink does not. Avalon Streaming Transform will be executed.
Warning: soc_system.pll_stream: pll_stream.locked must be exported, or connected to a matching conduit.
Warning: soc_system.pll_sdram: pll_sdram.locked must be exported, or connected to a matching conduit.
Warning: soc_system.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 32 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 7 connections
Info: merlin_translator_transform: After transform: 7 modules, 13 connections
Info: merlin_domain_transform: After transform: 15 modules, 52 connections
Info: merlin_router_transform: After transform: 19 modules, 64 connections
Info: merlin_traffic_limiter_transform: After transform: 21 modules, 72 connections
Info: merlin_burst_transform: After transform: 23 modules, 78 connections
Info: merlin_network_to_switch_transform: After transform: 30 modules, 94 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src0 and cmd_xbar_mux.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src0 and cmd_xbar_mux.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src1 and cmd_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux.src0 and rsp_xbar_mux.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux.src1 and rsp_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src1 and rsp_xbar_mux_001.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 38 modules, 134 connections
Info: limiter_update_transform: After transform: 38 modules, 136 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 42 modules, 183 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 37 connections
Info: merlin_initial_interconnect_transform: After transform: 5 modules, 7 connections
Info: merlin_translator_transform: After transform: 7 modules, 13 connections
Info: merlin_domain_transform: After transform: 13 modules, 44 connections
Info: merlin_router_transform: After transform: 17 modules, 56 connections
Info: merlin_burst_transform: After transform: 18 modules, 59 connections
Info: merlin_network_to_switch_transform: After transform: 25 modules, 73 connections
Info: merlin_width_transform: After transform: 31 modules, 91 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 34 modules, 122 connections
Info: merlin_hierarchy_transform: After transform: 14 modules, 41 connections
Info: merlin_mm_transform: After transform: 14 modules, 41 connections
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 16 modules, 43 connections
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Warning: avalon_st_adapter.data_format_adapter_0: Input has empty signal, but output does not. This may result in loss of empty information
Info: com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform: After transform: 17 modules, 46 connections
Info: reset_adaptation_transform: After transform: 22 modules, 56 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: pll_stream: "soc_system" instantiated altera_pll "pll_stream"
Info: sdram: Starting RTL generation for module 'soc_system_sdram'
Info: sdram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=soc_system_sdram --dir=C:/Users/NIUBIL~1/AppData/Local/Temp/alt6127_3001875732285980644.dir/0002_sdram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/NIUBIL~1/AppData/Local/Temp/alt6127_3001875732285980644.dir/0002_sdram_gen//soc_system_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'soc_system_sdram'
Info: sdram: "soc_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: alt_vip_tpg_0: "soc_system" instantiated alt_vip_tpg "alt_vip_tpg_0"
Info: alt_vip_vfr_0: "soc_system" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: timing_adapter_0: Starting generation. 
Info: timing_adapter_0: "soc_system" instantiated timing_adapter "timing_adapter_0"
Info: alt_vip_mix_0: "soc_system" instantiated alt_vip_mix "alt_vip_mix_0"
Info: alt_vip_itc_0: "soc_system" instantiated alt_vip_itc "alt_vip_itc_0"
Info: pll_sdram: "soc_system" instantiated altera_pll "pll_sdram"
Info: LOG_Generate_0: "soc_system" instantiated LOG_Generate "LOG_Generate_0"
Info: pipeline_bridge_swap_transform: After transform: 37 modules, 130 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 130 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 37 modules, 130 connections
Info: mm_interconnect_0: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: pipeline_bridge_swap_transform: After transform: 29 modules, 85 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 85 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 29 modules, 85 connections
Info: mm_interconnect_1: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 6 connections
Info: No custom instruction connections, skipping transform 
Info: avalon_st_adapter: "soc_system" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: dout_wdata_muxinst: "alt_vip_tpg_0" instantiated alt_cusp_muxfast4 "dout_wdata_muxinst"
Info: dout: "alt_vip_tpg_0" instantiated alt_avalon_st_output "dout"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: pc_hold_trigger_muxinst: "alt_vip_tpg_0" instantiated alt_cusp_muxhot16 "pc_hold_trigger_muxinst"
Info: pc: "alt_vip_tpg_0" instantiated alt_pc "pc"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: fu_id_546_id_623: "alt_vip_tpg_0" instantiated alt_au "fu_id_546_id_623"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: write_wire_2_comb_id_873: "alt_vip_tpg_0" instantiated alt_reg "write_wire_2_comb_id_873"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: clocksource: "alt_vip_tpg_0" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: to_output: "alt_vip_mix_0" instantiated alt_fifo "to_output"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: ispreviousendpacket_reg_d_muxinst: "alt_vip_mix_0" instantiated alt_cusp_muxbin2 "ispreviousendpacket_reg_d_muxinst"
Info: din_0: "alt_vip_mix_0" instantiated alt_avalon_st_input "din_0"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: control: "alt_vip_mix_0" instantiated alt_avalon_mm_mem_slave "control"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: fu_id_4422_line469_65: "alt_vip_mix_0" instantiated alt_cmp "fu_id_4422_line469_65"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/alt_cusp131_package.vhd
Info: alt_vip_mix_0_control_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "alt_vip_mix_0_control_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: alt_vip_mix_0_control_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "alt_vip_mix_0_control_translator_avalon_universal_slave_0_agent"
Info: alt_vip_mix_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "alt_vip_mix_0_control_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent"
Info: addr_router: "mm_interconnect_1" instantiated altera_merlin_router "addr_router"
Info: addr_router_002: "mm_interconnect_1" instantiated altera_merlin_router "addr_router_002"
Info: id_router: "mm_interconnect_1" instantiated altera_merlin_router "id_router"
Info: cmd_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/DE1_SoC_85K/SoC_training/VIP_demo/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: data_format_adapter_0: Starting generation. 
Info: data_format_adapter_0: "avalon_st_adapter" instantiated data_format_adapter "data_format_adapter_0"
Info: timing_adapter_0: Starting generation. 
Info: timing_adapter_0_fifo: Starting generation. 
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 56 modules, 162 files, 7728894 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
