
---------- Begin Simulation Statistics ----------
final_tick                               7635495165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59336                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733440                       # Number of bytes of host memory used
host_op_rate                                    59337                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34654.26                       # Real time elapsed on the host
host_tick_rate                              220333531                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2056261378                       # Number of instructions simulated
sim_ops                                    2056264227                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.635495                       # Number of seconds simulated
sim_ticks                                7635495165000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            58.758313                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              231530810                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           394039240                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         56068346                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        290283347                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          76102994                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       76901589                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          798595                       # Number of indirect misses.
system.cpu0.branchPred.lookups              448900379                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      5413221                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           382                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         32586990                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 395108640                       # Number of branches committed
system.cpu0.commit.bw_lim_events             69426291                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2180691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      170342237                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2045208001                       # Number of instructions committed
system.cpu0.commit.committedOps            2045210031                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4758241997                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.429825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.266589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3855699960     81.03%     81.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    528360472     11.10%     92.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    105170531      2.21%     94.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    127072313      2.67%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28831789      0.61%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20290190      0.43%     98.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10630033      0.22%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     12760418      0.27%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     69426291      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4758241997                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        31                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls           107677904                       # Number of function calls committed.
system.cpu0.commit.int_insts               2018775693                       # Number of committed integer instructions.
system.cpu0.commit.loads                    599520384                       # Number of loads committed
system.cpu0.commit.membars                    2177168                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2177171      0.11%      0.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1061092119     51.88%     51.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5907345      0.29%     52.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1087453      0.05%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             2      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             4      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     52.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      599520762     29.31%     81.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     375425150     18.36%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           19      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2045210031                       # Class of committed instruction
system.cpu0.commit.refs                     974945935                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2045208001                       # Number of Instructions Simulated
system.cpu0.committedOps                   2045210031                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.466705                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.466705                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            320724878                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             23617856                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           224963129                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2281520302                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              2715362348                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1729279658                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              32620055                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             29493121                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7718114                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  448900379                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                361171456                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1925600392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             20647460                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2345219342                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           13                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              112202826                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.029396                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        2824003051                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         307633804                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.153574                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4805705053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.488111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.769791                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2993877919     62.30%     62.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1463001324     30.44%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               223982043      4.66%     97.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90595875      1.89%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19604497      0.41%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9254766      0.19%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  537996      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3761185      0.08%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1089448      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4805705053                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       28                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu0.idleCycles                    10465260676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            32813441                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               418313027                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.141646                       # Inst execution rate
system.cpu0.iew.exec_refs                  1018458133                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 382576625                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               23853052                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            643032456                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            497931                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         21602219                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           396344275                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2215549433                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            635881508                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         15486794                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2163071848                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 24008                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            114446683                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              32620055                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            115100313                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1364839                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        73315980                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        38488                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2174851                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     43512069                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20918711                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         38488                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2119444                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      30693997                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                818030159                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2149931242                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.805346                       # average fanout of values written-back
system.cpu0.iew.wb_producers                658797063                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140786                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2149970570                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2613764202                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1406166931                       # number of integer regfile writes
system.cpu0.ipc                              0.133928                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.133928                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2178213      0.10%      0.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1145465269     52.58%     52.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             5908222      0.27%     52.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1088095      0.05%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  2      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  4      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           640252276     29.39%     82.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          383666540     17.61%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              4      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2178558646                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 65                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           31                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                31                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   15804847                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007255                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 897796      5.68%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               9354759     59.19%     64.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              5552289     35.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2192185246                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9183733625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2149931211                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2385927256                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2211875536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2178558646                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3673897                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      170339367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          5106502                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1493206                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     78548811                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4805705053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.453328                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.770669                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3202164066     66.63%     66.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1203222288     25.04%     91.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          283860789      5.91%     97.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75611829      1.57%     99.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           28713249      0.60%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7793434      0.16%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3529626      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             696805      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112967      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4805705053                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.142660                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         51760860                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        30643584                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           643032456                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          396344275                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1051                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu0.numCycles                     15270965729                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      285383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              142008855                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1326340656                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2270240                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              2759295223                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              63987474                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   11                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2737085050                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2259669381                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1482021096                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1691063243                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              20573443                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              32620055                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             90029352                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               155680420                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               28                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2737085022                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      90688325                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            497545                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24270584                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        497542                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6904354519                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4478568027                       # The number of ROB writes
system.cpu0.timesIdled                      119176744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1040                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.616576                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                 526891                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups              528919                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              684                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted           527720                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               614                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            902                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             288                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 530078                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           187                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              477                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    527972                       # Number of branches committed
system.cpu1.commit.bw_lim_events               281582                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            923                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1768                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3684997                       # Number of instructions committed
system.cpu1.commit.committedOps               3685282                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     22198916                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.043674                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     21464003     96.69%     96.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       170144      0.77%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        50709      0.23%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        63720      0.29%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        35100      0.16%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        46435      0.21%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        13232      0.06%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        73991      0.33%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       281582      1.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     22198916                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                1219                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3684548                       # Number of committed integer instructions.
system.cpu1.commit.loads                      1051272                       # Number of loads committed
system.cpu1.commit.membars                        392                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          392      0.01%      0.01% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         1582839     42.95%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             21      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              42      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     42.96% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1051459     28.53%     71.49% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1050517     28.51%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3685282                       # Class of committed instruction
system.cpu1.commit.refs                       2101988                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3684997                       # Number of Instructions Simulated
system.cpu1.committedOps                      3685282                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.036570                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.036570                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             21000990                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  207                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              526232                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               3689201                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   92116                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  1015585                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   602                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  509                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                90279                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                     530078                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     3733                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     22171638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  343                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                       3693649                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                   1618                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.023829                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             27124                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            527505                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.166046                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          22199572                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.166418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.644948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                20060498     90.36%     90.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 1603914      7.22%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   15653      0.07%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   19528      0.09%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  499508      2.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     382      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      26      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            22199572                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          45169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 514                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                  528122                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.165721                       # Inst execution rate
system.cpu1.iew.exec_refs                     2102272                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1050769                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                2817605                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1051623                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               635                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              399                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1050913                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            3687051                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1051503                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              292                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              3686419                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                  8818                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                 1160                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   602                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                31003                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          351                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          197                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          270                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect           244                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2930508                       # num instructions consuming a value
system.cpu1.iew.wb_count                      3686116                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.593859                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1740309                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.165707                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       3686244                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 5261670                       # number of integer regfile reads
system.cpu1.int_regfile_writes                2108200                       # number of integer regfile writes
system.cpu1.ipc                              0.165657                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165657                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              516      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              1583744     42.96%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  22      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   42      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     42.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1051779     28.53%     71.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1050596     28.50%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3686711                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     190479                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.051666                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     41      0.02%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 38417     20.17%     20.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               152018     79.81%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               3876659                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          29763447                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      3686104                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          3688808                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   3686020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  3686711                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               1031                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           108                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     22199572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.166071                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.750953                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20680291     93.16%     93.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             693346      3.12%     96.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             280232      1.26%     97.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              82854      0.37%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             198446      0.89%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             211935      0.95%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              36397      0.16%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              16070      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       22199572                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.165734                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              129                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores               3                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1051623                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1050913                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    124                       # number of misc regfile reads
system.cpu1.numCycles                        22244741                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                 14702746125                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                2872671                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2107235                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                127715                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                  165320                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    78                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups              5261582                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               3687799                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            2108974                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  1032433                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17986218                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   602                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18116227                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1739                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         5261570                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         12319                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               465                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   573930                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           465                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    25603760                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7374756                       # The number of ROB writes
system.cpu1.timesIdled                            828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.559738                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 526448                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              528776                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              579                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           527344                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               685                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            857                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             172                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 529561                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          122                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           168                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              414                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    527759                       # Number of branches committed
system.cpu2.commit.bw_lim_events               280739                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1364                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3684243                       # Number of instructions committed
system.cpu2.commit.committedOps               3684515                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     21945817                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.167891                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.048830                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     21209788     96.65%     96.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       170596      0.78%     97.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        50997      0.23%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        64485      0.29%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        34472      0.16%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        47267      0.22%     98.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        13976      0.06%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        73497      0.33%     98.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       280739      1.28%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     21945817                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                1175                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3683807                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1051177                       # Number of loads committed
system.cpu2.commit.membars                        383                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          383      0.01%      0.01% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         1582219     42.94%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1051345     28.53%     71.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1050493     28.51%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3684515                       # Class of committed instruction
system.cpu2.commit.refs                       2101850                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3684243                       # Number of Instructions Simulated
system.cpu2.committedOps                      3684515                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.968319                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.968319                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             20741624                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  169                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              526087                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               3688009                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   89402                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1026054                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   524                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  283                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                88798                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                     529561                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     3780                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     21921386                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  271                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       3690759                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                   1378                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.024083                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             24291                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            527133                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.167848                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          21946402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.168199                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.648312                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                19809712     90.26%     90.26% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 1602217      7.30%     97.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   15273      0.07%     97.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   18794      0.09%     97.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  500024      2.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     291      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      27      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      62      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            21946402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          42337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 422                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  527903                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.167602                       # Inst execution rate
system.cpu2.iew.exec_refs                     2102099                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1050703                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                2747090                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1051545                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               529                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              397                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1050835                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            3685880                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1051396                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              225                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              3685346                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  7993                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 4041                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   524                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                32139                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          368                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          162                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          232                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect           190                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2930108                       # num instructions consuming a value
system.cpu2.iew.wb_count                      3685068                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.593627                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1739390                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.167589                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       3685181                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5260455                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2107343                       # number of integer regfile writes
system.cpu2.ipc                              0.167551                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.167551                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              492      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              1582831     42.95%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   42      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     42.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1051631     28.53%     71.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1050542     28.50%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3685571                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     190793                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.051768                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     41      0.02%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 40074     21.00%     21.03% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               150675     78.97%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               3875857                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          29508316                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      3685056                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          3687233                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   3684964                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  3685571                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                916                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1364                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            52                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          638                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     21946402                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167935                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.755508                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           20427714     93.08%     93.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             693472      3.16%     96.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             281707      1.28%     97.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3              81735      0.37%     97.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             195795      0.89%     98.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             212177      0.97%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              37200      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              16601      0.08%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       21946402                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167612                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              329                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              81                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1051545                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1050835                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu2.numCycles                        21988739                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                 14703001139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                2802767                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2106668                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                123868                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  161744                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                  1644                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups              5260437                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               3686558                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            2108050                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1042299                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              17798272                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   524                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17923464                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1382                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         5260425                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         15604                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               388                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   559279                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           388                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    25350372                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7372343                       # The number of ROB writes
system.cpu2.timesIdled                            684                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.569699                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 526425                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              528700                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              610                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           527170                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               666                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            855                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             189                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 529377                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          127                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           169                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              421                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    527712                       # Number of branches committed
system.cpu3.commit.bw_lim_events               283887                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1525                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3684137                       # Number of instructions committed
system.cpu3.commit.committedOps               3684399                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     22359083                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.164783                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.041113                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     21628831     96.73%     96.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       166564      0.74%     97.48% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        49312      0.22%     97.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        63085      0.28%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        35804      0.16%     98.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        46554      0.21%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        12448      0.06%     98.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        72598      0.32%     98.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       283887      1.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     22359083                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                1169                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3683715                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1051158                       # Number of loads committed
system.cpu3.commit.membars                        370                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          370      0.01%      0.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1582143     42.94%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             21      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              42      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     42.95% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1051327     28.53%     71.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1050484     28.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3684399                       # Class of committed instruction
system.cpu3.commit.refs                       2101823                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3684137                       # Number of Instructions Simulated
system.cpu3.committedOps                      3684399                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.081864                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.081864                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             21174599                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  191                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              526070                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               3687833                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   90687                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1001756                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   532                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  343                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                92113                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                     529377                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     3729                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     22333065                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  286                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                       3690576                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                   1442                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.023626                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             25900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            527091                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.164711                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          22359687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.165079                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.642443                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                20222100     90.44%     90.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 1603009      7.17%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   15641      0.07%     97.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   19455      0.09%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  499141      2.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     256      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      30      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       2      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            22359687                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          46735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 440                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  527878                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.164476                       # Inst execution rate
system.cpu3.iew.exec_refs                     2102068                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1050695                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                2790072                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1051567                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               529                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              346                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1050840                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            3685925                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1051373                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              227                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              3685325                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  8840                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                 4188                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   532                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                34550                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked           13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          409                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          175                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          223                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect           217                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  2927325                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3685074                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.594456                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1740166                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.164465                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3685188                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5260396                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2107399                       # number of integer regfile writes
system.cpu3.ipc                              0.164423                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.164423                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              479      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              1582846     42.95%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  21      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   42      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     42.96% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1051613     28.53%     71.50% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1050539     28.50%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3685552                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     193357                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.052464                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     41      0.02%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 39378     20.37%     20.39% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               153935     79.61%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               3878415                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          29924127                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3685062                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          3687440                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   3685020                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  3685552                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                905                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            60                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     22359687                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.164830                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.748763                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           20845954     93.23%     93.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             689105      3.08%     96.31% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             275480      1.23%     97.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3              81934      0.37%     97.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             202358      0.91%     98.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             213923      0.96%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              35895      0.16%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              15036      0.07%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       22359687                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.164486                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              266                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              69                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1051567                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1050840                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu3.numCycles                        22406422                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                 14702583667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                2849545                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2106611                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                132416                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  164636                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   342                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups              5260440                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               3686579                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            2108099                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1019676                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              18179443                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   532                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             18312212                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1488                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         5260428                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13086                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               377                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   588246                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           378                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    25760522                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7372452                       # The number of ROB writes
system.cpu3.timesIdled                            718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    132902919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     265801741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11714                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4076                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    177914582                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     91315895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    355838452                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       91319971                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          128629829                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5983467                       # Transaction distribution
system.membus.trans_dist::CleanEvict        126915202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              447                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            276                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4272501                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4272484                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     128629829                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    398704054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              398704054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8888689920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8888689920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              678                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         132903072                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               132903072    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           132903072                       # Request fanout histogram
system.membus.respLayer1.occupancy       709173362000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        324400073501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                127                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           64                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    119125687914.062500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   522213777633.007202                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           56     87.50%     87.50% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      1.56%     89.06% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      1.56%     90.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      1.56%     92.19% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      1.56%     93.75% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4.5e+11-5e+11            1      1.56%     95.31% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::9e+11-9.5e+11            1      1.56%     96.88% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            2      3.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 3676369508500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             64                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    11451138500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 7624044026500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         2874                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2874                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         2874                       # number of overall hits
system.cpu2.icache.overall_hits::total           2874                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          906                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           906                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          906                       # number of overall misses
system.cpu2.icache.overall_misses::total          906                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     43191500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     43191500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     43191500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     43191500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         3780                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         3780                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         3780                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         3780                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.239683                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.239683                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.239683                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.239683                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 47672.737307                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 47672.737307                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 47672.737307                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 47672.737307                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          173                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          819                       # number of writebacks
system.cpu2.icache.writebacks::total              819                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           56                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          850                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          850                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          850                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          850                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     39609000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     39609000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     39609000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     39609000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.224868                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.224868                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.224868                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.224868                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 46598.823529                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46598.823529                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 46598.823529                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46598.823529                       # average overall mshr miss latency
system.cpu2.icache.replacements                   819                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         2874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2874                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          906                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     43191500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     43191500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         3780                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         3780                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.239683                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.239683                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 47672.737307                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 47672.737307                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           56                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          850                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          850                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     39609000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     39609000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.224868                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.224868                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 46598.823529                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46598.823529                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.998136                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               3724                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              850                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.381176                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        456815000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.998136                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             8410                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            8410                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       239053                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          239053                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       239053                       # number of overall hits
system.cpu2.dcache.overall_hits::total         239053                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1862344                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1862344                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1862344                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1862344                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 356825781490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 356825781490                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 356825781490                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 356825781490                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      2101397                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2101397                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      2101397                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2101397                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.886241                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.886241                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.886241                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.886241                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 191600.360347                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 191600.360347                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 191600.360347                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 191600.360347                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1307                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.350000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        65623                       # number of writebacks
system.cpu2.dcache.writebacks::total            65623                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1730725                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1730725                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1730725                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1730725                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       131619                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       131619                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       131619                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       131619                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  30374490000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  30374490000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  30374490000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  30374490000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.062634                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.062634                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.062634                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.062634                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 230775.875823                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 230775.875823                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 230775.875823                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 230775.875823                       # average overall mshr miss latency
system.cpu2.dcache.replacements                131239                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       224510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         224510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       826586                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       826586                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 131152995500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 131152995500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1051096                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1051096                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.786404                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.786404                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 158668.300092                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 158668.300092                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       760627                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       760627                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        65959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        65959                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  15419630500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15419630500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.062753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.062753                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 233775.989630                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 233775.989630                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data        14543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         14543                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1035758                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1035758                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 225672785990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 225672785990                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1050301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1050301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.986153                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.986153                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 217881.769670                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 217881.769670                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       970098                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       970098                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        65660                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65660                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14954859500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14954859500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062515                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062515                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 227762.100213                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 227762.100213                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          145                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          108                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2132000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2132000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.426877                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.426877                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19740.740741                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19740.740741                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           60                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1168500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.189723                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.189723                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 24343.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24343.750000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          104                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          104                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           77                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       459000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       459000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          181                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.425414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.425414                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5961.038961                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5961.038961                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           76                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       393000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       393000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.419890                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.419890                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5171.052632                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5171.052632                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           48                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             48                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          120                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          120                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       566500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       566500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          168                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.714286                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.714286                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  4720.833333                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  4720.833333                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          120                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       446500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       446500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.714286                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  3720.833333                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3720.833333                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.738873                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             371279                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           131677                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.819619                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        456826500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.738873                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.866840                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.866840                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          4335675                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         4335675                       # Number of data accesses
system.cpu3.numPwrStateTransitions                125                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           63                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    121013142928.571426                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   526188228202.224121                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           55     87.30%     87.30% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      1.59%     88.89% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      1.59%     90.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      1.59%     92.06% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      1.59%     93.65% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4.5e+11-5e+11            1      1.59%     95.24% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::9e+11-9.5e+11            1      1.59%     96.83% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            2      3.17%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        36000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 3676369433000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             63                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    11667160500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 7623828004500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         2806                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2806                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         2806                       # number of overall hits
system.cpu3.icache.overall_hits::total           2806                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          923                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           923                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          923                       # number of overall misses
system.cpu3.icache.overall_misses::total          923                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     43846500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43846500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     43846500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43846500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         3729                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         3729                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         3729                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         3729                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.247519                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.247519                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.247519                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.247519                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47504.333694                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47504.333694                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47504.333694                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47504.333694                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          839                       # number of writebacks
system.cpu3.icache.writebacks::total              839                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           53                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           53                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          870                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          870                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          870                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          870                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     40940500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     40940500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     40940500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     40940500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.233307                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.233307                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.233307                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.233307                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 47058.045977                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47058.045977                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 47058.045977                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47058.045977                       # average overall mshr miss latency
system.cpu3.icache.replacements                   839                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         2806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2806                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          923                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          923                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     43846500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43846500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         3729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         3729                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.247519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.247519                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47504.333694                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47504.333694                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           53                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          870                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     40940500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     40940500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.233307                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.233307                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 47058.045977                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47058.045977                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.998111                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               3676                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              870                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             4.225287                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        463995000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.998111                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.968691                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.968691                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             8328                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            8328                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data       219513                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          219513                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data       219513                       # number of overall hits
system.cpu3.dcache.overall_hits::total         219513                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1881894                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1881894                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1881894                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1881894                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 363988178989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 363988178989                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 363988178989                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 363988178989                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      2101407                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2101407                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      2101407                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2101407                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.895540                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.895540                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.895540                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.895540                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 193415.877296                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 193415.877296                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 193415.877296                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 193415.877296                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          869                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.071429                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        65600                       # number of writebacks
system.cpu3.dcache.writebacks::total            65600                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1750258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1750258                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1750258                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1750258                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       131636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       131636                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       131636                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       131636                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30976970500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30976970500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30976970500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30976970500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.062642                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.062642                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.062642                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.062642                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 235322.939773                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 235322.939773                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 235322.939773                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 235322.939773                       # average overall mshr miss latency
system.cpu3.dcache.replacements                131218                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       207764                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         207764                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       843344                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       843344                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 135474854000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 135474854000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      1051108                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1051108                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.802338                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.802338                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 160640.087556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 160640.087556                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       777395                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       777395                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        65949                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        65949                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  15938513500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15938513500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.062742                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.062742                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 241679.381037                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 241679.381037                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        11749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11749                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1038550                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1038550                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 228513324989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 228513324989                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1050299                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1050299                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.988814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.988814                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 220031.125116                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 220031.125116                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       972863                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       972863                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        65687                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65687                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15038457000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15038457000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062541                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062541                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 228941.145128                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 228941.145128                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          134                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          108                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      2460500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2460500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.446281                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.446281                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22782.407407                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22782.407407                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           61                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1463500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.194215                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.194215                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31138.297872                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31138.297872                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          101                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          101                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           78                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       543500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       543500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          179                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.435754                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.435754                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6967.948718                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6967.948718                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           78                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           78                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       473500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       473500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.435754                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.435754                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6070.512821                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6070.512821                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       103500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       103500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        95500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           50                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             50                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          119                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          119                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       721500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       721500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          169                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.704142                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.704142                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6063.025210                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6063.025210                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          119                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          119                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       602500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       602500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.704142                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.704142                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5063.025210                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5063.025210                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.182569                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             351735                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           131677                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.671195                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        464006500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.182569                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.818205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.818205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4335671                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4335671                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    23782416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   36704252.679242                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        70000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     75443000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7635352470500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    142694500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    248624446                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       248624446                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    248624446                       # number of overall hits
system.cpu0.icache.overall_hits::total      248624446                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst    112547010                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total     112547010                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst    112547010                       # number of overall misses
system.cpu0.icache.overall_misses::total    112547010                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 7483371370496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 7483371370496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 7483371370496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 7483371370496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    361171456                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    361171456                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    361171456                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    361171456                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.311617                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.311617                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.311617                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.311617                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66491.072224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66491.072224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66491.072224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66491.072224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3710                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          257                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    19.769231                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks    105359877                       # number of writebacks
system.cpu0.icache.writebacks::total        105359877                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7187101                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7187101                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7187101                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7187101                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst    105359909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total    105359909                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst    105359909                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total    105359909                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 6958572890998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 6958572890998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 6958572890998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 6958572890998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.291717                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.291717                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.291717                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.291717                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66045.737483                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66045.737483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66045.737483                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66045.737483                       # average overall mshr miss latency
system.cpu0.icache.replacements             105359877                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    248624446                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      248624446                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst    112547010                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total    112547010                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 7483371370496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 7483371370496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    361171456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    361171456                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.311617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.311617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66491.072224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66491.072224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7187101                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7187101                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst    105359909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total    105359909                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 6958572890998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 6958572890998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.291717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.291717                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66045.737483                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66045.737483                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          353984355                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs        105359909                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.359763                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        827702821                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       827702821                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    816499090                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       816499090                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    816499090                       # number of overall hits
system.cpu0.dcache.overall_hits::total      816499090                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    117399084                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     117399084                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    117399084                       # number of overall misses
system.cpu0.dcache.overall_misses::total    117399084                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6951559448599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6951559448599                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6951559448599                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6951559448599                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    933898174                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    933898174                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    933898174                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    933898174                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.125709                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.125709                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.125709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.125709                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 59213.063780                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59213.063780                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 59213.063780                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59213.063780                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    129980909                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          286                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2008798                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    64.705814                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.333333                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14139444                       # number of writebacks
system.cpu0.dcache.writebacks::total         14139444                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     45236996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     45236996                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     45236996                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     45236996                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     72162088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     72162088                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     72162088                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     72162088                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 4749036119384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 4749036119384                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 4749036119384                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 4749036119384                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.077270                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.077270                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.077270                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.077270                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 65810.680525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65810.680525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 65810.680525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65810.680525                       # average overall mshr miss latency
system.cpu0.dcache.replacements              72161778                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    471249718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      471249718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     87225385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     87225385                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5796477672000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5796477672000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    558475103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    558475103                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.156185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156185                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66454.022209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66454.022209                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24705432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24705432                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     62519953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     62519953                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 4486933252500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 4486933252500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.111948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.111948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 71768.020243                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71768.020243                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    345249372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     345249372                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     30173699                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     30173699                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1155081776599                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1155081776599                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    375423071                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    375423071                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.080373                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.080373                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38281.079711                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38281.079711                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20531564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20531564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9642135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9642135                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 262102866884                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 262102866884                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27183.073757                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27183.073757                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1222                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          928                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          928                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65107000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65107000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431628                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431628                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70158.405172                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70158.405172                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          910                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          910                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       709000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       709000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008372                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 39388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          109                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       744000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       744000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6825.688073                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6825.688073                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          109                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       640000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       640000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051954                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051954                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5871.559633                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5871.559633                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        26000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            337                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           45                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           45                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       428000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          382                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.117801                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.117801                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  9511.111111                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  9511.111111                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           45                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           45                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       383000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       383000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.117801                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.117801                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  8511.111111                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  8511.111111                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          888664934                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         72162044                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.314853                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999999                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1939967652                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1939967652                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26841553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18172197                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 562                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  60                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 498                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  18                       # number of demand (read+write) hits
system.l2.demand_hits::total                 45015430                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26841553                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18172197                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                562                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 54                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                488                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 60                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                498                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 18                       # number of overall hits
system.l2.overall_hits::total                45015430                       # number of overall hits
system.l2.demand_misses::.cpu0.inst          78518356                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          53989433                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            131250                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            131289                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               372                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            131288                       # number of demand (read+write) misses
system.l2.demand_misses::total              132902769                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst         78518356                       # number of overall misses
system.l2.overall_misses::.cpu0.data         53989433                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              419                       # number of overall misses
system.l2.overall_misses::.cpu1.data           131250                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              362                       # number of overall misses
system.l2.overall_misses::.cpu2.data           131289                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              372                       # number of overall misses
system.l2.overall_misses::.cpu3.data           131288                       # number of overall misses
system.l2.overall_misses::total             132902769                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 6504399371000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 4445169623500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     36324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  30516656000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     32498000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  30174916500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     33685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  30778374000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11041141448000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 6504399371000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 4445169623500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     36324000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  30516656000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     32498000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  30174916500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     33685000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  30778374000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11041141448000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst       105359909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        72161630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             981                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          131304                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          131349                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          131306                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            177918199                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst      105359909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       72161630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            981                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         131304                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         131349                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         131306                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           177918199                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.745239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.748174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.427115                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.999589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.425882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.999543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.427586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.999863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.746988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.745239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.748174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.427115                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.999589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.425882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.999543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.427586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.999863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82839.220054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 82334.067548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86692.124105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 232507.855238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89773.480663                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 229835.831639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90551.075269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 234434.022911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83076.835276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82839.220054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 82334.067548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86692.124105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 232507.855238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89773.480663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 229835.831639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90551.075269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 234434.022911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83076.835276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5983467                       # number of writebacks
system.l2.writebacks::total                   5983467                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             96                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             98                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 455                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            96                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            98                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                455                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst     78518345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     53989431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       131203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       131240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       131245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         132902314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst     78518345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     53989431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       131203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       131240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       131245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        132902314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 5719215459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3905275152501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     26616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  29201297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     22672500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  28858827500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     24326001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  29462784500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 9712087135502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 5719215459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3905275152501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     26616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  29201297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     22672500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  28858827500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     24326001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  29462784500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9712087135502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.745239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.748174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.316004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.999231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.312941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.999170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.314943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.999535                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.746985                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.745239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.748174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.316004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.999231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.312941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.999170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.314943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.999535                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.746985                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72839.225776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 72334.067616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85859.677419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 222565.772124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85234.962406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 219893.534746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 88781.025547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 224486.909978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73076.885144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72839.225776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 72334.067616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85859.677419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 222565.772124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85234.962406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 219893.534746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 88781.025547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 224486.909978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73076.885144                       # average overall mshr miss latency
system.l2.replacements                      195835036                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14336310                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14336310                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14336310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14336310                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    105357276                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        105357276                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    105357276                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    105357276                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     28383296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      28383296                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              25                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 34                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       209500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.272727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.346154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.137931                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.395349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11638.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10166.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3388.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7955.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       355000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        63000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       681000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.272727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.346154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.137931                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.395349                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19722.222222                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20029.411765                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.133333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.482143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       221500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        39000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        82500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       544000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.133333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.482143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20148.148148                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          5566197                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5566207                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4075737                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          65580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65584                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4272486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 188714783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14882574000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14855053000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14939011000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  233391421000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      9641934                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        65590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        65583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        65586                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9838693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.422709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.999924                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.999954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.999970                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.434253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 46302.002067                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 226920.393383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 226518.039036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 227784.383386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54626.608724                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4075736                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        65580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65584                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4272485                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 147957360501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  14226724000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  14199253000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  14283171000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 190666508501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.422709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.999924                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.999954                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.999970                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.434253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 36301.998093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 216920.393383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 216518.039036                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 217784.383386                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 44626.606881                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26841553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           488                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           498                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26843101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst     78518356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          372                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         78519509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 6504399371000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     36324000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     32498000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     33685000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 6504501878000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst    105359909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          850                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total      105362610                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.745239                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.427115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.425882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.427586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.745231                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82839.220054                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86692.124105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89773.480663                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90551.075269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82839.309120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           314                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst     78518345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     78519195                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 5719215459000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     26616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     22672500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     24326001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 5719289074001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.745239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.316004                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.312941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.314943                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72839.225776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85859.677419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85234.962406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 88781.025547                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72839.374805                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12606000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           57                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12606122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49913696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        65665                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        65709                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        65704                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        50110774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 4256454840500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15634082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15319863500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15839363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4303248149000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     62519696                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        65714                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        65766                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        65720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      62716896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.798368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.999254                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.999133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.999757                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.799000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85276.290510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 238088.509861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 233147.110746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 241071.517716                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85874.709279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           47                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           49                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           43                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     49913695                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        65618                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        65660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        65661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50110634                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3757317792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14974573000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14659574500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15179613500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3802131553000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.798368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.998539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.998388                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.999102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.798997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75276.290245                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 228208.311744                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 223264.917758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 231181.576583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75874.744530                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            24                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.722222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.791667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       249500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       364500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.722222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.791667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19192.307692                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19184.210526                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999987                       # Cycle average of tags in use
system.l2.tags.total_refs                   327447035                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 195835105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.672055                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.246740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       27.052008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.655859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.015334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.015017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.014858                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.316355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.422688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.260248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3042481969                       # Number of tag accesses
system.l2.tags.data_accesses               3042481969                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst    5025174080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3455323520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       8396992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         17024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       8399360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         17536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       8399680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         8505748032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst   5025174080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        17024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    5025228480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    382941888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       382941888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst       78518345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       53989430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         131203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         131240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         131245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           132902313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5983467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5983467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        658133359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        452534308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             2598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          1099731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          1100041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst             2297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          1100083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1113974647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    658133359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         2598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst         2297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        658140484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50152856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50152856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50152856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       658133359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       452534308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            2598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         1099731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         1100041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst            2297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         1100083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1164127503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    459431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples  78518345.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  47875873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    131151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    131212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    131226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020982756750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           253334653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             432812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   132902313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5983467                       # Number of write requests accepted
system.mem_ctrls.readBursts                 132902313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5983467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6113656                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5524036                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7105102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1130798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          15492919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          20998921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12621740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          19075397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7823240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          10277963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2873797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            585723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1148106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2766331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6022750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2344131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         11487948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5033791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            25012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1908930690250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               633943285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4286218009000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15056.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33806.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 84779113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  421340                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.71                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             132902313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5983467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                81370935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                35627969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7519176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1133947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  679678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   55616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   85398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  105593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   95082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  31270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  14350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  14711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  14494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  14369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  14649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  14335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  13912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  13395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     42047590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.682286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.910814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.995339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12297726     29.25%     29.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     19338527     45.99%     75.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4449529     10.58%     85.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2638942      6.28%     92.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1399233      3.33%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1122072      2.67%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       256410      0.61%     98.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        40669      0.10%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       504482      1.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     42047590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    4467.042495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    342.547662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5749.051242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16532     58.25%     58.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.02%     58.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            9      0.03%     58.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           77      0.27%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119          132      0.47%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143          628      2.21%     61.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         1683      5.93%     67.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         1942      6.84%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1006      3.54%     77.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          526      1.85%     79.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          197      0.69%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          382      1.35%     81.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          873      3.08%     84.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335         1180      4.16%     88.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359         2619      9.23%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          532      1.87%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           55      0.19%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.575285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25569     90.10%     90.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              330      1.16%     91.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2454      8.65%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             8114474048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               391273984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29401536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              8505748032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            382941888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1062.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1113.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7635495097000                       # Total gap between requests
system.mem_ctrls.avgGap                      54976.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst   5025174080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3064055872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      8393664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        17024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      8397568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        17536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      8398464                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29401536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 658133358.925386786461                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 401291049.995707750320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2598.390748899125                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1099295.306802803883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2229.586900668281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1099806.603046942037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2296.642145801162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1099923.949725924525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3850639.069850029889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst     78518345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     53989430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       131203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       131240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          274                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       131245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5983467                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 2482566768000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1732474183750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     13576500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23741874250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     11507250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  23396547250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     12803000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24000749000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 196394479895250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31617.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32089.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43795.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data    180955.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43260.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data    178272.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     46726.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data    182869.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32822856.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          86250228960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          45843064905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        230354799780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1353634740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     602739340320.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3340445304060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     119023571520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4426009944285                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.662464                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 282011224250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 254965880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 7098518060750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         213969656460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         113727539145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        674916211200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1044428040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     602739340320.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3450134783370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26653483680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5083185442215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.730949                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41018856250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 254965880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 7339510428750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                151                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           76                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    100314780901.315796                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   480610421611.724915                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           68     89.47%     89.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.32%     90.79% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.32%     92.11% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.32%     93.42% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.32%     94.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.32%     96.05% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::9e+11-9.5e+11            1      1.32%     97.37% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            2      2.63%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 3676368894000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             76                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    11571816500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 7623923348500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         2706                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2706                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         2706                       # number of overall hits
system.cpu1.icache.overall_hits::total           2706                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         1027                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1027                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         1027                       # number of overall misses
system.cpu1.icache.overall_misses::total         1027                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     47716500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47716500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     47716500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47716500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         3733                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         3733                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         3733                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         3733                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.275114                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.275114                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.275114                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.275114                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46462.025316                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46462.025316                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46462.025316                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46462.025316                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          950                       # number of writebacks
system.cpu1.icache.writebacks::total              950                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           46                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          981                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          981                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          981                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          981                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     44539500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     44539500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     44539500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     44539500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.262791                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.262791                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.262791                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.262791                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45402.140673                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45402.140673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45402.140673                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45402.140673                       # average overall mshr miss latency
system.cpu1.icache.replacements                   950                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         2706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         1027                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1027                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     47716500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47716500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         3733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         3733                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.275114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.275114                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46462.025316                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46462.025316                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           46                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          981                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          981                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     44539500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     44539500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.262791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.262791                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45402.140673                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45402.140673                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.998162                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               3687                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              981                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.758410                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        449498000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.998162                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.968693                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             8447                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            8447                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       228328                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          228328                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       228328                       # number of overall hits
system.cpu1.dcache.overall_hits::total         228328                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1873159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1873159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1873159                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1873159                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 361133390993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 361133390993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 361133390993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 361133390993                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2101487                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2101487                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2101487                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2101487                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.891349                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.891349                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.891349                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.891349                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 192793.772975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192793.772975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 192793.772975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192793.772975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          806                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.166667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        65643                       # number of writebacks
system.cpu1.dcache.writebacks::total            65643                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1741557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1741557                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1741557                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1741557                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       131602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       131602                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       131602                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       131602                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  30715900500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  30715900500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  30715900500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  30715900500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.062623                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.062623                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.062623                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.062623                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 233399.952128                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 233399.952128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 233399.952128                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 233399.952128                       # average overall mshr miss latency
system.cpu1.dcache.replacements                131231                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       216091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         216091                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       835087                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       835087                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 134096673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 134096673500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1051178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.794430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.794430                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 160578.087672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 160578.087672                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       769141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       769141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        65946                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65946                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15734164000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15734164000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.062735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.062735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 238591.635581                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 238591.635581                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        12237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1038072                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1038072                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 227036717493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 227036717493                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1050309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1050309                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.988349                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.988349                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 218709.990726                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 218709.990726                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       972416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       972416                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        65656                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65656                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14981736500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14981736500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.062511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.062511                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 228185.337212                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 228185.337212                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          116                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      1371500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1371500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.411348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.411348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 11823.275862                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11823.275862                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           58                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       970000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.205674                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.205674                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16724.137931                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16724.137931                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          115                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          115                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           82                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       566500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       566500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          197                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.416244                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.416244                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6908.536585                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6908.536585                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           77                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       501500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       501500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.390863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.390863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6512.987013                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6512.987013                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        77000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        77000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           52                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             52                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          135                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          135                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       779000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       779000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          187                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          187                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.721925                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.721925                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5770.370370                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5770.370370                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       644000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       644000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.721925                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.721925                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4770.370370                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4770.370370                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.549416                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             360581                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           131689                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.738125                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        449509500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.549416                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.923419                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.923419                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4335995                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4335995                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7635495165000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         168080587                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20319777                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    105362485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       248070725                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             498                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           305                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            803                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9839050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9839050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq     105362610                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     62717979                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           24                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    316079695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    216485717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       394433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         2519                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       394505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       394456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             533756816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side  13486066304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5523268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       123584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     12604608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       106816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12606208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       109376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12601984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            19047487552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       195837172                       # Total snoops (count)
system.tol2bus.snoopTraffic                 383036288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        373755537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.244396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.429883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              282427272     75.56%     75.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1               91319181     24.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3235      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4511      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1338      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          373755537                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       297618026489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         197639927                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1327871                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         197641932                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1355369                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      108248941904                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy      158058472207                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         197652428                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1530337                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
