

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Tue Mar 17 19:40:38 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        sharpen
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      4.90|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2067606|  2067606|  2067606|  2067606|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2067604|  2067604|         2|          1|          1|  2067604|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      68|     51|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|      31|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      99|    141|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_87_p2      |     +    |      0|  68|  26|          21|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |start_write                       |    and   |      0|   0|   2|           1|           1|
    |exitcond_flatten_fu_81_p2         |   icmp   |      0|   0|  13|          21|          16|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0|  68|  51|          48|          25|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  21|          4|    1|          4|
    |ap_done                                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                     |  15|          3|    1|          3|
    |indvar_flatten_reg_70                                       |   9|          2|   21|         42|
    |p_hw_input_stencil_stream_V_value_V_blk_n                   |   9|          2|    1|          2|
    |p_hw_input_stencil_stream_to_delayed_input_V_value_V_blk_n  |   9|          2|    1|          2|
    |p_hw_input_stencil_stream_to_mul_V_value_V_blk_n            |   9|          2|    1|          2|
    |real_start                                                  |   9|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |  90|         19|   28|         59|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |exitcond_flatten_reg_93  |   1|   0|    1|          0|
    |indvar_flatten_reg_70    |  21|   0|   21|          0|
    |real_start_status_reg    |   1|   0|    1|          0|
    |start_control_reg        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|                          RTL Ports                          | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                                                       |  in |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_rst                                                       |  in |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_start                                                     |  in |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|start_full_n                                                 |  in |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_ready                                                     | out |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_done                                                      | out |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_continue                                                  |  in |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|ap_idle                                                      | out |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|start_out                                                    | out |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|start_write                                                  | out |    1| ap_ctrl_hs |                      Loop_1_proc                     | return value |
|p_hw_input_stencil_stream_V_value_V_dout                     |  in |   72|   ap_fifo  |          p_hw_input_stencil_stream_V_value_V         |    pointer   |
|p_hw_input_stencil_stream_V_value_V_empty_n                  |  in |    1|   ap_fifo  |          p_hw_input_stencil_stream_V_value_V         |    pointer   |
|p_hw_input_stencil_stream_V_value_V_read                     | out |    1|   ap_fifo  |          p_hw_input_stencil_stream_V_value_V         |    pointer   |
|p_hw_input_stencil_stream_to_delayed_input_V_value_V_din     | out |   72|   ap_fifo  | p_hw_input_stencil_stream_to_delayed_input_V_value_V |    pointer   |
|p_hw_input_stencil_stream_to_delayed_input_V_value_V_full_n  |  in |    1|   ap_fifo  | p_hw_input_stencil_stream_to_delayed_input_V_value_V |    pointer   |
|p_hw_input_stencil_stream_to_delayed_input_V_value_V_write   | out |    1|   ap_fifo  | p_hw_input_stencil_stream_to_delayed_input_V_value_V |    pointer   |
|p_hw_input_stencil_stream_to_mul_V_value_V_din               | out |   72|   ap_fifo  |      p_hw_input_stencil_stream_to_mul_V_value_V      |    pointer   |
|p_hw_input_stencil_stream_to_mul_V_value_V_full_n            |  in |    1|   ap_fifo  |      p_hw_input_stencil_stream_to_mul_V_value_V      |    pointer   |
|p_hw_input_stencil_stream_to_mul_V_value_V_write             | out |    1|   ap_fifo  |      p_hw_input_stencil_stream_to_mul_V_value_V      |    pointer   |
+-------------------------------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

