# Test system definition file
:system name="TestSystem" version="1.0"

# Attach core definitions
:attach test-core.coredef as core0
:attach test-core.coredef as core1

# System-level memory spaces
:space mem addr=32 word=8 type=rw
:space io addr=32 word=32 type=memio
:space rom addr=32 word=32 type=ro

# System-level bus definitions
:bus system_bus addr=32 ranges={
    rom 0x00000000_0x00100000 descr="Boot ROM"
    mem 0x10000000_0x08000000 descr="System RAM"
    io 0x20000000_0x00001000 descr="Memory Mapped I/O"
}

# System interconnect
:connect core0.mem to system_bus
:connect core1.mem to system_bus  
:connect system_bus to mem
:connect system_bus to io

# System-level configuration
:config {
    reset_vector = 0x00000000
    interrupt_vector = 0x00000100
    cache_coherency = true
    smp_support = true
}