

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat Oct 25 15:45:56 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F1519
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,merge=1,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	intentry,global,class=CODE,space=0,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 07/09/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F1519 Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0008                     bsr             equ	8
    47     0005                     fsr0h           equ	5
    48     0004                     fsr0l           equ	4
    49     0007                     fsr1h           equ	7
    50     0006                     fsr1l           equ	6
    51     0000                     indf            equ	0
    52     0000                     indf0           equ	0
    53     0001                     indf1           equ	1
    54     000B                     intcon          equ	11
    55     0002                     pc              equ	2
    56     0002                     pcl             equ	2
    57     000A                     pclath          equ	10
    58     0003                     status          equ	3
    59     0009                     wreg            equ	9
    60     0000                     INDF0           equ	0	;# 
    61     0001                     INDF1           equ	1	;# 
    62     0002                     PCL             equ	2	;# 
    63     0003                     STATUS          equ	3	;# 
    64     0004                     FSR0L           equ	4	;# 
    65     0005                     FSR0H           equ	5	;# 
    66     0006                     FSR1L           equ	6	;# 
    67     0007                     FSR1H           equ	7	;# 
    68     0008                     BSR             equ	8	;# 
    69     0009                     WREG            equ	9	;# 
    70     000A                     PCLATH          equ	10	;# 
    71     000B                     INTCON          equ	11	;# 
    72     000C                     PORTA           equ	12	;# 
    73     000D                     PORTB           equ	13	;# 
    74     000E                     PORTC           equ	14	;# 
    75     000F                     PORTD           equ	15	;# 
    76     0010                     PORTE           equ	16	;# 
    77     0011                     PIR1            equ	17	;# 
    78     0012                     PIR2            equ	18	;# 
    79     0015                     TMR0            equ	21	;# 
    80     0016                     TMR1            equ	22	;# 
    81     0016                     TMR1L           equ	22	;# 
    82     0017                     TMR1H           equ	23	;# 
    83     0018                     T1CON           equ	24	;# 
    84     0019                     T1GCON          equ	25	;# 
    85     001A                     TMR2            equ	26	;# 
    86     001B                     PR2             equ	27	;# 
    87     001C                     T2CON           equ	28	;# 
    88     008C                     TRISA           equ	140	;# 
    89     008D                     TRISB           equ	141	;# 
    90     008E                     TRISC           equ	142	;# 
    91     008F                     TRISD           equ	143	;# 
    92     0090                     TRISE           equ	144	;# 
    93     0091                     PIE1            equ	145	;# 
    94     0092                     PIE2            equ	146	;# 
    95     0095                     OPTION_REG      equ	149	;# 
    96     0096                     PCON            equ	150	;# 
    97     0097                     WDTCON          equ	151	;# 
    98     0099                     OSCCON          equ	153	;# 
    99     009A                     OSCSTAT         equ	154	;# 
   100     009B                     ADRES           equ	155	;# 
   101     009B                     ADRESL          equ	155	;# 
   102     009C                     ADRESH          equ	156	;# 
   103     009D                     ADCON0          equ	157	;# 
   104     009E                     ADCON1          equ	158	;# 
   105     010C                     LATA            equ	268	;# 
   106     010D                     LATB            equ	269	;# 
   107     010E                     LATC            equ	270	;# 
   108     010F                     LATD            equ	271	;# 
   109     0110                     LATE            equ	272	;# 
   110     0116                     BORCON          equ	278	;# 
   111     0117                     FVRCON          equ	279	;# 
   112     011D                     APFCON          equ	285	;# 
   113     018C                     ANSELA          equ	396	;# 
   114     018D                     ANSELB          equ	397	;# 
   115     018E                     ANSELC          equ	398	;# 
   116     018F                     ANSELD          equ	399	;# 
   117     0190                     ANSELE          equ	400	;# 
   118     0191                     PMADR           equ	401	;# 
   119     0191                     PMADRL          equ	401	;# 
   120     0192                     PMADRH          equ	402	;# 
   121     0193                     PMDAT           equ	403	;# 
   122     0193                     PMDATL          equ	403	;# 
   123     0194                     PMDATH          equ	404	;# 
   124     0195                     PMCON1          equ	405	;# 
   125     0196                     PMCON2          equ	406	;# 
   126     0197                     VREGCON         equ	407	;# 
   127     0199                     RCREG           equ	409	;# 
   128     019A                     TXREG           equ	410	;# 
   129     019B                     SP1BRG          equ	411	;# 
   130     019B                     SP1BRGL         equ	411	;# 
   131     019B                     SPBRG           equ	411	;# 
   132     019B                     SPBRGL          equ	411	;# 
   133     019C                     SP1BRGH         equ	412	;# 
   134     019C                     SPBRGH          equ	412	;# 
   135     019D                     RCSTA           equ	413	;# 
   136     019E                     TXSTA           equ	414	;# 
   137     019F                     BAUDCON         equ	415	;# 
   138     020D                     WPUB            equ	525	;# 
   139     0210                     WPUE            equ	528	;# 
   140     0211                     SSPBUF          equ	529	;# 
   141     0211                     SSP1BUF         equ	529	;# 
   142     0212                     SSPADD          equ	530	;# 
   143     0212                     SSP1ADD         equ	530	;# 
   144     0213                     SSPMSK          equ	531	;# 
   145     0213                     SSP1MSK         equ	531	;# 
   146     0214                     SSPSTAT         equ	532	;# 
   147     0214                     SSP1STAT        equ	532	;# 
   148     0215                     SSPCON1         equ	533	;# 
   149     0215                     SSPCON          equ	533	;# 
   150     0215                     SSP1CON1        equ	533	;# 
   151     0216                     SSPCON2         equ	534	;# 
   152     0216                     SSP1CON2        equ	534	;# 
   153     0217                     SSPCON3         equ	535	;# 
   154     0217                     SSP1CON3        equ	535	;# 
   155     0291                     CCPR1           equ	657	;# 
   156     0291                     CCPR1L          equ	657	;# 
   157     0292                     CCPR1H          equ	658	;# 
   158     0293                     CCP1CON         equ	659	;# 
   159     0298                     CCPR2           equ	664	;# 
   160     0298                     CCPR2L          equ	664	;# 
   161     0299                     CCPR2H          equ	665	;# 
   162     029A                     CCP2CON         equ	666	;# 
   163     0394                     IOCBP           equ	916	;# 
   164     0395                     IOCBN           equ	917	;# 
   165     0396                     IOCBF           equ	918	;# 
   166     0FE4                     STATUS_SHAD     equ	4068	;# 
   167     0FE5                     WREG_SHAD       equ	4069	;# 
   168     0FE6                     BSR_SHAD        equ	4070	;# 
   169     0FE7                     PCLATH_SHAD     equ	4071	;# 
   170     0FE8                     FSR0L_SHAD      equ	4072	;# 
   171     0FE9                     FSR0H_SHAD      equ	4073	;# 
   172     0FEA                     FSR1L_SHAD      equ	4074	;# 
   173     0FEB                     FSR1H_SHAD      equ	4075	;# 
   174     0FED                     STKPTR          equ	4077	;# 
   175     0FEE                     TOSL            equ	4078	;# 
   176     0FEF                     TOSH            equ	4079	;# 
   177     0016                     _TMR1           set	22
   178     0018                     _T1CONbits      set	24
   179     0011                     _PIR1bits       set	17
   180     000B                     _INTCONbits     set	11
   181     008C                     _TRISAbits      set	140
   182     0091                     _PIE1bits       set	145
   183     0099                     _OSCCON         set	153
   184     010C                     _LATAbits       set	268
   185     018C                     _ANSELAbits     set	396
   186                           
   187                           	psect	cinit
   188     001E                     start_initialization:	
   189                           ; #config settings
   190                           
   191     001E                     __initialization:
   192     001E                     end_of_initialization:	
   193                           ;End of C runtime variable initialization code
   194                           
   195     001E                     __end_of__initialization:
   196     001E  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
   197     001F  0020               	movlb	0
   198     0020  3180  2832         	ljmp	_main	;jump to C main() function
   199                           
   200                           	psect	cstackCOMMON
   201     0000                     __pcstackCOMMON:
   202     0000                     ?_init_timer1:
   203     0000                     ?_main:	
   204                           ; 1 bytes @ 0x0
   205                           
   206     0000                     ?_isr:	
   207                           ; 1 bytes @ 0x0
   208                           
   209     0000                     ??_init_timer1:	
   210                           ; 1 bytes @ 0x0
   211                           
   212     0000                     ??_main:	
   213                           ; 1 bytes @ 0x0
   214                           
   215     0000                     ??_isr:	
   216                           ; 1 bytes @ 0x0
   217                           
   218                           
   219                           	psect	maintext
   220     0032                     __pmaintext:	
   221                           ; 1 bytes @ 0x0
   222 ;;
   223 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   224 ;;
   225 ;; *************** function _main *****************
   226 ;; Defined at:
   227 ;;		line 31 in file "newmain.c"
   228 ;; Parameters:    Size  Location     Type
   229 ;;		None
   230 ;; Auto vars:     Size  Location     Type
   231 ;;		None
   232 ;; Return value:  Size  Location     Type
   233 ;;                  1    wreg      void 
   234 ;; Registers used:
   235 ;;		wreg, status,2, status,0, pclath, cstack
   236 ;; Tracked objects:
   237 ;;		On entry : B1F/0
   238 ;;		On exit  : 0/0
   239 ;;		Unchanged: 0/0
   240 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
   241 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   242 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   243 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   244 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   245 ;;Total ram usage:        0 bytes
   246 ;; Hardware stack levels required when called: 2
   247 ;; This function calls:
   248 ;;		_init_timer1
   249 ;; This function is called by:
   250 ;;		Startup code after reset
   251 ;; This function uses a non-reentrant model
   252 ;;
   253                           
   254     0032                     _main:	
   255                           ;psect for function _main
   256                           
   257     0032                     l569:	
   258                           ;incstack = 0
   259                           ; Regs used in _main: [wreg+status,2+status,0+pclath+cstack]
   260                           
   261                           
   262                           ;newmain.c: 33:     ANSELAbits.ANSA0=0;
   263     0032  0023               	movlb	3	; select bank3
   264     0033  100C               	bcf	12,0	;volatile
   265                           
   266                           ;newmain.c: 34:     TRISAbits.TRISA0=0;
   267     0034  0021               	movlb	1	; select bank1
   268     0035  100C               	bcf	12,0	;volatile
   269                           
   270                           ;newmain.c: 35:     LATAbits.LATA0=0;
   271     0036  0022               	movlb	2	; select bank2
   272     0037  100C               	bcf	12,0	;volatile
   273     0038                     l571:
   274                           
   275                           ;newmain.c: 36:     init_timer1();
   276     0038  3180  2022  3180   	fcall	_init_timer1
   277     003B                     l26:	
   278                           ;newmain.c: 38:     while(1);
   279                           
   280     003B                     l27:
   281     003B  283B               	goto	l26
   282     003C  3180  281C         	ljmp	start
   283     003E                     __end_of_main:
   284                           
   285                           	psect	text1
   286     0022                     __ptext1:	
   287 ;; *************** function _init_timer1 *****************
   288 ;; Defined at:
   289 ;;		line 20 in file "newmain.c"
   290 ;; Parameters:    Size  Location     Type
   291 ;;		None
   292 ;; Auto vars:     Size  Location     Type
   293 ;;		None
   294 ;; Return value:  Size  Location     Type
   295 ;;                  1    wreg      void 
   296 ;; Registers used:
   297 ;;		wreg, status,2, status,0
   298 ;; Tracked objects:
   299 ;;		On entry : 0/0
   300 ;;		On exit  : 0/0
   301 ;;		Unchanged: 0/0
   302 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
   303 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   304 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   305 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   306 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   307 ;;Total ram usage:        0 bytes
   308 ;; Hardware stack levels used: 1
   309 ;; Hardware stack levels required when called: 1
   310 ;; This function calls:
   311 ;;		Nothing
   312 ;; This function is called by:
   313 ;;		_main
   314 ;; This function uses a non-reentrant model
   315 ;;
   316                           
   317     0022                     _init_timer1:	
   318                           ;psect for function _init_timer1
   319                           
   320     0022                     l561:	
   321                           ;incstack = 0
   322                           ; Regs used in _init_timer1: [wreg+status,2+status,0]
   323                           
   324                           
   325                           ;newmain.c: 21:     OSCCON=0x6A;
   326     0022  306A               	movlw	106
   327     0023  0021               	movlb	1	; select bank1
   328     0024  0099               	movwf	25	;volatile
   329                           
   330                           ;newmain.c: 22:     INTCONbits.GIE=1;
   331     0025  178B               	bsf	11,7	;volatile
   332                           
   333                           ;newmain.c: 23:     INTCONbits.PEIE=1;
   334     0026  170B               	bsf	11,6	;volatile
   335                           
   336                           ;newmain.c: 24:     PIE1bits.TMR1IE=1;
   337     0027  1411               	bsf	17,0	;volatile
   338                           
   339                           ;newmain.c: 25:     PIR1bits.TMR1IF=0;
   340     0028  0020               	movlb	0	; select bank0
   341     0029  1011               	bcf	17,0	;volatile
   342     002A                     l563:
   343                           
   344                           ;newmain.c: 26:     T1CONbits.TMR1CS=0;
   345     002A  303F               	movlw	-193
   346     002B  0598               	andwf	24,f	;volatile
   347                           
   348                           ;newmain.c: 27:     T1CONbits.T1CKPS=0x03;
   349     002C  3030               	movlw	48
   350     002D  0498               	iorwf	24,f	;volatile
   351     002E                     l565:
   352                           
   353                           ;newmain.c: 28:     T1CONbits.TMR1ON=1;
   354     002E  1418               	bsf	24,0	;volatile
   355     002F                     l567:
   356                           
   357                           ;newmain.c: 29:     TMR1=0;
   358     002F  0196               	clrf	22	;volatile
   359     0030  0197               	clrf	23	;volatile
   360     0031                     l21:
   361     0031  0008               	return
   362     0032                     __end_of_init_timer1:
   363                           
   364                           	psect	intentry
   365     0004                     __pintentry:	
   366 ;; *************** function _isr *****************
   367 ;; Defined at:
   368 ;;		line 41 in file "newmain.c"
   369 ;; Parameters:    Size  Location     Type
   370 ;;		None
   371 ;; Auto vars:     Size  Location     Type
   372 ;;		None
   373 ;; Return value:  Size  Location     Type
   374 ;;                  1    wreg      void 
   375 ;; Registers used:
   376 ;;		status,2, status,0
   377 ;; Tracked objects:
   378 ;;		On entry : 0/0
   379 ;;		On exit  : 0/0
   380 ;;		Unchanged: 0/0
   381 ;; Data sizes:     COMMON   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12
   382 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   383 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   384 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   385 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0
   386 ;;Total ram usage:        0 bytes
   387 ;; Hardware stack levels used: 1
   388 ;; This function calls:
   389 ;;		Nothing
   390 ;; This function is called by:
   391 ;;		Interrupt level 1
   392 ;; This function uses a non-reentrant model
   393 ;;
   394                           
   395     0004                     _isr:
   396                           
   397                           ;incstack = 0
   398     0004  147E               	bsf	int$flags,0	;set compiler interrupt flag (level 1)
   399                           
   400                           ; Regs used in _isr: [status]
   401     0005  3180               	pagesel	$
   402     0006                     i1l573:
   403                           
   404                           ;newmain.c: 43:     if(PIR1bits.TMR1IF==1)
   405     0006  0020               	movlb	0	; select bank0
   406     0007  1C11               	btfss	17,0	;volatile
   407     0008  280A               	goto	u1_21
   408     0009  280B               	goto	u1_20
   409     000A                     u1_21:
   410     000A  281A               	goto	i1l35
   411     000B                     u1_20:
   412     000B                     i1l575:
   413                           
   414                           ;newmain.c: 44:         {;newmain.c: 45:         PIR1bits.TMR1IF=0;
   415     000B  1011               	bcf	17,0	;volatile
   416     000C                     i1l577:
   417                           
   418                           ;newmain.c: 46:         TMR1=0;
   419     000C  0196               	clrf	22	;volatile
   420     000D  0197               	clrf	23	;volatile
   421     000E                     i1l579:
   422                           
   423                           ;newmain.c: 47:         LATAbits.LATA0=~LATAbits.LATA0;
   424     000E  1003               	clrc
   425     000F  0022               	movlb	2	; select bank2
   426     0010  1C0C               	btfss	12,0	;volatile
   427     0011  1403               	setc
   428     0012  1803               	btfsc	3,0
   429     0013  2815               	goto	u2_21
   430     0014  2818               	goto	u2_20
   431     0015                     u2_21:
   432     0015  0022               	movlb	2	; select bank2
   433     0016  140C               	bsf	12,0	;volatile
   434     0017  281A               	goto	u3_24
   435     0018                     u2_20:
   436     0018  0022               	movlb	2	; select bank2
   437     0019  100C               	bcf	12,0	;volatile
   438     001A                     u3_24:
   439     001A                     i1l35:
   440     001A  107E               	bcf	int$flags,0	;clear compiler interrupt flag (level 1)
   441     001B  0009               	retfie
   442     001C                     __end_of_isr:
   443     0003                     ___latbits      equ	3
   444     007E                     btemp           set	126	;btemp
   445     007E                     int$flags       set	126
   446     007E                     wtemp0          set	126
   447                           
   448                           	psect	config
   449                           
   450                           ;Config register CONFIG1 @ 0x8007
   451                           ;	Oscillator Selection
   452                           ;	FOSC = INTOSC, INTOSC oscillator: I/O function on CLKIN pin
   453                           ;	Watchdog Timer Enable
   454                           ;	WDTE = OFF, WDT disabled
   455                           ;	Power-up Timer Enable
   456                           ;	PWRTE = OFF, PWRT disabled
   457                           ;	MCLR Pin Function Select
   458                           ;	MCLRE = ON, MCLR/VPP pin function is MCLR
   459                           ;	Flash Program Memory Code Protection
   460                           ;	CP = OFF, Program memory code protection is disabled
   461                           ;	Brown-out Reset Enable
   462                           ;	BOREN = OFF, Brown-out Reset disabled
   463                           ;	Clock Out Enable
   464                           ;	CLKOUTEN = OFF, CLKOUT function is disabled. I/O or oscillator function on the CLKOUT 
      +                          pin
   465                           ;	Internal/External Switchover
   466                           ;	IESO = OFF, Internal/External Switchover mode is disabled
   467                           ;	Fail-Safe Clock Monitor Enable
   468                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
   469     8007                     	org	32775
   470     8007  09E4               	dw	2532
   471                           
   472                           ;Config register CONFIG2 @ 0x8008
   473                           ;	Flash Memory Self-Write Protection
   474                           ;	WRT = OFF, Write protection off
   475                           ;	Voltage Regulator Capacitor Enable bit
   476                           ;	VCAPEN = OFF, VCAP pin function disabled
   477                           ;	Stack Overflow/Underflow Reset Enable
   478                           ;	STVREN = ON, Stack Overflow or Underflow will cause a Reset
   479                           ;	Brown-out Reset Voltage Selection
   480                           ;	BORV = LO, Brown-out Reset Voltage (Vbor), low trip point selected.
   481                           ;	Low-Power Brown Out Reset
   482                           ;	LPBOR = OFF, Low-Power BOR is disabled
   483                           ;	Low-Voltage Programming Enable
   484                           ;	LVP = ON, Low-voltage programming enabled
   485     8008                     	org	32776
   486     8008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  32
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      0       0
    BANK0            80      0       0
    BANK1            80      0       0
    BANK2            80      0       0
    BANK3            80      0       0
    BANK4            80      0       0
    BANK5            80      0       0
    BANK6            80      0       0
    BANK7            80      0       0
    BANK8            80      0       0
    BANK9            80      0       0
    BANK10           80      0       0
    BANK11           80      0       0
    BANK12           48      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _isr in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _isr in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _isr in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _isr in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _isr in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _isr in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _isr in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _isr in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _isr in BANK12

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                        _init_timer1
 ---------------------------------------------------------------------------------
 (1) _init_timer1                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _init_timer1

 _isr (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK2            80      0       0      0.0%
BITBANK3            80      0       0      0.0%
BITBANK4            80      0       0      0.0%
BITBANK5            80      0       0      0.0%
BITBANK6            80      0       0      0.0%
BITBANK7            80      0       0      0.0%
BITBANK8            80      0       0      0.0%
BITBANK9            80      0       0      0.0%
BITBANK10           80      0       0      0.0%
BITBANK11           80      0       0      0.0%
BITBANK12           48      0       0      0.0%
BIGRAM            1008      0       0      0.0%
COMMON              14      0       0      0.0%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK2               80      0       0      0.0%
BANK3               80      0       0      0.0%
BANK4               80      0       0      0.0%
BANK5               80      0       0      0.0%
BANK6               80      0       0      0.0%
BANK7               80      0       0      0.0%
BANK8               80      0       0      0.0%
BANK9               80      0       0      0.0%
BANK10              80      0       0      0.0%
BANK11              80      0       0      0.0%
BANK12              48      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       0      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat Oct 25 15:45:56 2025

                     l21 0031                       l26 003B                       l27 003B  
                    l561 0022                      l563 002A                      l571 0038  
                    l565 002E                      l567 002F                      l569 0032  
                    _isr 0004                     ?_isr 0000                     i1l35 001A  
                   _TMR1 0016                     u1_20 000B                     u1_21 000A  
                   u2_20 0018                     u2_21 0015                     u3_24 001A  
                   _main 0032                     btemp 007E                     start 001C  
                  ??_isr 0000                    ?_main 0000                    i1l573 0006  
                  i1l575 000B                    i1l577 000C                    i1l579 000E  
           ?_init_timer1 0000                    status 0003                    wtemp0 007E  
        __initialization 001E             __end_of_main 003E                   ??_main 0000  
                 _OSCCON 0099  __end_of__initialization 001E           __pcstackCOMMON 0000  
             __pmaintext 0032               __pintentry 0004                  __ptext1 0022  
              _T1CONbits 0018     end_of_initialization 001E                _TRISAbits 008C  
    start_initialization 001E              __end_of_isr 001C            ??_init_timer1 0000  
              ___latbits 0003      __end_of_init_timer1 0032                 _LATAbits 010C  
               _PIE1bits 0091                 _PIR1bits 0011               _ANSELAbits 018C  
            _init_timer1 0022                 int$flags 007E               _INTCONbits 000B  
               intlevel1 0000  
