<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: rcc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rcc_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rcc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="rcc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/** @defgroup rcc_file RCC peripheral API</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"></span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">@ingroup peripheral_apis</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"></span> </div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">@brief &lt;b&gt;libopencm3 STM32F1xx Reset and Clock Control&lt;/b&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"></span> </div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">@version 1.0.0</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"></span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">@author @htmlonly &amp;copy; @endhtmlonly 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"></span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">@date 18 August 2012</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"></span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">This library supports the Reset and Clock Control System in the STM32F1xx</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">series of ARM Cortex Microcontrollers by ST Microelectronics.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"></span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">@note Full support for connection line devices is not yet provided.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"></span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">Clock settings and resets for many peripherals are given here rather than in</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">the corresponding peripheral library.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"></span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">The library also provides a number of common configurations for the processor</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">system clock. Not all possible configurations are included.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"></span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> * Copyright (C) 2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * Copyright (C) 2009 Uwe Hermann &lt;uwe@hermann-uwe.de&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> *</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> *</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> *</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"></span> </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="preprocessor">#include &lt;<a class="code" href="assert_8h.html">libopencm3/cm3/assert.h</a>&gt;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="preprocessor">#include &lt;<a class="code" href="rcc_8h.html">libopencm3/stm32/rcc.h</a>&gt;</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#include &lt;<a class="code" href="flash_8h.html">libopencm3/stm32/flash.h</a>&gt;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/** Set the default clock frequencies */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">   57</a></span>uint32_t <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 8000000;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">   58</a></span>uint32_t <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 8000000;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga86f90a27c26bc25e22999419f7d08622">   59</a></span>uint32_t <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 8000000;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga9ed2e22e1856f9315291c5c562ef991c">   61</a></span><span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code hl_variable" href="group__rcc__file.html#ga9ed2e22e1856f9315291c5c562ef991c">rcc_hse_configs</a>[<a class="code hl_enumvalue" href="group__rcc__defines.html#gga37e5bcd3891267f02e35175157d743e7a2cdb10b263bf042b0b208ff636bebecf">RCC_CLOCK_HSE_END</a>] = {</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>        {</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                <span class="comment">/* hse-12, pll to 72 */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                .<a class="code hl_variable" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a> = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                .flash_waitstates = 2,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                .ahb_frequency  = 72000000,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>                .apb1_frequency = 36000000,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>                .apb2_frequency = 72000000,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>        },</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>        {</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                <span class="comment">/* hse16, pll to 72 */</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>                .flash_waitstates = 2,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                .ahb_frequency = 72e6,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                .apb1_frequency = 36e6,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>                .apb2_frequency = 72e6,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>        },</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>        {</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                <span class="comment">/* hse25 to 72, this was a f105 config originally! intention preserved */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#gac2711eb7f3f3496ce6a17bb310eda290">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                .flash_waitstates = 2,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                .prediv1_source = <a class="code hl_define" href="group__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                .pll2_mul = <a class="code hl_define" href="group__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                .prediv2 = <a class="code hl_define" href="group__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a>,</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>                .usbpre = <a class="code hl_define" href="group__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                .ahb_frequency = 72e6,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                .apb1_frequency = 36e6,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>                .apb2_frequency = 72e6,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>        },</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        {</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                <span class="comment">/* hse8, pll to 24 (f100 value line max) */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                .flash_waitstates = 0,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>                .ahb_frequency = 24e6,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                .apb1_frequency = 24e6,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                .apb2_frequency = 24e6,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        },</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>        {</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                <span class="comment">/* hse8, pll to 72 */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                .flash_waitstates = 2,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                .ahb_frequency = 72e6,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                .apb1_frequency = 36e6,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>                .apb2_frequency = 72e6,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>        },</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>};</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga51d8ebd174be48959f3cc355ff8ce766">  138</a></span><span class="keyword">const</span> <span class="keyword">struct </span><a class="code hl_struct" href="structrcc__clock__scale.html">rcc_clock_scale</a> <a class="code hl_variable" href="group__rcc__file.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a>[<a class="code hl_enumvalue" href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a>] = {</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>        {</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>                <span class="comment">/* hsi to 24Mhz, max for f100 */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                .<a class="code hl_variable" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a> = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                .flash_waitstates = 0,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>                .ahb_frequency  = 24e6,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                .apb1_frequency = 24e6,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>                .apb2_frequency = 24e6,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>        },</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>        {</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                <span class="comment">/* hsi to 48Mhz, allows usb, but out of spec */</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                .usbpre = <a class="code hl_define" href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                .flash_waitstates = 1,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                .ahb_frequency  = 48e6,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                .apb1_frequency = 24e6,</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>                .apb2_frequency = 48e6,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>        },</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>        {</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                <span class="comment">/* hsi to 64Mhz, max possible from hsi */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                .pll_source = <a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                .pll_mul = <a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>,</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                .prediv1 = <a class="code hl_define" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                .hpre = <a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                .ppre1 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                .ppre2 = <a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                .adcpre = <a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>,</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>                .flash_waitstates = 2,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                .ahb_frequency  = 64e6,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                .apb1_frequency = 32e6,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                .apb2_frequency = 64e6,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>        },</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>};</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/** @brief RCC Clear the Oscillator Ready Interrupt Flag</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"></span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">Clear the interrupt flag that was set when a clock oscillator became ready to</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">use.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">@param[in] osc Oscillator ID</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">*/</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1c96c4bce0fe924171980aa993d2a0af">  193</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>{</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">RCC_CIR_PLL2RDYC</a>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">RCC_CIR_PLL3RDYC</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>        }</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>}</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">/** @brief RCC Enable the Oscillator Ready Interrupt</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">@param osc Oscillator ID</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">*/</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">  226</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>{</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">RCC_CIR_PLL2RDYIE</a>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">RCC_CIR_PLL3RDYIE</a>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>;</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>;</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>        }</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>}</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/** @brief RCC Disable the Oscillator Ready Interrupt</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">@param[in] osc Oscillator ID</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">*/</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">  259</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>{</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_PLLRDYIE;</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_PLL2RDYIE;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_PLL3RDYIE;</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_HSERDYIE;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_HSIRDYIE;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_LSERDYIE;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp;= ~RCC_CIR_LSIRDYIE;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>        }</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>}</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">/** @brief RCC Read the Oscillator Ready Interrupt Flag</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"></span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">@param[in] osc Oscillator ID</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">@returns int. Boolean value for flag set.</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">*/</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">  293</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>{</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>) != 0);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">RCC_CIR_PLL2RDYF</a>) != 0);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">RCC_CIR_PLL3RDYF</a>) != 0);</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>) != 0);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>) != 0);</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>) != 0);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>                <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>) != 0);</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>        }</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        <a class="code hl_define" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>}</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/** @brief RCC Clear the Clock Security System Interrupt Flag</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"></span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">*/</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">  327</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>{</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>        <a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>;</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>}</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span> </div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/** @brief RCC Read the Clock Security System Interrupt Flag</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"></span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">@returns int. Boolean value for flag set.</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">*/</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">  338</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>        <span class="keywordflow">return</span> ((<a class="code hl_define" href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>) != 0);</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>}</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2706213ae449214826f797ac93c51d52">  343</a></span><span class="keywordtype">bool</span> <a class="code hl_function" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>{</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>;</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>;</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        }</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>}</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">  364</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>{</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        <span class="keywordflow">while</span> (!<a class="code hl_function" href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a>(osc));</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>}</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span> </div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/** @brief RCC Turn on an Oscillator.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"></span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">Enable an oscillator and power on. Each oscillator requires an amount of time</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">to settle to a usable state. Refer to datasheets for time delay information. A</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">status flag is available to indicate when the oscillator becomes ready (see</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">@ref rcc_osc_ready_int_flag and @ref rcc_wait_for_osc_ready).</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"></span> </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">@note The LSE clock is in the backup domain and cannot be enabled until the</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">backup domain write protection has been removed (see @ref</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">pwr_disable_backup_domain_write_protect).</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"></span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">@param[in] osc Oscillator ID</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">*/</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">  384</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>{</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>;</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>;</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>                <a class="code hl_define" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>        }</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>}</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">/** @brief RCC Turn off an Oscillator.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"></span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">Disable an oscillator and power off.</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"></span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">@note An oscillator cannot be turned off if it is selected as the system clock.</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">@note The LSE clock is in the backup domain and cannot be disabled until the</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">backup domain write protection has been removed (see</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">@ref pwr_disable_backup_domain_write_protect) or the backup domain has been</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">(see reset @ref rcc_backupdomain_reset).</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"></span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">@param[in] osc Oscillator ID</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">*/</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">  425</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>{</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>        <span class="keywordflow">switch</span> (osc) {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_PLLON;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_PLL2ON;</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_PLL3ON;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_HSEON;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_HSION;</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~RCC_BDCR_LSEON;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>                <a class="code hl_define" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp;= ~RCC_CSR_LSION;</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>        }</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>}</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span> </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/** @brief RCC Enable the Clock Security System.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"></span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">*/</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">  457</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>        <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>}</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">/** @brief RCC Disable the Clock Security System.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"></span> </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">*/</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">  467</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>{</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>        <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp;= ~RCC_CR_CSSON;</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>}</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">/** @brief RCC Set the Source for the System Clock.</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"></span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">@param[in] clk Unsigned int32. System Clock Selection @ref rcc_cfgr_scs</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">*/</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">  478</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(uint32_t clk)</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_SW) |</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>                        (clk &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a>);</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>}</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span> </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">/** @brief RCC Set the PLL Multiplication Factor.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"></span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">@note This only has effect when the PLL is disabled.</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"></span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">@param[in] mul Unsigned int32. PLL multiplication factor @ref rcc_cfgr_pmf</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">*/</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">  492</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(uint32_t mul)</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>{</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_PLLMUL) |</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>                        (mul &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a>);</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>}</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">/** @brief RCC Set the PLL2 Multiplication Factor.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"></span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">@note This only has effect when the PLL is disabled.</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"></span> </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">@param[in] mul Unsigned int32. PLL multiplication factor @ref rcc_cfgr_pmf</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">*/</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c">  506</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a>(uint32_t mul)</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>{</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>        <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> &amp; ~RCC_CFGR2_PLL2MUL) |</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>                        (mul &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gabe7c24d93b0680674cd0e4a40ad72db7">RCC_CFGR2_PLL2MUL_SHIFT</a>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>}</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">/** @brief RCC Set the PLL3 Multiplication Factor.</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"></span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">@note This only has effect when the PLL is disabled.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"></span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">@param[in] mul Unsigned int32. PLL multiplication factor @ref rcc_cfgr_pmf</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">*/</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872">  520</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a>(uint32_t mul)</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>{</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>        <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> &amp; ~RCC_CFGR2_PLL3MUL) |</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>                        (mul &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#ga7d2cd9db476de8f2d9043d783f5af014">RCC_CFGR2_PLL3MUL_SHIFT</a>);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>}</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">/** @brief RCC Set the PLL Clock Source.</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"></span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">@note This only has effect when the PLL is disabled.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"></span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">@param[in] pllsrc Unsigned int32. PLL clock source @ref rcc_cfgr_pcs</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment">*/</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">  534</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(uint32_t pllsrc)</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>{</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_PLLSRC) |</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>                        (pllsrc &lt;&lt; 16);</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>}</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span> </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/** @brief RCC Set the HSE Frequency Divider used as PLL Clock Source.</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"></span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">@note This only has effect when the PLL is disabled.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"></span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">@param[in] pllxtpre Unsigned int32. HSE division factor @ref rcc_cfgr_hsepre</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">*/</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">  548</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(uint32_t pllxtpre)</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>{</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_PLLXTPRE) |</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>                        (pllxtpre &lt;&lt; 17);</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>}</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/** @brief RCC RTC Clock Enabled Flag</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"></span> </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">@returns uint32_t. Nonzero if the RTC Clock is enabled.</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">*/</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span> </div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaf58f3540cedf5a15e31e8ac453834079">  560</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>;</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>}</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span> </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/** @brief RCC Enable the RTC clock</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"></span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">*/</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gabd376925e81df9e2f78110fabcdbd893">  570</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>{</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>        <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>}</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">/** @brief RCC Set the Source for the RTC clock</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"></span> </div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">@param[in] clock_source RTC clock source. Only HSE/128, LSE and LSI.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">*/</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga1a7e55c7554def2e7152af495e1565a8">  581</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a>(<span class="keyword">enum</span> <a class="code hl_enumeration" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source)</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>{</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>        uint32_t reg32;</div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span> </div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>        <span class="keywordflow">switch</span> (clock_source) {</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a>:</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                <span class="comment">/* Turn the LSE on and wait while it stabilises. */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>                <span class="keywordflow">while</span> ((reg32 = (<a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>)) == 0);</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>                <span class="comment">/* Choose LSE as the RTC clock source. */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~((1 &lt;&lt; 8) | (1 &lt;&lt; 9));</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= (1 &lt;&lt; 8);</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a>:</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>                <span class="comment">/* Turn the LSI on and wait while it stabilises. */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>                <a class="code hl_define" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>;</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>                <span class="keywordflow">while</span> ((reg32 = (<a class="code hl_define" href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>)) == 0);</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span> </div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>                <span class="comment">/* Choose LSI as the RTC clock source. */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~((1 &lt;&lt; 8) | (1 &lt;&lt; 9));</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= (1 &lt;&lt; 9);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>:</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>                <span class="comment">/* Turn the HSE on and wait while it stabilises. */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>                <a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>                <span class="keywordflow">while</span> ((reg32 = (<a class="code hl_define" href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) == 0);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span> </div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>                <span class="comment">/* Choose HSE as the RTC clock source. */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~((1 &lt;&lt; 8) | (1 &lt;&lt; 9));</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= (1 &lt;&lt; 9) | (1 &lt;&lt; 8);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>:</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>:</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>:</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>        <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>:</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>                <span class="comment">/* Unusable clock source, here to prevent warnings. */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                <span class="comment">/* Turn off clock sources to RTC. */</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~((1 &lt;&lt; 8) | (1 &lt;&lt; 9));</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>                <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>        }</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>}</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span> </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">/** @brief ADC Setup the A/D Clock</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"></span> </div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">The ADC&#39;s have a common clock prescale setting.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"></span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">@param[in] adcpre uint32_t. Prescale divider taken from @ref rcc_cfgr_adcpre</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">*/</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span> </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">  632</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(uint32_t <a class="code hl_variable" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">adcpre</a>)</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>{</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_ADCPRE) |</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>                        (<a class="code hl_variable" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">adcpre</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a>);</div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>}</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/** @brief RCC Set the APB2 Prescale Factor.</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"></span> </div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">@param[in] ppre2 Unsigned int32. APB2 prescale factor @ref rcc_cfgr_apb2pre</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">*/</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">  644</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(uint32_t <a class="code hl_variable" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a>)</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>{</div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_PPRE2) |</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>                        (<a class="code hl_variable" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>);</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>}</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/** @brief RCC Set the APB1 Prescale Factor.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"></span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">@note The APB1 clock frequency must not exceed 36MHz.</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"></span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">@param[in] ppre1 Unsigned int32. APB1 prescale factor @ref rcc_cfgr_apb1pre</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">*/</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">  658</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(uint32_t <a class="code hl_variable" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a>)</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>{</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_PPRE1) |</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>                        (<a class="code hl_variable" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>);</div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>}</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span> </div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">/** @brief RCC Set the AHB Prescale Factor.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"></span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">@param[in] hpre Unsigned int32. AHB prescale factor @ref rcc_cfgr_ahbpre</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">*/</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">  671</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(uint32_t <a class="code hl_variable" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>)</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>{</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>        <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; ~RCC_CFGR_HPRE) |</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>                        (<a class="code hl_variable" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a> &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a>);</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>}</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span> </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">/** @brief RCC Set the USB Prescale Factor.</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"></span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">The prescale factor can be set to 1 (no prescale) for use when the PLL clock is</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">48MHz, or 1.5 to generate the 48MHz USB clock from a 72MHz PLL clock.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"></span> </div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">@note This bit cannot be reset while the USB clock is enabled.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"></span> </div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">@param[in] usbpre Unsigned int32. USB prescale factor @ref rcc_cfgr_usbpre</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">*/</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">  689</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(uint32_t <a class="code hl_variable" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">usbpre</a>)</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>{</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>        <span class="keywordflow">if</span> (<a class="code hl_variable" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">usbpre</a>) {</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> |= <a class="code hl_define" href="group__rcc__defines.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>                <a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp;= ~RCC_CFGR_USBPRE;</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>        }</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>}</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span> </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3002a6fe10a813069b1d13c98c0a6da7">  698</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a>(uint32_t prediv)</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>{</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>        <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> &amp; ~RCC_CFGR2_PREDIV1) |</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>                        (prediv &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#ga293dd15e4c794c9bf194b63e89c086c7">RCC_CFGR2_PREDIV1_SHIFT</a>);</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>}</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span> </div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3a206a5322c1c6f7737654e13a01c6b8">  704</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a>(uint32_t prediv)</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>{</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>        <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> &amp; ~RCC_CFGR2_PREDIV2) |</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>                        (prediv &lt;&lt; <a class="code hl_define" href="group__rcc__defines.html#gacf7012a216eba88fe404227e1eb98772">RCC_CFGR2_PREDIV2_SHIFT</a>);</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>}</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span> </div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga2ce7e31318695e354e955004c0050a85">  710</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a>(uint32_t rccsrc)</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>{</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>        <span class="keywordflow">if</span> (rccsrc) {</div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>                <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> |= <a class="code hl_define" href="group__rcc__defines.html#gaa4a1ff9f61066fbfc4b694334f673a4d">RCC_CFGR2_PREDIV1SRC</a>;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                <a class="code hl_define" href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a> &amp;= ~RCC_CFGR2_PREDIV1SRC;</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>        }</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>}</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span> </div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">/** @brief RCC Get the System Clock Source.</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"></span> </div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">@returns Unsigned int32. System clock source:</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">@li 00 indicates HSE</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">@li 01 indicates LSE</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">@li 02 indicates PLL</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">*/</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span> </div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">  728</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>{</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>        <span class="comment">/* Return the clock source which is used as system clock. */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>        <span class="keywordflow">return</span> (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &amp; <a class="code hl_define" href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>) &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a>;</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>}</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span> </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/*</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * These functions are setting up the whole clock system for the most common</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> * input clock and output clock configurations.</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">/** @brief RCC Set System Clock PLL at 64MHz from HSI</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment"></span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">*/</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span> </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7">  744</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>{</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span> </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">         */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);   <span class="comment">/* Set. 64MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>); <span class="comment">/* Set.  8MHz Max. 14MHz */</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);    <span class="comment">/* Set. 32MHz Max. 36MHz */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);   <span class="comment">/* Set. 64MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">         * Sysclk is running with 64MHz -&gt; 2 waitstates.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">         */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>);</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span> </div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="comment">         * Set the PLL multiplication factor to 16.</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment">         * 8MHz (internal) * 16 (multiplier) / 2 (PLLSRC_HSI_CLK_DIV2) = 64MHz</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">         */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>        <span class="comment">/* Select HSI/2 as PLL source. */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>);</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span> </div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 64000000;</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 32000000;</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 64000000;</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>}</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span> </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment">/** @brief RCC Set System Clock PLL at 48MHz from HSI</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"></span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">*/</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span> </div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2">  797</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>{</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span> </div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">         */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);      <span class="comment">/*Set.48MHz Max.72MHz */</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>);   <span class="comment">/*Set. 6MHz Max.14MHz */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);      <span class="comment">/*Set.24MHz Max.36MHz */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);     <span class="comment">/*Set.48MHz Max.72MHz */</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>        <a class="code hl_function" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(<a class="code hl_define" href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>);  <span class="comment">/*Set.48MHz Max.48MHz */</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span> </div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">         * Sysclk runs with 48MHz -&gt; 1 waitstates.</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">         */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a>);</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">         * Set the PLL multiplication factor to 12.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">         * 8MHz (internal) * 12 (multiplier) / 2 (PLLSRC_HSI_CLK_DIV2) = 48MHz</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">         */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>);</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>        <span class="comment">/* Select HSI/2 as PLL source. */</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>);</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span> </div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span> </div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 48000000;</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 24000000;</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 48000000;</div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span>}</div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span> </div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/** @brief RCC Set System Clock PLL at 24MHz from HSI</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"></span> </div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">*/</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">  851</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>{</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span> </div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">         */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>); <span class="comment">/* Set. 24MHz Max. 24MHz */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>); <span class="comment">/* Set. 12MHz Max. 12MHz */</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>); <span class="comment">/* Set. 24MHz Max. 24MHz */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>); <span class="comment">/* Set. 24MHz Max. 24MHz */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">         * Sysclk is (will be) running with 24MHz -&gt; 0 waitstates.</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">         */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>);</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span> </div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment">         * Set the PLL multiplication factor to 6.</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment">         * 8MHz (internal) * 6 (multiplier) / 2 (PLLSRC_HSI_CLK_DIV2) = 24MHz</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">         */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>);</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span> </div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>        <span class="comment">/* Select HSI/2 as PLL source. */</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>);</div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span> </div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 24000000;</div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 24000000;</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 24000000;</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>}</div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span> </div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">/** @brief RCC Set System Clock PLL at 24MHz from HSE at 8MHz</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment"></span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">*/</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span> </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">  904</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>{</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>        <span class="comment">/* Enable external high-speed oscillator 8MHz. */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">         */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);    <span class="comment">/* Set. 24MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>);  <span class="comment">/* Set. 12MHz Max. 14MHz */</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 24MHz Max. 36MHz */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 24MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span> </div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">         * Sysclk runs with 24MHz -&gt; 0 waitstates.</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">         */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a>);</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span> </div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">         * Set the PLL multiplication factor to 3.</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">         * 8MHz (external) * 3 (multiplier) = 24MHz</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">         */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>);</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>        <span class="comment">/* Select HSE as PLL source. */</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>);</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">         * External frequency undivided before entering PLL</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">         * (only valid/needed for HSE).</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">         */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>        <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(<a class="code hl_define" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a>);</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span> </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 24000000;</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 24000000;</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 24000000;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>}</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span> </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">/** @brief RCC Set System Clock PLL at 72MHz from HSE at 8MHz</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"></span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">*/</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844">  968</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>{</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span> </div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>        <span class="comment">/* Enable external high-speed oscillator 8MHz. */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">         */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>);  <span class="comment">/* Set.  9MHz Max. 14MHz */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);     <span class="comment">/* Set. 36MHz Max. 36MHz */</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">         * Sysclk runs with 72MHz -&gt; 2 waitstates.</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">         */</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>);</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">         * Set the PLL multiplication factor to 9.</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">         * 8MHz (external) * 9 (multiplier) = 72MHz</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">         */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>        <span class="comment">/* Select HSE as PLL source. */</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>);</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">         * External frequency undivided before entering PLL</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">         * (only valid/needed for HSE).</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">         */</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>        <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(<a class="code hl_define" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a>);</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span> </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 72000000;</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 36000000;</div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 72000000;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span>}</div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">/** @brief RCC Set System Clock PLL at 72MHz from HSE at 12MHz</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"></span> </div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">*/</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b"> 1032</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>{</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>        <span class="comment">/* Enable external high-speed oscillator 16MHz. */</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment">         */</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>);  <span class="comment">/* Set. 12MHz Max. 14MHz */</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);     <span class="comment">/* Set. 36MHz Max. 36MHz */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">         * Sysclk runs with 72MHz -&gt; 2 waitstates.</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">         */</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>);</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">         * Set the PLL multiplication factor to 9.</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">         * 12MHz (external) * 6 (multiplier) / 1 (PLLXTPRE_HSE_CLK) = 72MHz</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">         */</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>);</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>        <span class="comment">/* Select HSI as PLL source. */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>);</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">         * Divide external frequency by 2 before entering PLL</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">         * (only valid/needed for HSE).</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">         */</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>        <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(<a class="code hl_define" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a>);</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span> </div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 72000000;</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 36000000;</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 72000000;</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>}</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span> </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">/** @brief RCC Set System Clock PLL at 72MHz from HSE at 16MHz</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="comment"></span> </div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">*/</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1"> 1096</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>{</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>        <span class="comment">/* Enable internal high-speed oscillator. */</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>        <span class="comment">/* Select HSI as SYSCLK source. */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>);</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span> </div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>        <span class="comment">/* Enable external high-speed oscillator 16MHz. */</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">         */</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>);  <span class="comment">/* Set. 12MHz Max. 14MHz */</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);     <span class="comment">/* Set. 36MHz Max. 36MHz */</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span> </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">         * Sysclk runs with 72MHz -&gt; 2 waitstates.</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">         */</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">         * Set the PLL multiplication factor to 9.</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">         * 16MHz (external) * 9 (multiplier) / 2 (PLLXTPRE_HSE_CLK_DIV2) = 72MHz</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">         */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>);</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>        <span class="comment">/* Select HSI as PLL source. */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>);</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">         * Divide external frequency by 2 before entering PLL</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">         * (only valid/needed for HSE).</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">         */</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span>        <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(<a class="code hl_define" href="group__rcc__cfgr__hsepre.html#ga15d3f6df78807020267171081ef97b82">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>);</div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span> </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 72000000;</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 36000000;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 72000000;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>}</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="comment">/** @brief RCC Set System Clock PLL at 72MHz from HSE at 25MHz</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="comment"></span> </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="comment">*/</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span> </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b"> 1160</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>{</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>        <span class="comment">/* Enable external high-speed oscillator 25MHz. */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>);</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="comment">         * Sysclk runs with 72MHz -&gt; 2 waitstates.</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">         * 0WS from 0-24MHz</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">         * 1WS from 24-48MHz</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment">         * 2WS from 48-72MHz</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment">         */</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(<a class="code hl_define" href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a>);</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">         * Set prescalers for AHB, ADC, APB1, APB2.</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">         * Do this before touching the PLL (TODO: why?).</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">         */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(<a class="code hl_define" href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(<a class="code hl_define" href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>);  <span class="comment">/* Set. 12MHz Max. 14MHz */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a>);     <span class="comment">/* Set. 36MHz Max. 36MHz */</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(<a class="code hl_define" href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a>);    <span class="comment">/* Set. 72MHz Max. 72MHz */</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>        <span class="comment">/* Set pll2 prediv and multiplier */</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>        <a class="code hl_function" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a>(<a class="code hl_define" href="group__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a>);</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>        <a class="code hl_function" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>);</div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span> </div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>        <span class="comment">/* Enable PLL2 oscillator and wait for it to stabilize */</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>);</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>);</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span> </div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>        <span class="comment">/* Set pll1 prediv/multiplier, prediv1 src, and usb predivider */</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>        <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(<a class="code hl_define" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a>);</div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>        <a class="code hl_function" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a>(<a class="code hl_define" href="group__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>);</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>        <a class="code hl_function" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a>(<a class="code hl_define" href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>);</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(<a class="code hl_define" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>);</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(<a class="code hl_define" href="group__rcc__cfgr__pcs.html#gac2711eb7f3f3496ce6a17bb310eda290">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>);</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>        <a class="code hl_function" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(<a class="code hl_define" href="group__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>);</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>        <span class="comment">/* enable PLL1 and wait for it to stabilize */</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>        <span class="comment">/* Set the peripheral clock frequencies used */</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 72000000;</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 36000000;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 72000000;</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>}</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga4bbf49936af50688a96ec4f309f710c6"> 1213</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a>(<span class="keyword">const</span> <span class="keyword">struct</span> <a class="code hl_struct" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>{</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a> == <a class="code hl_define" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>) {</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>                <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>                <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a>);</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>                <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>                <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a>);</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>        }</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>        <a class="code hl_function" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">hpre</a>);</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>        <a class="code hl_function" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a>);</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>        <a class="code hl_function" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a>);</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>        <a class="code hl_function" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">adcpre</a>);</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>        <a class="code hl_function" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">usbpre</a>);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>        <a class="code hl_function" href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">flash_waitstates</a>);</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>        <a class="code hl_function" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">pll_mul</a>);</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>        <a class="code hl_function" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">pll_source</a>);</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment">         * Magically handle F105/7 parts too.</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">         * xtpre == prediv1 bit 0.</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">         */</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a46c6a5b199d7743e6c160cea8e5aee6d">prediv1</a> &gt; <a class="code hl_define" href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>) {</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>                <a class="code hl_function" href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a46c6a5b199d7743e6c160cea8e5aee6d">prediv1</a>);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>                <a class="code hl_function" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a46c6a5b199d7743e6c160cea8e5aee6d">prediv1</a>);</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>        }</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#abe87b7fc2236dcc6b9aca303fa0eec60">prediv1_source</a>) {</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>                <a class="code hl_function" href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#abe87b7fc2236dcc6b9aca303fa0eec60">prediv1_source</a>);</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>        }</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>        <span class="comment">/*</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">         * Magically handle other plls/prescalers on other parts</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">         */</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a4854a38b519c87997f208b286982826d">prediv2</a>) {</div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>                <a class="code hl_function" href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a4854a38b519c87997f208b286982826d">prediv2</a>);</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>        }</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#af42e727e6312b96634b067aae8ae7c9f">pll2_mul</a>) {</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>                <a class="code hl_function" href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#af42e727e6312b96634b067aae8ae7c9f">pll2_mul</a>);</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>                <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>);</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>                <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a>);</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>        }</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>        <span class="keywordflow">if</span> (clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a53a26b422dc74ec0a86d1114f6696dc7">pll3_mul</a>) {</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>                <a class="code hl_function" href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a>(clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a53a26b422dc74ec0a86d1114f6696dc7">pll3_mul</a>);</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>                <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>);</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>                <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a>);</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>        }</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>        <span class="comment">/* Enable PLL oscillator and wait for it to stabilize. */</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>        <a class="code hl_function" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>        <a class="code hl_function" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>(<a class="code hl_enumvalue" href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a>);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span> </div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>        <span class="comment">/* Select PLL as SYSCLK source. */</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>        <a class="code hl_function" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a>(<a class="code hl_define" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>);</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>        <span class="comment">/* Set the peripheral clock frequencies used. */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>        <a class="code hl_variable" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a>  = clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">ahb_frequency</a>;</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>        <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#a618efb7b6d896f2b5310a582593195d3">apb1_frequency</a>;</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>        <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = clock-&gt;<a class="code hl_variable" href="structrcc__clock__scale.html#ad79ab725f939331a2797964608313b8f">apb2_frequency</a>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>}</div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span> </div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="comment">/** @brief RCC Reset the Backup Domain</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="comment"></span> </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment">The backup domain registers are reset to disable RTC controls and clear user</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">data.</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">*/</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span> </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584"> 1283</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>{</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>        <span class="comment">/* Set the backup domain software reset. */</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>        <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> |= <a class="code hl_define" href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>        <span class="comment">/* Clear the backup domain software reset. */</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>        <a class="code hl_define" href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a> &amp;= ~RCC_BDCR_BDRST;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>}</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">/** @brief Get the peripheral clock speed for the USART at base specified.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> * @param usart  Base address of USART to get clock frequency for.</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment"> */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga3cfb3913707f5712833346ea2e6d4ba2"> 1296</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a>(uint32_t usart)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>{</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>        <span class="keywordflow">if</span> (usart == <a class="code hl_define" href="stm32_2f1_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a>) {</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a>;</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>                <span class="keywordflow">return</span> <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>        }</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>}</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">/** @brief Get the peripheral clock speed for the Timer at base specified.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment"> * @param timer  Base address of TIM to get clock frequency for.</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment"> */</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga31e9d235ff78a3228bbf5e8b6a2de212"> 1309</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a>(uint32_t timer)</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>{</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>        <span class="comment">/* Handle APB1 timer clocks. */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>        <span class="keywordflow">if</span> (timer &gt;= <a class="code hl_define" href="stm32_2f1_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a> &amp;&amp; timer &lt;= <a class="code hl_define" href="stm32_2f1_2memorymap_8h.html#a862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a>) {</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>                uint8_t <a class="code hl_variable" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga1220a63e00de9ff4a2a45474ead3662d">RCC_CFGR_PPRE1_MASK</a>;</div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>                <span class="keywordflow">return</span> (<a class="code hl_variable" href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">ppre1</a> == <a class="code hl_define" href="group__rcc__cfgr__deprecated.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>) ? <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>                        : 2 * <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>                uint8_t <a class="code hl_variable" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a> = (<a class="code hl_define" href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a> &gt;&gt; <a class="code hl_define" href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a>) &amp; <a class="code hl_define" href="group__rcc__defines.html#ga41aef118b0611444caa87df8ea302dc2">RCC_CFGR_PPRE2_MASK</a>;</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>                <span class="keywordflow">return</span> (<a class="code hl_variable" href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">ppre2</a> == <a class="code hl_define" href="group__rcc__cfgr__deprecated.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>) ? <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>                        : 2 * <a class="code hl_variable" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a>;</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        }</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>        <a class="code hl_define" href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a>();</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>}</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">/** @brief Get the peripheral clock speed for the I2C device at base specified.</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment"> * @param i2c  Base address of I2C to get clock frequency for.</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment"> */</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group__rcc__defines.html#ga92fb456350d70bbc116063113995b2eb"> 1328</a></span>uint32_t <a class="code hl_function" href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a>(uint32_t i2c __attribute__((unused)))</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>{</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>        <span class="keywordflow">return</span> <a class="code hl_variable" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a>;</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>}<span class="comment"></span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment">/**@}*/</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="ttc" id="aassert_8h_html"><div class="ttname"><a href="assert_8h.html">assert.h</a></div></div>
<div class="ttc" id="aflash_8h_html"><div class="ttname"><a href="flash_8h.html">flash.h</a></div></div>
<div class="ttc" id="agroup__debugging_html_gac2ec555ba39f6c80aa9f3a9289864076"><div class="ttname"><a href="group__debugging.html#gac2ec555ba39f6c80aa9f3a9289864076">cm3_assert_not_reached</a></div><div class="ttdeci">#define cm3_assert_not_reached()</div><div class="ttdoc">Check if unreachable code is reached.</div><div class="ttdef"><b>Definition:</b> <a href="assert_8h_source.html#l00102">assert.h:102</a></div></div>
<div class="ttc" id="agroup__flash__file_html_ga9347b16d27d64b79f507dc9cad8633b2"><div class="ttname"><a href="group__flash__file.html#ga9347b16d27d64b79f507dc9cad8633b2">flash_set_ws</a></div><div class="ttdeci">void flash_set_ws(uint32_t ws)</div><div class="ttdoc">Set the Number of Wait States.</div><div class="ttdef"><b>Definition:</b> <a href="flash__common__all_8c_source.html#l00036">flash_common_all.c:36</a></div></div>
<div class="ttc" id="agroup__flash__latency_html_ga936324709ea40109331b76849da2c8b2"><div class="ttname"><a href="group__flash__latency.html#ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_0WS</div><div class="ttdef"><b>Definition:</b> <a href="f1_2flash_8h_source.html#l00074">f1/flash.h:74</a></div></div>
<div class="ttc" id="agroup__flash__latency_html_gad9b09ca8db6df455d0b8f810f8521257"><div class="ttname"><a href="group__flash__latency.html#gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_2WS</div><div class="ttdef"><b>Definition:</b> <a href="f1_2flash_8h_source.html#l00076">f1/flash.h:76</a></div></div>
<div class="ttc" id="agroup__flash__latency_html_gaec66af244e6afb5bbf9816d7c76e1621"><div class="ttname"><a href="group__flash__latency.html#gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</a></div><div class="ttdeci">#define FLASH_ACR_LATENCY_1WS</div><div class="ttdef"><b>Definition:</b> <a href="f1_2flash_8h_source.html#l00075">f1/flash.h:75</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__adcpre_html_ga7898d2e86664877dc43fbc2421a16347"><div class="ttname"><a href="group__rcc__cfgr__adcpre.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_DIV8</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00191">f1/rcc.h:191</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__adcpre_html_ga8337d95f8480d74072e817540a333b6c"><div class="ttname"><a href="group__rcc__cfgr__adcpre.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_DIV6</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00190">f1/rcc.h:190</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__adcpre_html_ga9514a85f55de77d1c7d7be1f2f1f9665"><div class="ttname"><a href="group__rcc__cfgr__adcpre.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00188">f1/rcc.h:188</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__ahbpre_html_ga2b5c237044af2e4d7343d46cf6c24318"><div class="ttname"><a href="group__rcc__cfgr__ahbpre.html#ga2b5c237044af2e4d7343d46cf6c24318">RCC_CFGR_HPRE_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00214">f1/rcc.h:214</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__apbxpre_html_ga291734798fe9cc096b93d0798562a888"><div class="ttname"><a href="group__rcc__cfgr__apbxpre.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00203">f1/rcc.h:203</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__apbxpre_html_ga36ce88e772b602635e4da27c4d772851"><div class="ttname"><a href="group__rcc__cfgr__apbxpre.html#ga36ce88e772b602635e4da27c4d772851">RCC_CFGR_PPRE_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00202">f1/rcc.h:202</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__deprecated_html_ga1a780d4b6db101967459b5af2477d43d"><div class="ttname"><a href="group__rcc__cfgr__deprecated.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00250">f1/rcc.h:250</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__deprecated_html_ga2f566d03233f7da450d0e3575694cfb1"><div class="ttname"><a href="group__rcc__cfgr__deprecated.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00256">f1/rcc.h:256</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__hsepre_html_ga15d3f6df78807020267171081ef97b82"><div class="ttname"><a href="group__rcc__cfgr__hsepre.html#ga15d3f6df78807020267171081ef97b82">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00169">f1/rcc.h:169</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__hsepre_html_gaf76a3e67c0ccd7d58ded96d9ad6b8b1e"><div class="ttname"><a href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a></div><div class="ttdeci">#define RCC_CFGR_PLLXTPRE_HSE_CLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00168">f1/rcc.h:168</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pcs_html_ga20a48b08666d4fe8bbb20692ac6ee96b"><div class="ttname"><a href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE_CLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00178">f1/rcc.h:178</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pcs_html_gac2711eb7f3f3496ce6a17bb310eda290"><div class="ttname"><a href="group__rcc__cfgr__pcs.html#gac2711eb7f3f3496ce6a17bb310eda290">RCC_CFGR_PLLSRC_PREDIV1_CLK</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_PREDIV1_CLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00179">f1/rcc.h:179</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pcs_html_gad02753e7bee6f503c08dc540f1def3d4"><div class="ttname"><a href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSI_CLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00177">f1/rcc.h:177</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pmf_html_ga3aa8fed034d89d3dab603ff65f8eebd9"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00158">f1/rcc.h:158</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pmf_html_ga3bd70f927de3222b4e60fbfc6c01a42a"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL3</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00144">f1/rcc.h:144</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pmf_html_ga941f0c02ee62a1322e9696bffca43d6f"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL6</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00147">f1/rcc.h:147</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pmf_html_gaba6a14a20b28d0f71e99d48a951f64fc"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00150">f1/rcc.h:150</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__pmf_html_gaf06acc20cc61d92fac6b2296c7cff576"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00153">f1/rcc.h:153</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__scs_html_ga07284cd0c135bca6eb2c177f416e8d61"><div class="ttname"><a href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_HSICLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00235">f1/rcc.h:235</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__scs_html_ga81ce757b20164fa21501b15fd91c9691"><div class="ttname"><a href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_PLLCLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00237">f1/rcc.h:237</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__scs_html_gad3d957694199b9ed8475d2470fa3ecff"><div class="ttname"><a href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a></div><div class="ttdeci">#define RCC_CFGR_SW_SYSCLKSEL_HSECLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00236">f1/rcc.h:236</a></div></div>
<div class="ttc" id="agroup__rcc__cfgr__usbpre_html_gae29da6a19335a48cee00327e32a01474"><div class="ttname"><a href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE_PLL_CLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00131">f1/rcc.h:131</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00447">f1/rcc.h:447</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga017674a2614bb741ddf187bbf6ebbb5f"><div class="ttname"><a href="group__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV1SRC_PLL2_CLK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00487">f1/rcc.h:487</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga0f007895a17e668f22f7b8b24ca90aec"><div class="ttname"><a href="group__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00303">f1/rcc.h:303</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga10536e1ad45c689f571d5de3d7b3de55"><div class="ttname"><a href="group__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a></div><div class="ttdeci">#define RCC_CIR</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00050">f1/rcc.h:50</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga1195141f8cc44ef3f2b61c1e6208feff"><div class="ttname"><a href="group__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a></div><div class="ttdeci">#define RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00514">f1/rcc.h:514</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga11ea196450aac9ac35e283a66afc3da6"><div class="ttname"><a href="group__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIR_HSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00304">f1/rcc.h:304</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga1220a63e00de9ff4a2a45474ead3662d"><div class="ttname"><a href="group__rcc__defines.html#ga1220a63e00de9ff4a2a45474ead3662d">RCC_CFGR_PPRE1_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00197">f1/rcc.h:197</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga144b5147f3a8d0bfda04618e301986aa"><div class="ttname"><a href="group__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a></div><div class="ttdeci">#define RCC_CIR_LSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00285">f1/rcc.h:285</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga15a0cbdc8e97c9b49262611b4a999f0e"><div class="ttname"><a href="group__rcc__defines.html#ga15a0cbdc8e97c9b49262611b4a999f0e">RCC_CFGR_PPRE2_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00194">f1/rcc.h:194</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__rcc__defines.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00102">f1/rcc.h:102</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga1b70927cab2ba9cf82d1620cf88b0f95"><div class="ttname"><a href="group__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00291">f1/rcc.h:291</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga245af864b194f0c2b2389ea1ee49a396"><div class="ttname"><a href="group__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CIR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00282">f1/rcc.h:282</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga24fa002379ec3fd9063457f412250327"><div class="ttname"><a href="group__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a></div><div class="ttdeci">#define RCC_CR_PLL2RDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00065">f1/rcc.h:65</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga250f64c1041b823f2bd5dbbb4c54a2d5"><div class="ttname"><a href="group__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a></div><div class="ttdeci">#define RCC_CR_PLL2ON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00066">f1/rcc.h:66</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga293dd15e4c794c9bf194b63e89c086c7"><div class="ttname"><a href="group__rcc__defines.html#ga293dd15e4c794c9bf194b63e89c086c7">RCC_CFGR2_PREDIV1_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00499">f1/rcc.h:499</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00442">f1/rcc.h:442</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga3465fac46f8d87fc7e243765777af052"><div class="ttname"><a href="group__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a></div><div class="ttdeci">#define RCC_CR</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00048">f1/rcc.h:48</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga3ea07157abac14618b2ac3f2e9bfa9b9"><div class="ttname"><a href="group__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a></div><div class="ttdeci">#define RCC_CR_PLL3RDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00063">f1/rcc.h:63</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga41aef118b0611444caa87df8ea302dc2"><div class="ttname"><a href="group__rcc__defines.html#ga41aef118b0611444caa87df8ea302dc2">RCC_CFGR_PPRE2_MASK</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00195">f1/rcc.h:195</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga46edb2b9568f002feba7b4312ed92c1f"><div class="ttname"><a href="group__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a></div><div class="ttdeci">#define RCC_CIR_CSSC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00277">f1/rcc.h:277</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga51d5a6f6ad3d9865ed8b6ab562c254d0"><div class="ttname"><a href="group__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV_DIV5</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00529">f1/rcc.h:529</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga5492f9b58600cf66616eb931b48b3c11"><div class="ttname"><a href="group__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00292">f1/rcc.h:292</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga64199667e9ebcac6859f3f9c275fc7d9"><div class="ttname"><a href="group__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a></div><div class="ttdeci">#define RCC_CFGR2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00059">f1/rcc.h:59</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga68c2b48bd51903ccf423c86458194354"><div class="ttname"><a href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a></div><div class="ttdeci">rcc_osc</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00567">f1/rcc.h:567</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga6a0ad2672c9ba1b26012cbc6d423dff8"><div class="ttname"><a href="group__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00294">f1/rcc.h:294</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga6e483b8da7b5a5da25e9a745bb19f6ec"><div class="ttname"><a href="group__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a></div><div class="ttdeci">#define RCC_CSR</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00057">f1/rcc.h:57</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga76d5216c09e764ecd88869ae06377351"><div class="ttname"><a href="group__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">RCC_CIR_PLL2RDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLL2RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00290">f1/rcc.h:290</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00443">f1/rcc.h:443</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga7d2cd9db476de8f2d9043d783f5af014"><div class="ttname"><a href="group__rcc__defines.html#ga7d2cd9db476de8f2d9043d783f5af014">RCC_CFGR2_PLL3MUL_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR2_PLL3MUL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00490">f1/rcc.h:490</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga7e7f10468741ab47dc34808af0e49b2b"><div class="ttname"><a href="group__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a></div><div class="ttdeci">#define RCC_CR_PLL3ON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00064">f1/rcc.h:64</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00462">f1/rcc.h:462</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00071">f1/rcc.h:71</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga872ba937149a7372138df06f8188ab56"><div class="ttname"><a href="group__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00295">f1/rcc.h:295</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga8a587751e0aa065d5cc0597ddafcbe2f"><div class="ttname"><a href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00525">f1/rcc.h:525</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga8beaa356ccf238b4f9d8ef61dbeae7b1"><div class="ttname"><a href="group__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00526">f1/rcc.h:526</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga8f7780f390ef4cbb05efa06554ba0998"><div class="ttname"><a href="group__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a></div><div class="ttdeci">#define RCC_CFGR</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00049">f1/rcc.h:49</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga90cb7241f48c9caa1c569644b59e2e17"><div class="ttname"><a href="group__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">RCC_CIR_PLL3RDYF</a></div><div class="ttdeci">#define RCC_CIR_PLL3RDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00301">f1/rcc.h:301</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga9459caf4aa04950627a7f9aace92d6c1"><div class="ttname"><a href="group__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">RCC_CIR_PLL3RDYIE</a></div><div class="ttdeci">#define RCC_CIR_PLL3RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00289">f1/rcc.h:289</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga9464e8188d717902990b467a9396d238"><div class="ttname"><a href="group__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a></div><div class="ttdeci">#define RCC_CIR_HSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00283">f1/rcc.h:283</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga982989563f1a95c89bf7f4a25d99f704"><div class="ttname"><a href="group__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00286">f1/rcc.h:286</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00075">f1/rcc.h:75</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_ga9ed985d9488fd0a558ee5be632a86744"><div class="ttname"><a href="group__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00135">f1/rcc.h:135</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaa2657f572e9f24f599f8fd9ec9453718"><div class="ttname"><a href="group__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">RCC_CIR_PLL3RDYC</a></div><div class="ttdeci">#define RCC_CIR_PLL3RDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00280">f1/rcc.h:280</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaa4a1ff9f61066fbfc4b694334f673a4d"><div class="ttname"><a href="group__rcc__defines.html#gaa4a1ff9f61066fbfc4b694334f673a4d">RCC_CFGR2_PREDIV1SRC</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV1SRC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00488">f1/rcc.h:488</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaaee06473ada7ed1bf2cae8e52ce2e9ab"><div class="ttname"><a href="group__rcc__defines.html#gaaee06473ada7ed1bf2cae8e52ce2e9ab">RCC_CFGR_SWS_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SWS_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00101">f1/rcc.h:101</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00446">f1/rcc.h:446</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00461">f1/rcc.h:461</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gab58447b7a74aec862cf32a6e1501bb73"><div class="ttname"><a href="group__rcc__defines.html#gab58447b7a74aec862cf32a6e1501bb73">RCC_CFGR_PLLMUL_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00083">f1/rcc.h:83</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gabd13837c4c33c5df3bdff96f8886d438"><div class="ttname"><a href="group__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a></div><div class="ttdeci">#define RCC_BDCR</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00056">f1/rcc.h:56</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gabe7c24d93b0680674cd0e4a40ad72db7"><div class="ttname"><a href="group__rcc__defines.html#gabe7c24d93b0680674cd0e4a40ad72db7">RCC_CFGR2_PLL2MUL_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR2_PLL2MUL_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00493">f1/rcc.h:493</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gabe81fd6d8e84f74aa4f2e31f26aa2819"><div class="ttname"><a href="group__rcc__defines.html#gabe81fd6d8e84f74aa4f2e31f26aa2819">RCC_CFGR_HPRE_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00098">f1/rcc.h:98</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gabf21dbdc54c80f40bcf9f9c7ed3563e9"><div class="ttname"><a href="group__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV2_DIV5</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00547">f1/rcc.h:547</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gabfc100e7ae673dfcec7be79af0d91dfe"><div class="ttname"><a href="group__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIR_LSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00306">f1/rcc.h:306</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gac1ff0e57acf7fa261817c5ee5cb714c7"><div class="ttname"><a href="group__rcc__defines.html#gac1ff0e57acf7fa261817c5ee5cb714c7">RCC_CFGR_SW_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_SW_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00104">f1/rcc.h:104</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gac714351a6f9dab4741354fb017638580"><div class="ttname"><a href="group__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00293">f1/rcc.h:293</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gacb94ccfe6a212f020e732d1dd787a6fb"><div class="ttname"><a href="group__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00307">f1/rcc.h:307</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00069">f1/rcc.h:69</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gacf7012a216eba88fe404227e1eb98772"><div class="ttname"><a href="group__rcc__defines.html#gacf7012a216eba88fe404227e1eb98772">RCC_CFGR2_PREDIV2_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV2_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00496">f1/rcc.h:496</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00068">f1/rcc.h:68</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gad1b58377908e5c31a684747d0a80ecb2"><div class="ttname"><a href="group__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00284">f1/rcc.h:284</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gad38877547c4cbbb94659d5726f377163"><div class="ttname"><a href="group__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00305">f1/rcc.h:305</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gad66b719e4061294de35af58cc27aba7f"><div class="ttname"><a href="group__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a></div><div class="ttdeci">#define RCC_CIR_CSSF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00298">f1/rcc.h:298</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gad77508f4113577c9cbdce5fc50cfcb9d"><div class="ttname"><a href="group__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">RCC_CIR_PLL2RDYF</a></div><div class="ttdeci">#define RCC_CIR_PLL2RDYF</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00302">f1/rcc.h:302</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00072">f1/rcc.h:72</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gadc7fabc8e19c3085b93190142655ff28"><div class="ttname"><a href="group__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">RCC_CIR_PLL2RDYC</a></div><div class="ttdeci">#define RCC_CIR_PLL2RDYC</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00281">f1/rcc.h:281</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gade6d5077566e1bf81dd47156743dd05e"><div class="ttname"><a href="group__rcc__defines.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00081">f1/rcc.h:81</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gae46d6eb30e0bf1cf914cd49a75352915"><div class="ttname"><a href="group__rcc__defines.html#gae46d6eb30e0bf1cf914cd49a75352915">RCC_CFGR_ADCPRE_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00089">f1/rcc.h:89</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00076">f1/rcc.h:76</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00067">f1/rcc.h:67</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gafb5d3be2370b0ec48507ffdac9745c8b"><div class="ttname"><a href="group__rcc__defines.html#gafb5d3be2370b0ec48507ffdac9745c8b">RCC_CFGR_PPRE1_SHIFT</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00196">f1/rcc.h:196</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga37e5bcd3891267f02e35175157d743e7a2cdb10b263bf042b0b208ff636bebecf"><div class="ttname"><a href="group__rcc__defines.html#gga37e5bcd3891267f02e35175157d743e7a2cdb10b263bf042b0b208ff636bebecf">RCC_CLOCK_HSE_END</a></div><div class="ttdeci">@ RCC_CLOCK_HSE_END</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00718">f1/rcc.h:717</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a1876e08e92a9ea07faac183d918ac1fc">RCC_HSI</a></div><div class="ttdeci">@ RCC_HSI</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4056125ad3ce893cf89f45da4488ae0a">RCC_PLL2</a></div><div class="ttdeci">@ RCC_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a4e5d0c838caa0e75a56ea47ef36ad782">RCC_LSI</a></div><div class="ttdeci">@ RCC_LSI</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00569">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354a627d71402d403a5517bd652ece1d5013">RCC_PLL</a></div><div class="ttdeci">@ RCC_PLL</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa0d54244420168e28b671a94bf2c75e4">RCC_LSE</a></div><div class="ttdeci">@ RCC_LSE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354aa72a0e027ef7492439824d675d4a2fb4">RCC_HSE</a></div><div class="ttdeci">@ RCC_HSE</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3"><div class="ttname"><a href="group__rcc__defines.html#gga68c2b48bd51903ccf423c86458194354ab9853e566b40436a1d6aef6230b37bc3">RCC_PLL3</a></div><div class="ttdeci">@ RCC_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00568">f1/rcc.h:568</a></div></div>
<div class="ttc" id="agroup__rcc__defines_html_gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa"><div class="ttname"><a href="group__rcc__defines.html#gga784c76fc43dbb39e073f878c6daa9f93a9cb133796afbeb123bd668019b593aaa">RCC_CLOCK_HSI_END</a></div><div class="ttdeci">@ RCC_CLOCK_HSI_END</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00709">f1/rcc.h:708</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga01c3b6e7aee2cee13506e3f555539008"><div class="ttname"><a href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a></div><div class="ttdeci">int rcc_osc_ready_int_flag(enum rcc_osc osc)</div><div class="ttdoc">RCC Read the Oscillator Ready Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00293">rcc.c:293</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga0d3d34d807e0934127960914833a1b4d"><div class="ttname"><a href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a></div><div class="ttdeci">int rcc_css_int_flag(void)</div><div class="ttdoc">RCC Read the Clock Security System Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00338">rcc.c:338</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga190cb3bbb95d687334d00e15bfab5b56"><div class="ttname"><a href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a></div><div class="ttdeci">void rcc_set_adcpre(uint32_t adcpre)</div><div class="ttdoc">ADC Setup the A/D Clock.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00632">rcc.c:632</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga1a7e55c7554def2e7152af495e1565a8"><div class="ttname"><a href="group__rcc__file.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a></div><div class="ttdeci">void rcc_set_rtc_clock_source(enum rcc_osc clock_source)</div><div class="ttdoc">RCC Set the Source for the RTC clock.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00581">rcc.c:581</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga1c96c4bce0fe924171980aa993d2a0af"><div class="ttname"><a href="group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a></div><div class="ttdeci">void rcc_osc_ready_int_clear(enum rcc_osc osc)</div><div class="ttdoc">RCC Clear the Oscillator Ready Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00193">rcc.c:193</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga1dfd0e0ba16285ce16e782e07af2cafa"><div class="ttname"><a href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a></div><div class="ttdeci">void rcc_wait_for_osc_ready(enum rcc_osc osc)</div><div class="ttdoc">Wait for Oscillator Ready.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00364">rcc.c:364</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2297cce07d5113023bf8eff03fc62c66"><div class="ttname"><a href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a></div><div class="ttdeci">void rcc_css_disable(void)</div><div class="ttdoc">RCC Disable the Clock Security System.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00467">rcc.c:467</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2706213ae449214826f797ac93c51d52"><div class="ttname"><a href="group__rcc__file.html#ga2706213ae449214826f797ac93c51d52">rcc_is_osc_ready</a></div><div class="ttdeci">bool rcc_is_osc_ready(enum rcc_osc osc)</div><div class="ttdoc">Is the given oscillator ready?</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00343">rcc.c:343</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2a1d0a3e6272c2268ed5b560fb37262c"><div class="ttname"><a href="group__rcc__file.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_8mhz_out_24mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00904">rcc.c:904</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2c291271812c333d975807cd5ec99a36"><div class="ttname"><a href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a></div><div class="ttdeci">void rcc_set_sysclk_source(uint32_t clk)</div><div class="ttdoc">RCC Set the Source for the System Clock.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00478">rcc.c:478</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2ce7e31318695e354e955004c0050a85"><div class="ttname"><a href="group__rcc__file.html#ga2ce7e31318695e354e955004c0050a85">rcc_set_prediv1_source</a></div><div class="ttdeci">void rcc_set_prediv1_source(uint32_t rccsrc)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00710">rcc.c:710</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2f1b40f85aa73bc45b6d1cbb255881d9"><div class="ttname"><a href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a></div><div class="ttdeci">uint32_t rcc_apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00058">rcc.c:58</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><div class="ttname"><a href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a></div><div class="ttdeci">void rcc_set_pll_source(uint32_t pllsrc)</div><div class="ttdoc">RCC Set the PLL Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00534">rcc.c:534</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3002a6fe10a813069b1d13c98c0a6da7"><div class="ttname"><a href="group__rcc__file.html#ga3002a6fe10a813069b1d13c98c0a6da7">rcc_set_prediv1</a></div><div class="ttdeci">void rcc_set_prediv1(uint32_t prediv)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00698">rcc.c:698</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga31e9d235ff78a3228bbf5e8b6a2de212"><div class="ttname"><a href="group__rcc__file.html#ga31e9d235ff78a3228bbf5e8b6a2de212">rcc_get_timer_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_timer_clk_freq(uint32_t timer)</div><div class="ttdoc">Get the peripheral clock speed for the Timer at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01309">rcc.c:1309</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3373359648b1677ac49d2fe86bff99b7"><div class="ttname"><a href="group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a></div><div class="ttdeci">uint32_t rcc_system_clock_source(void)</div><div class="ttdoc">RCC Get the System Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00728">rcc.c:728</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3a206a5322c1c6f7737654e13a01c6b8"><div class="ttname"><a href="group__rcc__file.html#ga3a206a5322c1c6f7737654e13a01c6b8">rcc_set_prediv2</a></div><div class="ttdeci">void rcc_set_prediv2(uint32_t prediv)</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00704">rcc.c:704</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga3cfb3913707f5712833346ea2e6d4ba2"><div class="ttname"><a href="group__rcc__file.html#ga3cfb3913707f5712833346ea2e6d4ba2">rcc_get_usart_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_usart_clk_freq(uint32_t usart)</div><div class="ttdoc">Get the peripheral clock speed for the USART at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01296">rcc.c:1296</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga4bbf49936af50688a96ec4f309f710c6"><div class="ttname"><a href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a></div><div class="ttdeci">void rcc_clock_setup_pll(const struct rcc_clock_scale *clock)</div><div class="ttdoc">Switch sysclock to PLL with the given parameters.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01213">rcc.c:1213</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga51d8ebd174be48959f3cc355ff8ce766"><div class="ttname"><a href="group__rcc__file.html#ga51d8ebd174be48959f3cc355ff8ce766">rcc_hsi_configs</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_hsi_configs[RCC_CLOCK_HSI_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00138">rcc.c:138</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga548fdeeacbf0c2199b0851a8c71ff872"><div class="ttname"><a href="group__rcc__file.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll3_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL3 Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00520">rcc.c:520</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga63c14a3f3ed2799c6ad21564f97d0e99"><div class="ttname"><a href="group__rcc__file.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_24mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 24MHz from HSI.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00851">rcc.c:851</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga648726dbed9b010d181306103c9eb51c"><div class="ttname"><a href="group__rcc__file.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll2_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL2 Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00506">rcc.c:506</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga6507734e493649ea262e10a511581d67"><div class="ttname"><a href="group__rcc__file.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a></div><div class="ttdeci">void rcc_osc_ready_int_enable(enum rcc_osc osc)</div><div class="ttdoc">RCC Enable the Oscillator Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00226">rcc.c:226</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga7de5e411afdd8f22d01d91613acfc844"><div class="ttname"><a href="group__rcc__file.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_8mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00968">rcc.c:968</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga7f7d1d31caae583cd72443e35885902b"><div class="ttname"><a href="group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a></div><div class="ttdeci">void rcc_osc_ready_int_disable(enum rcc_osc osc)</div><div class="ttdoc">RCC Disable the Oscillator Ready Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00259">rcc.c:259</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga81b16ade2e5d6e024f36e3d568a9fd97"><div class="ttname"><a href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a></div><div class="ttdeci">void rcc_osc_on(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn on an Oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00384">rcc.c:384</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga86f90a27c26bc25e22999419f7d08622"><div class="ttname"><a href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a></div><div class="ttdeci">uint32_t rcc_ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00059">rcc.c:59</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga89d079556639549018fbd8d66cf5fc20"><div class="ttname"><a href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a></div><div class="ttdeci">void rcc_osc_off(enum rcc_osc osc)</div><div class="ttdoc">RCC Turn off an Oscillator.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00425">rcc.c:425</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga92fb456350d70bbc116063113995b2eb"><div class="ttname"><a href="group__rcc__file.html#ga92fb456350d70bbc116063113995b2eb">rcc_get_i2c_clk_freq</a></div><div class="ttdeci">uint32_t rcc_get_i2c_clk_freq(uint32_t i2c)</div><div class="ttdoc">Get the peripheral clock speed for the I2C device at base specified.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01328">rcc.c:1328</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga93f0715a42904d8c70bc7d1c862cf89f"><div class="ttname"><a href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a></div><div class="ttdeci">void rcc_set_pll_multiplication_factor(uint32_t mul)</div><div class="ttdoc">RCC Set the PLL Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00492">rcc.c:492</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_ga9ed2e22e1856f9315291c5c562ef991c"><div class="ttname"><a href="group__rcc__file.html#ga9ed2e22e1856f9315291c5c562ef991c">rcc_hse_configs</a></div><div class="ttdeci">const struct rcc_clock_scale rcc_hse_configs[RCC_CLOCK_HSE_END]</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00061">rcc.c:61</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaa02e63deae78644c393004fb900fe584"><div class="ttname"><a href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a></div><div class="ttdeci">void rcc_backupdomain_reset(void)</div><div class="ttdoc">RCC Reset the Backup Domain.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01283">rcc.c:1283</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaa1594220dae1eb3f9aa3dc30db60d8d1"><div class="ttname"><a href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a></div><div class="ttdeci">uint32_t rcc_apb1_frequency</div><div class="ttdoc">Set the default clock frequencies.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00057">rcc.c:57</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaaf1b9174131b00a7014c0328a53a65a1"><div class="ttname"><a href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a></div><div class="ttdeci">void rcc_set_ppre1(uint32_t ppre1)</div><div class="ttdoc">RCC Set the APB1 Prescale Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00658">rcc.c:658</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gab1b45443e00d0774628de632257ba9f4"><div class="ttname"><a href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a></div><div class="ttdeci">void rcc_css_int_clear(void)</div><div class="ttdoc">RCC Clear the Clock Security System Interrupt Flag.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00327">rcc.c:327</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gabd376925e81df9e2f78110fabcdbd893"><div class="ttname"><a href="group__rcc__file.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a></div><div class="ttdeci">void rcc_enable_rtc_clock(void)</div><div class="ttdoc">RCC Enable the RTC clock.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00570">rcc.c:570</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gac40c9478480f3a44c381c15482a563cd"><div class="ttname"><a href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a></div><div class="ttdeci">void rcc_set_ppre2(uint32_t ppre2)</div><div class="ttdoc">RCC Set the APB2 Prescale Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00644">rcc.c:644</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gad434015520b42043657d7478f8308c37"><div class="ttname"><a href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a></div><div class="ttdeci">void rcc_set_usbpre(uint32_t usbpre)</div><div class="ttdoc">RCC Set the USB Prescale Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00689">rcc.c:689</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gadd6354a9a1404b23b5baa00b51b03cc2"><div class="ttname"><a href="group__rcc__file.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_48mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 48MHz from HSI.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00797">rcc.c:797</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaddb943f9f25dc2df52890c90d468f373"><div class="ttname"><a href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a></div><div class="ttdeci">void rcc_css_enable(void)</div><div class="ttdoc">RCC Enable the Clock Security System.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00457">rcc.c:457</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gae192b2cd0f37124db5ed76d599a5671b"><div class="ttname"><a href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a></div><div class="ttdeci">void rcc_set_hpre(uint32_t hpre)</div><div class="ttdoc">RCC Set the AHB Prescale Factor.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00671">rcc.c:671</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gae307406af5f22597be382a3eecc7b54b"><div class="ttname"><a href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a></div><div class="ttdeci">void rcc_set_pllxtpre(uint32_t pllxtpre)</div><div class="ttdoc">RCC Set the HSE Frequency Divider used as PLL Clock Source.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00548">rcc.c:548</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gae6012c8bf33f8cfa406a37ef88e9a47b"><div class="ttname"><a href="group__rcc__file.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_12mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 12MHz.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01032">rcc.c:1032</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gae61f5759a5cbcd628e873e951ade7f1b"><div class="ttname"><a href="group__rcc__file.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_25mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01160">rcc.c:1160</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gae75d09f5953c113b10c266937e0d36a7"><div class="ttname"><a href="group__rcc__file.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hsi_out_64mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 64MHz from HSI.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00744">rcc.c:744</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaec148e144431957a5a0dff4d3ce581b1"><div class="ttname"><a href="group__rcc__file.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a></div><div class="ttdeci">void rcc_clock_setup_in_hse_16mhz_out_72mhz(void)</div><div class="ttdoc">RCC Set System Clock PLL at 72MHz from HSE at 16MHz.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l01096">rcc.c:1096</a></div></div>
<div class="ttc" id="agroup__rcc__file_html_gaf58f3540cedf5a15e31e8ac453834079"><div class="ttname"><a href="group__rcc__file.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a></div><div class="ttdeci">uint32_t rcc_rtc_clock_enabled_flag(void)</div><div class="ttdoc">RCC RTC Clock Enabled Flag.</div><div class="ttdef"><b>Definition:</b> <a href="rcc_8c_source.html#l00560">rcc.c:560</a></div></div>
<div class="ttc" id="arcc_8h_html"><div class="ttname"><a href="rcc_8h.html">rcc.h</a></div></div>
<div class="ttc" id="astm32_2f1_2memorymap_8h_html_a00d0fe6ad532ab32f0f81cafca8d3aa5"><div class="ttname"><a href="stm32_2f1_2memorymap_8h.html#a00d0fe6ad532ab32f0f81cafca8d3aa5">TIM2_BASE</a></div><div class="ttdeci">#define TIM2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2f1_2memorymap_8h_source.html#l00038">stm32/f1/memorymap.h:38</a></div></div>
<div class="ttc" id="astm32_2f1_2memorymap_8h_html_a86162ab3f740db9026c1320d46938b4d"><div class="ttname"><a href="stm32_2f1_2memorymap_8h.html#a86162ab3f740db9026c1320d46938b4d">USART1_BASE</a></div><div class="ttdeci">#define USART1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2f1_2memorymap_8h_source.html#l00088">stm32/f1/memorymap.h:88</a></div></div>
<div class="ttc" id="astm32_2f1_2memorymap_8h_html_a862855347d6e1d92730dfe17ee8e90b8"><div class="ttname"><a href="stm32_2f1_2memorymap_8h.html#a862855347d6e1d92730dfe17ee8e90b8">TIM14_BASE</a></div><div class="ttdeci">#define TIM14_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32_2f1_2memorymap_8h_source.html#l00046">stm32/f1/memorymap.h:46</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html"><div class="ttname"><a href="structrcc__clock__scale.html">rcc_clock_scale</a></div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00721">f1/rcc.h:721</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a048213f39f44ac722aa64a67b3a2d24c"><div class="ttname"><a href="structrcc__clock__scale.html#a048213f39f44ac722aa64a67b3a2d24c">rcc_clock_scale::ppre1</a></div><div class="ttdeci">uint8_t ppre1</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00725">f1/rcc.h:725</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a2d1f59079ae0d2579df3fa505027bcb2"><div class="ttname"><a href="structrcc__clock__scale.html#a2d1f59079ae0d2579df3fa505027bcb2">rcc_clock_scale::flash_waitstates</a></div><div class="ttdeci">uint8_t flash_waitstates</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00728">f1/rcc.h:728</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a46c6a5b199d7743e6c160cea8e5aee6d"><div class="ttname"><a href="structrcc__clock__scale.html#a46c6a5b199d7743e6c160cea8e5aee6d">rcc_clock_scale::prediv1</a></div><div class="ttdeci">uint8_t prediv1</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00729">f1/rcc.h:729</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a4854a38b519c87997f208b286982826d"><div class="ttname"><a href="structrcc__clock__scale.html#a4854a38b519c87997f208b286982826d">rcc_clock_scale::prediv2</a></div><div class="ttdeci">uint8_t prediv2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00731">f1/rcc.h:731</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a51bf5cb2161fd71090f1ddf580114d76"><div class="ttname"><a href="structrcc__clock__scale.html#a51bf5cb2161fd71090f1ddf580114d76">rcc_clock_scale::ppre2</a></div><div class="ttdeci">uint8_t ppre2</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00726">f1/rcc.h:726</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a53a26b422dc74ec0a86d1114f6696dc7"><div class="ttname"><a href="structrcc__clock__scale.html#a53a26b422dc74ec0a86d1114f6696dc7">rcc_clock_scale::pll3_mul</a></div><div class="ttdeci">uint8_t pll3_mul</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00733">f1/rcc.h:733</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a5684ae72149624f6669fa7ca61da4d1c"><div class="ttname"><a href="structrcc__clock__scale.html#a5684ae72149624f6669fa7ca61da4d1c">rcc_clock_scale::adcpre</a></div><div class="ttdeci">uint8_t adcpre</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00727">f1/rcc.h:727</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a618efb7b6d896f2b5310a582593195d3"><div class="ttname"><a href="structrcc__clock__scale.html#a618efb7b6d896f2b5310a582593195d3">rcc_clock_scale::apb1_frequency</a></div><div class="ttdeci">uint32_t apb1_frequency</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00736">f1/rcc.h:736</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a69c7bceb5325cbe6ca7c22bae27bf557"><div class="ttname"><a href="structrcc__clock__scale.html#a69c7bceb5325cbe6ca7c22bae27bf557">rcc_clock_scale::pll_mul</a></div><div class="ttdeci">uint8_t pll_mul</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00722">f1/rcc.h:722</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a7fbc133bd6b6f14df2821c8f1ba76ab6"><div class="ttname"><a href="structrcc__clock__scale.html#a7fbc133bd6b6f14df2821c8f1ba76ab6">rcc_clock_scale::ahb_frequency</a></div><div class="ttdeci">uint32_t ahb_frequency</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00735">f1/rcc.h:735</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_a98dce3b5ec97854e3403c24aa24adfe2"><div class="ttname"><a href="structrcc__clock__scale.html#a98dce3b5ec97854e3403c24aa24adfe2">rcc_clock_scale::usbpre</a></div><div class="ttdeci">uint8_t usbpre</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00734">f1/rcc.h:734</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_abe87b7fc2236dcc6b9aca303fa0eec60"><div class="ttname"><a href="structrcc__clock__scale.html#abe87b7fc2236dcc6b9aca303fa0eec60">rcc_clock_scale::prediv1_source</a></div><div class="ttdeci">uint8_t prediv1_source</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00730">f1/rcc.h:730</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_ac1080df4a18fe56b21c8f2590940a062"><div class="ttname"><a href="structrcc__clock__scale.html#ac1080df4a18fe56b21c8f2590940a062">rcc_clock_scale::hpre</a></div><div class="ttdeci">uint8_t hpre</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00724">f1/rcc.h:724</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_ad79ab725f939331a2797964608313b8f"><div class="ttname"><a href="structrcc__clock__scale.html#ad79ab725f939331a2797964608313b8f">rcc_clock_scale::apb2_frequency</a></div><div class="ttdeci">uint32_t apb2_frequency</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00737">f1/rcc.h:737</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_aed590264a530cbaa6c6b6cad8cf738b8"><div class="ttname"><a href="structrcc__clock__scale.html#aed590264a530cbaa6c6b6cad8cf738b8">rcc_clock_scale::pll_source</a></div><div class="ttdeci">uint8_t pll_source</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00723">f1/rcc.h:723</a></div></div>
<div class="ttc" id="astructrcc__clock__scale_html_af42e727e6312b96634b067aae8ae7c9f"><div class="ttname"><a href="structrcc__clock__scale.html#af42e727e6312b96634b067aae8ae7c9f">rcc_clock_scale::pll2_mul</a></div><div class="ttdeci">uint8_t pll2_mul</div><div class="ttdef"><b>Definition:</b> <a href="f1_2rcc_8h_source.html#l00732">f1/rcc.h:732</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ec17005d2b9378bd9434f3627484c7d.html">stm32</a></li><li class="navelem"><a class="el" href="dir_d5ab3ae55c38cb3a2f987ee5478a9625.html">f1</a></li><li class="navelem"><a class="el" href="rcc_8c.html">rcc.c</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:24 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
