{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658143028210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658143028210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 16:47:07 2022 " "Processing started: Mon Jul 18 16:47:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658143028210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658143028210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658143028210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1658143028795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/debug_modules/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/debug_modules/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "cpu/debug_modules/seven_segment.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/debug_modules/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/clock/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/clock/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/testbench/testbenchcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/testbench/testbenchcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbenchCPU " "Found entity 1: testbenchCPU" {  } { { "cpu/testbench/testbenchCPU.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/testbench/testbenchCPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/twoscomp.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/twoscomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 twosComp " "Found entity 1: twosComp" {  } { { "cpu/supported_modules/twosComp.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/twosComp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_128bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_128bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_128bit " "Found entity 1: mux16to1_128bit" {  } { { "cpu/supported_modules/mux16to1_128bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_128bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux16to1_28bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux16to1_28bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16to1_28bit " "Found entity 1: mux16to1_28bit" {  } { { "cpu/supported_modules/mux16to1_28bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux16to1_28bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux4to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux4to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_32bit " "Found entity 1: mux4to1_32bit" {  } { { "cpu/supported_modules/mux4to1_32bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux4to1_32bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "cpu/supported_modules/mux2to1_32bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/mux2to1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/mux2to1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "cpu/supported_modules/mux2to1_3bit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/mux2to1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/supported_modules/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/supported_modules/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cpu/supported_modules/adder.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/supported_modules/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/register_file_module/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/register_file_module/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "cpu/register_file_module/reg_file.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/register_file_module/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/instruction_memory_module/ins_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/instruction_memory_module/ins_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_memory " "Found entity 1: ins_memory" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/immediate_select_module/immediate_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/immediate_select_module/immediate_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_select " "Found entity 1: immediate_select" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage4_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage4_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage4_forward_unit " "Found entity 1: stage4_forward_unit" {  } { { "cpu/forward_unit_modules/stage4_forward_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage4_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forward_unit_modules/stage3_forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forward_unit_modules/stage3_forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage3_forward_unit " "Found entity 1: stage3_forward_unit" {  } { { "cpu/forward_unit_modules/stage3_forward_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/forward_unit_modules/stage3_forward_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/data_memory_module/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/data_memory_module/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu_module/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu_module/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu/cpu_module/cpu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit_module/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit_module/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "cpu/control_unit_module/control_unit.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_select_module/branch_select.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_select_module/branch_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_select " "Found entity 1: branch_select" {  } { { "cpu/branch_select_module/branch_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/branch_select_module/branch_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu_module/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu_module/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143028935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143028935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1658143028995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:inst3 " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:inst3\"" {  } { { "system.bdf" "inst3" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 208 128 280 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143028995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:inst5 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:inst5\"" {  } { { "system.bdf" "inst5" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -48 1216 1440 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst6 " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst6\"" {  } { { "system.bdf" "inst6" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 192 528 952 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit cpu:inst6\|mux2to1_32bit:muxjump " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"cpu:inst6\|mux2to1_32bit:muxjump\"" {  } { { "cpu/cpu_module/cpu.v" "muxjump" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu:inst6\|reg_file:myreg " "Elaborating entity \"reg_file\" for hierarchy \"cpu:inst6\|reg_file:myreg\"" {  } { { "cpu/cpu_module/cpu.v" "myreg" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_select cpu:inst6\|immediate_select:myImmediate " "Elaborating entity \"immediate_select\" for hierarchy \"cpu:inst6\|immediate_select:myImmediate\"" {  } { { "cpu/cpu_module/cpu.v" "myImmediate" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TYPE4 immediate_select.v(8) " "Verilog HDL or VHDL warning at immediate_select.v(8): object \"TYPE4\" assigned a value but never read" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(42) " "Verilog HDL assignment warning at immediate_select.v(42): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 immediate_select.v(44) " "Verilog HDL assignment warning at immediate_select.v(44): truncated value with size 33 to match size of target (32)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "immediate_select.v(21) " "Verilog HDL Case Statement warning at immediate_select.v(21): incomplete case statement has no default case item" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT immediate_select.v(21) " "Verilog HDL Always Construct warning at immediate_select.v(21): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] immediate_select.v(21) " "Inferred latch for \"OUT\[0\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] immediate_select.v(21) " "Inferred latch for \"OUT\[1\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] immediate_select.v(21) " "Inferred latch for \"OUT\[2\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] immediate_select.v(21) " "Inferred latch for \"OUT\[3\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] immediate_select.v(21) " "Inferred latch for \"OUT\[4\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] immediate_select.v(21) " "Inferred latch for \"OUT\[5\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] immediate_select.v(21) " "Inferred latch for \"OUT\[6\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] immediate_select.v(21) " "Inferred latch for \"OUT\[7\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] immediate_select.v(21) " "Inferred latch for \"OUT\[8\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] immediate_select.v(21) " "Inferred latch for \"OUT\[9\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] immediate_select.v(21) " "Inferred latch for \"OUT\[10\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] immediate_select.v(21) " "Inferred latch for \"OUT\[11\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] immediate_select.v(21) " "Inferred latch for \"OUT\[12\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] immediate_select.v(21) " "Inferred latch for \"OUT\[13\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] immediate_select.v(21) " "Inferred latch for \"OUT\[14\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[15\] immediate_select.v(21) " "Inferred latch for \"OUT\[15\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[16\] immediate_select.v(21) " "Inferred latch for \"OUT\[16\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[17\] immediate_select.v(21) " "Inferred latch for \"OUT\[17\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[18\] immediate_select.v(21) " "Inferred latch for \"OUT\[18\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[19\] immediate_select.v(21) " "Inferred latch for \"OUT\[19\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[20\] immediate_select.v(21) " "Inferred latch for \"OUT\[20\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[21\] immediate_select.v(21) " "Inferred latch for \"OUT\[21\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[22\] immediate_select.v(21) " "Inferred latch for \"OUT\[22\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[23\] immediate_select.v(21) " "Inferred latch for \"OUT\[23\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[24\] immediate_select.v(21) " "Inferred latch for \"OUT\[24\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[25\] immediate_select.v(21) " "Inferred latch for \"OUT\[25\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[26\] immediate_select.v(21) " "Inferred latch for \"OUT\[26\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[27\] immediate_select.v(21) " "Inferred latch for \"OUT\[27\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[28\] immediate_select.v(21) " "Inferred latch for \"OUT\[28\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[29\] immediate_select.v(21) " "Inferred latch for \"OUT\[29\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[30\] immediate_select.v(21) " "Inferred latch for \"OUT\[30\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[31\] immediate_select.v(21) " "Inferred latch for \"OUT\[31\]\" at immediate_select.v(21)" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1658143029045 "|system|cpu:inst|immediate_select:myImmediate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:inst6\|control_unit:myControl " "Elaborating entity \"control_unit\" for hierarchy \"cpu:inst6\|control_unit:myControl\"" {  } { { "cpu/cpu_module/cpu.v" "myControl" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_3bit cpu:inst6\|control_unit:myControl\|mux2to1_3bit:funct3_mux " "Elaborating entity \"mux2to1_3bit\" for hierarchy \"cpu:inst6\|control_unit:myControl\|mux2to1_3bit:funct3_mux\"" {  } { { "cpu/control_unit_module/control_unit.v" "funct3_mux" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/control_unit_module/control_unit.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_32bit cpu:inst6\|mux4to1_32bit:oparand1_mux_haz " "Elaborating entity \"mux4to1_32bit\" for hierarchy \"cpu:inst6\|mux4to1_32bit:oparand1_mux_haz\"" {  } { { "cpu/cpu_module/cpu.v" "oparand1_mux_haz" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:inst6\|alu:myAlu " "Elaborating entity \"alu\" for hierarchy \"cpu:inst6\|alu:myAlu\"" {  } { { "cpu/cpu_module/cpu.v" "myAlu" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029055 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "alu.v(97) " "Verilog HDL Case Statement warning at alu.v(97): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "cpu/alu_module/alu.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/alu_module/alu.v" 97 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "" 0 -1 1658143029055 "|cpu|alu:myAlu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_select cpu:inst6\|branch_select:myBranchSelect " "Elaborating entity \"branch_select\" for hierarchy \"cpu:inst6\|branch_select:myBranchSelect\"" {  } { { "cpu/cpu_module/cpu.v" "myBranchSelect" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage3_forward_unit cpu:inst6\|stage3_forward_unit:myStage3Fowarding " "Elaborating entity \"stage3_forward_unit\" for hierarchy \"cpu:inst6\|stage3_forward_unit:myStage3Fowarding\"" {  } { { "cpu/cpu_module/cpu.v" "myStage3Fowarding" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage4_forward_unit cpu:inst6\|stage4_forward_unit:stage4_forward_unit " "Elaborating entity \"stage4_forward_unit\" for hierarchy \"cpu:inst6\|stage4_forward_unit:stage4_forward_unit\"" {  } { { "cpu/cpu_module/cpu.v" "stage4_forward_unit" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/cpu_module/cpu.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst2\"" {  } { { "system.bdf" "inst2" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { -72 528 792 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029070 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(50) " "Verilog HDL assignment warning at data_memory.v(50): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658143029090 "|system|data_memory:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 data_memory.v(51) " "Verilog HDL assignment warning at data_memory.v(51): truncated value with size 32 to match size of target (1)" {  } { { "cpu/data_memory_module/data_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/data_memory_module/data_memory.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658143029090 "|system|data_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_memory ins_memory:inst1 " "Elaborating entity \"ins_memory\" for hierarchy \"ins_memory:inst1\"" {  } { { "system.bdf" "inst1" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 528 544 760 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1658143029090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ins_memory.v(75) " "Verilog HDL assignment warning at ins_memory.v(75): truncated value with size 32 to match size of target (1)" {  } { { "cpu/instruction_memory_module/ins_memory.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/instruction_memory_module/ins_memory.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1658143029100 "|system|ins_memory:inst1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[31\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[31\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[30\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[30\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[29\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[29\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[28\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[28\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[27\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[27\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[26\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[26\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[25\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[25\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[24\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[24\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[23\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[23\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[22\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[22\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[21\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[21\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[20\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[20\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[19\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[19\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[18\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[18\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[17\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[17\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[16\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[16\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[15\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[15\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[14\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[14\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[13\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[13\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[12\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[12\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[11\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[11\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[10\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[10\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[9\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[9\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[8\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[8\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[7\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[7\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[6\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[6\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[5\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[5\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[4\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[4\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[3\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[3\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[2\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[2\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[1\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[1\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032814 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:inst6\|immediate_select:myImmediate\|OUT\[0\] " "LATCH primitive \"cpu:inst6\|immediate_select:myImmediate\|OUT\[0\]\" is permanently enabled" {  } { { "cpu/immediate_select_module/immediate_select.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/immediate_select_module/immediate_select.v" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1658143032824 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ins_memory:inst1\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ins_memory:inst1\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RV32IM_pipeline.system0.rtl.mif " "Parameter INIT_FILE set to RV32IM_pipeline.system0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1658143033784 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1 1658143033784 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1658143033784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ins_memory:inst1\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"ins_memory:inst1\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1658143033844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ins_memory:inst1\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"ins_memory:inst1\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RV32IM_pipeline.system0.rtl.mif " "Parameter \"INIT_FILE\" = \"RV32IM_pipeline.system0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1658143033854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1658143033854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d311.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d311.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d311 " "Found entity 1: altsyncram_d311" {  } { { "db/altsyncram_d311.tdf" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/db/altsyncram_d311.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1658143033904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1658143033904 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1658143036653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1658143038987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1658143038987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5493 " "Implemented 5493 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1658143039394 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1658143039394 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5419 " "Implemented 5419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1658143039394 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1658143039394 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1658143039394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658143039434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 16:47:19 2022 " "Processing ended: Mon Jul 18 16:47:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658143039434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658143039434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658143039434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143039434 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658143040683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658143040683 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 16:47:20 2022 " "Processing started: Mon Jul 18 16:47:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658143040683 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658143040683 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658143040683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1658143040883 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32IM_pipeline EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RV32IM_pipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1658143041013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1658143041063 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1658143041063 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1658143041313 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1658143042152 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1658143042152 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6992 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1658143042183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6994 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1658143042183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6996 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1658143042183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6998 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1658143042183 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 7000 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1658143042183 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1658143042183 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1658143042191 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1658143042254 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 63 " "No exact pin location assignment(s) for 26 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[31\] " "Pin pc\[31\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[31] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[30\] " "Pin pc\[30\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[30] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[29\] " "Pin pc\[29\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[29] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[28\] " "Pin pc\[28\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[28] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[27\] " "Pin pc\[27\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[27] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[26\] " "Pin pc\[26\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[26] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[25\] " "Pin pc\[25\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[25] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[24\] " "Pin pc\[24\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[24] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[23\] " "Pin pc\[23\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[23] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[22\] " "Pin pc\[22\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[22] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[21\] " "Pin pc\[21\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[21] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[20\] " "Pin pc\[20\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[20] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[19\] " "Pin pc\[19\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[19] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[18\] " "Pin pc\[18\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[18] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[17\] " "Pin pc\[17\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[17] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[16\] " "Pin pc\[16\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[16] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[15\] " "Pin pc\[15\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[15] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[14\] " "Pin pc\[14\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[14] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[13\] " "Pin pc\[13\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[13] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[12\] " "Pin pc\[12\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[12] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[11\] " "Pin pc\[11\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[11] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[10\] " "Pin pc\[10\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[10] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[9\] " "Pin pc\[9\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[9] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[8\] " "Pin pc\[8\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[8] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[1] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/software/altera/12.1/quartus/bin/pin_planner.ppl" { pc[0] } } } { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 560 1096 1272 576 "pc" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1658143044860 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1658143044860 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32IM_pipeline.sdc " "Synopsys Design Constraints File file not found: 'RV32IM_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1658143046318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1658143046319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1658143046448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1658143046449 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1658143046450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pin_name1~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node pin_name1~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1658143047138 ""}  } { { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 232 -48 128 248 "pin_name1" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name1~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6986 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1658143047138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_divider:inst3\|clk_out  " "Automatically promoted node freq_divider:inst3\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1658143047138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "freq_divider:inst3\|clk_out~0 " "Destination node freq_divider:inst3\|clk_out~0" {  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 4 -1 0 } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_divider:inst3|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 3774 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1658143047138 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_led~output " "Destination node clock_led~output" {  } { { "system.bdf" "" { Schematic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/system.bdf" { { 88 96 272 104 "clock_led" "" } } } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_led~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 6925 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1658143047138 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1658143047138 ""}  } { { "cpu/clock/freq_divider.v" "" { Text "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/cpu/clock/freq_divider.v" 4 -1 0 } } { "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/software/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { freq_divider:inst3|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 0 { 0 ""} 0 3467 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1658143047138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1658143048933 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1658143048964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1658143048964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1658143048984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1658143049024 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1658143049044 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1658143049044 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1658143049064 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1658143049353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1658143049363 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1658143049363 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 0 26 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 0 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1658143049373 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1658143049373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1658143049373 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 11 54 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 53 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1658143049373 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1658143049373 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1658143049373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1658143049563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1658143055345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1658143057085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1658143057115 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1658143073856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1658143073856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1658143075532 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X69_Y49 X80_Y60 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60" {  } { { "loc" "" { Generic "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X69_Y49 to location X80_Y60"} 69 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1658143083452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1658143083452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1658143090412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1658143090422 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1658143090422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1658143090609 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1658143091499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1658143091559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1658143092397 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1658143093727 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.fit.smsg " "Generated suppressed messages file C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/output_files/RV32IM_pipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1658143095677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658143097060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 16:48:17 2022 " "Processing ended: Mon Jul 18 16:48:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658143097060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658143097060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658143097060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143097060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658143098435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658143098435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 16:48:17 2022 " "Processing started: Mon Jul 18 16:48:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658143098435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658143098435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658143098435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1658143102712 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1658143102822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658143104593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 16:48:24 2022 " "Processing ended: Mon Jul 18 16:48:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658143104593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658143104593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658143104593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143104593 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1658143105263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658143106138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658143106138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 16:48:25 2022 " "Processing started: Mon Jul 18 16:48:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658143106138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658143106138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_sta RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658143106138 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1658143106270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1658143106666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1658143106718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1658143106718 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32IM_pipeline.sdc " "Synopsys Design Constraints File file not found: 'RV32IM_pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1658143107297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1658143107297 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_divider:inst3\|clk_out freq_divider:inst3\|clk_out " "create_clock -period 1.000 -name freq_divider:inst3\|clk_out freq_divider:inst3\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1658143107317 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pin_name1 pin_name1 " "create_clock -period 1.000 -name pin_name1 pin_name1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1658143107317 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1658143107317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1658143107702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1658143107702 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1658143107702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1658143107722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1658143107782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1658143107782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.880 " "Worst-case setup slack is -9.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.880    -18010.450 freq_divider:inst3\|clk_out  " "   -9.880    -18010.450 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969       -80.077 pin_name1  " "   -4.969       -80.077 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143107792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170        -0.170 pin_name1  " "   -0.170        -0.170 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 freq_divider:inst3\|clk_out  " "    0.414         0.000 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143107812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143107822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143107822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -46.690 pin_name1  " "   -3.000       -46.690 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693     -3595.553 freq_divider:inst3\|clk_out  " "   -2.693     -3595.553 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143107832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143107832 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1658143108289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1658143108309 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1658143109440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1658143109747 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1658143109827 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1658143109827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.049 " "Worst-case setup slack is -9.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.049    -16294.717 freq_divider:inst3\|clk_out  " "   -9.049    -16294.717 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.431       -68.438 pin_name1  " "   -4.431       -68.438 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143109827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.087 " "Worst-case hold slack is -0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087        -0.087 pin_name1  " "   -0.087        -0.087 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381         0.000 freq_divider:inst3\|clk_out  " "    0.381         0.000 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143109857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143109867 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143109867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -46.690 pin_name1  " "   -3.000       -46.690 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649     -3595.509 freq_divider:inst3\|clk_out  " "   -2.649     -3595.509 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143109877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143109877 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1658143110267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1658143110557 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1658143110587 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1658143110587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.481 " "Worst-case setup slack is -4.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.481     -7694.332 freq_divider:inst3\|clk_out  " "   -4.481     -7694.332 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.922       -23.165 pin_name1  " "   -1.922       -23.165 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143110587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.261 " "Worst-case hold slack is -0.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.261        -0.261 pin_name1  " "   -0.261        -0.261 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 freq_divider:inst3\|clk_out  " "    0.182         0.000 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143110617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143110627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1658143110637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -39.197 pin_name1  " "   -3.000       -39.197 pin_name1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000     -2797.000 freq_divider:inst3\|clk_out  " "   -1.000     -2797.000 freq_divider:inst3\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1658143110647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1658143110647 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1658143111487 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1658143111497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658143111657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 16:48:31 2022 " "Processing ended: Mon Jul 18 16:48:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658143111657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658143111657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658143111657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143111657 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1658143113230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1658143113230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 18 16:48:32 2022 " "Processing started: Mon Jul 18 16:48:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1658143113230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1658143113230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RV32IM_pipeline -c RV32IM_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1658143113230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_7_1200mv_85c_slow.vho C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_7_1200mv_85c_slow.vho in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143114947 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_7_1200mv_0c_slow.vho C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_7_1200mv_0c_slow.vho in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143115587 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_min_1200mv_0c_fast.vho C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_min_1200mv_0c_fast.vho in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143116247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline.vho C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline.vho in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143116938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_7_1200mv_85c_vhd_slow.sdo C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143117418 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_7_1200mv_0c_vhd_slow.sdo C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143117988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_min_1200mv_0c_vhd_fast.sdo C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143118569 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RV32IM_pipeline_vhd.sdo C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file RV32IM_pipeline_vhd.sdo in folder \"C:/Users/Dinindu/Desktop/e16-4yp-neuromorphic-architecture/RV32IM_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1658143119158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1658143119278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 18 16:48:39 2022 " "Processing ended: Mon Jul 18 16:48:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1658143119278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1658143119278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1658143119278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143119278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1658143119918 ""}
