// Seed: 4210727647
module module_0 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5
);
  assign module_1.id_1 = 0;
  wire [1 : 1 'b0] id_7;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output wor id_5,
    output tri id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri id_10,
    output tri1 id_11,
    input tri1 id_12,
    input tri id_13,
    output tri id_14,
    input tri1 id_15
);
  logic id_17 = id_15;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_13,
      id_12,
      id_1,
      id_4
  );
  wire id_18;
  always @(negedge id_8) id_17 <= id_13;
endmodule
