#-----------------------------------------------------------
# Vivado v2021.1_AR76668 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Apr 10 10:09:44 2022
# Process ID: 35276
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34100
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
167 Beta devices matching pattern found, 54 enabled.
start_gui
open_project C:/hdl_projects/mz_437/mz_437.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1328.078 ; gain = 131.180
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {C:/hdl_projects/mz_437/mz_437.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/hdl_projects/mz_437/mz_437.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_vfifo_ctrl:2.0 - axi_vfifo_ctrl_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_2
INFO: [xilinx.com:ip:ila:6.2-6] /ila_2: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Excluding slave segment /axi_fifo_mm_s_0/S_AXI/Mem0 from address space /axi_vfifo_ctrl_0/Data_S2MM.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_vfifo_ctrl_0/Data_S2MM.
Excluding slave segment /xadc_wiz_0/s_axi_lite/Reg from address space /axi_vfifo_ctrl_0/Data_S2MM.
Successfully read diagram <design_1> from block design file <C:/hdl_projects/mz_437/mz_437.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1431.621 ; gain = 78.508
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-18:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtools 27-3733] Error during cs_server initialization: Vivado<->cs_server version mismatch, cs_server: [2021.1], Vivado: [2021.1_AR76668].
  To remedy this error, terminate the cs_server exectuable, and relaunch with version 2021.1_AR76668.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1563.781 ; gain = 0.000
ERROR: [Common 17-39] 'connect_hw_server' failed due to earlier errors.
set_param labtools.override_cs_server_version_check 1
1
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 26 2021-18:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



WARNING: [Xicom 50-330] Vivado<->cs_server version mismatch override. API mismatch may lead to emergent problems. To restore the version check:
  set_param labtools.override_cs_server_version_check 0
connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.781 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210352A82CBEA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3318.293 ; gain = 1754.512
set_property PROGRAM.FILE {C:/hdl_projects/mz_437/mz_437.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/hdl_projects/mz_437/mz_437.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/hdl_projects/mz_437/mz_437.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 3 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3457.980 ; gain = 111.793
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_3 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Apr-10 12:19:00
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Apr-10 12:19:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/mz_437/mz_437.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Apr-10 12:19:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Apr-10 12:19:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/mz_437/mz_437.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_3' trigger was armed at 2022-Apr-10 12:19:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_2"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_3' triggered at 2022-Apr-10 12:19:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/mz_437/mz_437.hw/backup/hw_ila_data_3.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Apr-10 12:19:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Apr-10 12:19:30
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/mz_437/mz_437.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2022-Apr-10 12:20:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2022-Apr-10 12:20:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/hdl_projects/mz_437/mz_437.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/hdl_projects/mz_437/mz_437.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
create_bd_cell: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3574.016 ; gain = 4.645
endgroup
set_property location {6 1936 1190} [get_bd_cells xfft_0]
delete_bd_objs [get_bd_cells xfft_0]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210352A82CBEA
save_bd_design
Wrote  : <C:\hdl_projects\mz_437\mz_437.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/hdl_projects/mz_437/mz_437.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
archive_project C:/hdl_projects/mz_437.xpr.zip -temp_dir C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xadc_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_fifo_mm_s_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axis_subset_converter_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mdm_1_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_bram_if_cntlr_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mig_7series_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_vfifo_ctrl_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_v10_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_lmb_bram_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_bram_if_cntlr_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_v10_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_mig_7series_0_81M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_2_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vfifo_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_81M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_2_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vfifo_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vfifo_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_v10_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_v10_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_v10_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_v10_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/hdl_projects/mz_437.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:37 ; elapsed = 00:01:00 . Memory (MB): peak = 3768.133 ; gain = 134.859
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
archive_project C:/hdl_projects/mz_439.xpr.zip -temp_dir C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1 -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-35276-DESKTOP-L3OMJC1/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_xadc_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_xadc_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_fifo_mm_s_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_uartlite_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axis_subset_converter_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_mdm_1_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ilmb_bram_if_cntlr_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_mig_7series_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_vfifo_ctrl_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vfifo_ctrl_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ilmb_v10_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_v10_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_lmb_bram_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_microblaze_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_dlmb_bram_if_cntlr_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_dlmb_v10_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_v10_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_axi_smc_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_rst_mig_7series_0_81M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_81M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'design_1_ila_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_2_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xadc_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_fifo_mm_s_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axis_subset_converter_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_vfifo_ctrl_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_v10_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_81M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_2_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_fifo_mm_s_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_vfifo_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_vfifo_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axis_subset_converter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_v10_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_v10_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_v10_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_v10_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xadc_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
