
---------- Begin Simulation Statistics ----------
final_tick                               149937198467                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 669488                       # Number of bytes of host memory used
host_op_rate                                   189317                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   577.99                       # Real time elapsed on the host
host_tick_rate                              259411656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109423137                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.149937                       # Number of seconds simulated
sim_ticks                                149937198467                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109423137                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.247934                       # CPI: cycles per instruction
system.cpu.discardedOps                        504596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        89197626                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.444853                       # IPC: instructions per cycle
system.cpu.numCycles                        224793401                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978370     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628138     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521778     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423137                       # Class of committed instruction
system.cpu.tickCycles                       135595775                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       395704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3047005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6094070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1368                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20475987                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16418329                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81067                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8756079                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8754669                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.983897                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049252                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                327                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433643                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299769                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1153                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     33444516                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33444516                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33447847                       # number of overall hits
system.cpu.dcache.overall_hits::total        33447847                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1227402                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1227402                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1227414                       # number of overall misses
system.cpu.dcache.overall_misses::total       1227414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30223136016                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30223136016                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30223136016                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30223136016                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34671918                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34671918                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34675261                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34675261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035397                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035397                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24623.665283                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24623.665283                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24623.424546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24623.424546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       533872                       # number of writebacks
system.cpu.dcache.writebacks::total            533872                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        81384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        81384                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        81384                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        81384                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1146018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1146018                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1146023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1146023                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25105064259                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25105064259                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25105535828                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25105535828                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033053                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21906.343756                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21906.343756                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21906.659664                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21906.659664                       # average overall mshr miss latency
system.cpu.dcache.replacements                1146016                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     19334747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        19334747                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1139766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1139766                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27330677176                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27330677176                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20474513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20474513                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23979.200271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23979.200271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1088672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1088672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23438743515                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23438743515                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.053172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.053172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21529.665055                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21529.665055                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14109769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14109769                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        87636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        87636                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2892458840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2892458840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14197405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14197405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006173                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 33005.372678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33005.372678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        57346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        57346                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1666320744                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1666320744                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29057.314268                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29057.314268                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3331                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.003590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.003590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       471569                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       471569                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001496                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001496                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94313.800000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94313.800000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        88998                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        88998                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           25                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       970485                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       970485                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000281                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 38819.400000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38819.400000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           25                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       937135                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       937135                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 37485.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37485.400000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.992769                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34771899                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1146048                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.340700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            420210                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.992769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35999338                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35999338                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49465798                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17109049                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9757351                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     23702659                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         23702659                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     23702659                       # number of overall hits
system.cpu.icache.overall_hits::total        23702659                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1901020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1901020                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1901020                       # number of overall misses
system.cpu.icache.overall_misses::total       1901020                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49522746999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49522746999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49522746999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49522746999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25603679                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25603679                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25603679                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25603679                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074248                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074248                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074248                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074248                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26050.618615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26050.618615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26050.618615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26050.618615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1900987                       # number of writebacks
system.cpu.icache.writebacks::total           1900987                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1901020                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1901020                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1901020                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1901020                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  46986787653                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46986787653                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  46986787653                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46986787653                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074248                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074248                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074248                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074248                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24716.619316                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24716.619316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24716.619316                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24716.619316                       # average overall mshr miss latency
system.cpu.icache.replacements                1900987                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     23702659                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        23702659                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1901020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1901020                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49522746999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49522746999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25603679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25603679                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074248                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26050.618615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26050.618615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1901020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1901020                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  46986787653                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46986787653                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074248                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24716.619316                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24716.619316                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998667                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25603678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1901019                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.468397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            169418                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.998667                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27504698                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27504698                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 149937198467                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423137                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              1900233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1136974                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3037207                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1900233                       # number of overall hits
system.l2.overall_hits::.cpu.data             1136974                       # number of overall hits
system.l2.overall_hits::total                 3037207                       # number of overall hits
system.l2.demand_misses::.cpu.inst                786                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9074                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               786                       # number of overall misses
system.l2.overall_misses::.cpu.data              9074                       # number of overall misses
system.l2.overall_misses::total                  9860                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    143562412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1493634444                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1637196856                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    143562412                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1493634444                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1637196856                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1901019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1146048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3047067                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1901019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1146048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3047067                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000413                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.007918                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003236                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000413                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.007918                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003236                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 182649.379135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 164605.955918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 166044.305882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 182649.379135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 164605.955918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 166044.305882                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8293                       # number of writebacks
system.l2.writebacks::total                      8293                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           786                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    132800896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1368998308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1501799204                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    132800896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1368998308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1501799204                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.007916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.007916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 168957.882952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 150903.693563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152343.193751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 168957.882952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 150903.693563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152343.193751                       # average overall mshr miss latency
system.l2.replacements                          10537                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       533872                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           533872                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       533872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       533872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1648184                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1648184                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1648184                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1648184                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           158                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             54687                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 54687                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2674                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2674                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    433217167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     433217167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         57361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             57361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.046617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.046617                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 162010.907629                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162010.907629                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    396564077                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    396564077                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.046617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.046617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 148303.693717                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 148303.693717                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1900233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1900233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              786                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    143562412                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    143562412                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1901019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1901019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 182649.379135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 182649.379135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          786                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    132800896                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    132800896                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 168957.882952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168957.882952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1082287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1082287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1060417277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1060417277                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1088687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1088687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005879                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 165690.199531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 165690.199531                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6398                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    972434231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    972434231                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005877                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 151990.345577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 151990.345577                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   505.261180                       # Cycle average of tags in use
system.l2.tags.total_refs                     5698206                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    515.721423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    155000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.221679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.770900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       460.268601                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.065959                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.898962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986838                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          215                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11407781                       # Number of tag accesses
system.l2.tags.data_accesses                 11407781                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    122802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    133006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001740599202                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3839                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3839                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              200657                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             119114                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8293                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157728                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   132688                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  12146                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  9886                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      38.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         4                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157728                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               132688                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                    207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                    196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                    180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    125                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.921855                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    105.925830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3828     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.21%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3839                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      31.984110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     31.696976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.318906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17            85      2.21%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19            13      0.34%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            29      0.76%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            18      0.47%      3.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            15      0.39%      4.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            16      0.42%      4.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             8      0.21%      4.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            84      2.19%      6.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33          3436     89.50%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.13%     96.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.13%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             6      0.16%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.03%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             4      0.10%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.10%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49            97      2.53%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65             6      0.16%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3839                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  777344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                10094592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8492032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     67.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  149908165958                       # Total gap between requests
system.mem_ctrls.avgGap                    8258948.04                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       804864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      8512384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7858368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 5368007.460651229136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 56772996.207965761423                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 52411063.300809673965                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12576                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       145152                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       132688                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1047255120                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10215323966                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3380909468478                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     83274.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     70376.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25480144.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       804864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9289728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      10094592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       804864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       804864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8492032                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8492032                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          786                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         9072                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           9858                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         8293                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          8293                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      5368007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     61957460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         67325468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      5368007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5368007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     56637259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        56637259                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     56637259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      5368007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     61957460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       123962727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               145582                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              122787                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        10246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         6481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         8713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        21254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         6336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9934                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         6561                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         6354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         6913                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         5568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7975                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5840                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        11088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         5904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         5360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6336                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              8532916586                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             727910000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        11262579086                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                58612.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           77362.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              136400                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             111763                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.69                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        20206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   850.025537                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   639.916464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   352.656761                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3208     15.88%     15.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           89      0.44%     16.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           69      0.34%     16.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           59      0.29%     16.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           69      0.34%     17.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           61      0.30%     17.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      0.28%     17.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3144     15.56%     33.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13451     66.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        20206                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9317248                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7858368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               62.141004                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               52.411063                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        77347620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        41111235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      569058000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     335181420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11835507840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7377707790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  51363077760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   71598991665                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   477.526540                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 133381068594                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5006560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11549569873                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        66923220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        35570535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      470397480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     305766720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 11835507840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6939799590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  51731842560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   71385807945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   476.104720                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 134356358963                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5006560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10574279504                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7184                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8293                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1034                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2674                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7184                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        29043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  29043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     18586624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                18586624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9862                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9862    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9862                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           557774567                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          645350288                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2989706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       542165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1900987                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          614388                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            57361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           57361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1901019                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1088687                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5703025                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3438112                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               9141137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   3893254144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1720238080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             5613492224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10537                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8492032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3057604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129868                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336168                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2660530     87.01%     87.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 397064     12.99%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3057604                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 149937198467                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        56034375186                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             37.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       41843351187                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            27.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25225666524                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
