<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4891" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4891{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4891{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4891{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4891{left:70px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t5_4891{left:558px;bottom:929px;}
#t6_4891{left:573px;bottom:923px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t7_4891{left:70px;bottom:906px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_4891{left:76px;bottom:979px;letter-spacing:-0.14px;}
#t9_4891{left:76px;bottom:962px;letter-spacing:-0.15px;}
#ta_4891{left:190px;bottom:979px;letter-spacing:-0.15px;}
#tb_4891{left:429px;bottom:979px;letter-spacing:-0.13px;}
#tc_4891{left:522px;bottom:979px;letter-spacing:-0.12px;}
#td_4891{left:523px;bottom:958px;letter-spacing:-0.11px;word-spacing:0.02px;}
#te_4891{left:119px;bottom:872px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tf_4891{left:205px;bottom:872px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tg_4891{left:221px;bottom:854px;letter-spacing:0.13px;}
#th_4891{left:101px;bottom:831px;letter-spacing:-0.12px;}
#ti_4891{left:102px;bottom:814px;letter-spacing:-0.14px;}
#tj_4891{left:221px;bottom:814px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tk_4891{left:447px;bottom:814px;letter-spacing:-0.13px;}
#tl_4891{left:637px;bottom:814px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tm_4891{left:88px;bottom:790px;letter-spacing:-0.17px;}
#tn_4891{left:144px;bottom:790px;letter-spacing:-0.16px;}
#to_4891{left:86px;bottom:765px;letter-spacing:-0.17px;}
#tp_4891{left:143px;bottom:765px;letter-spacing:-0.17px;}
#tq_4891{left:190px;bottom:765px;letter-spacing:-0.15px;}
#tr_4891{left:425px;bottom:765px;letter-spacing:-0.15px;}
#ts_4891{left:518px;bottom:765px;letter-spacing:-0.12px;}
#tt_4891{left:518px;bottom:744px;letter-spacing:-0.11px;}
#tu_4891{left:518px;bottom:727px;letter-spacing:-0.11px;word-spacing:-0.6px;}
#tv_4891{left:518px;bottom:710px;letter-spacing:-0.12px;}
#tw_4891{left:518px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_4891{left:82px;bottom:669px;letter-spacing:-0.16px;}
#ty_4891{left:139px;bottom:669px;letter-spacing:-0.15px;}
#tz_4891{left:190px;bottom:669px;letter-spacing:-0.15px;}
#t10_4891{left:425px;bottom:669px;letter-spacing:-0.15px;}
#t11_4891{left:519px;bottom:669px;letter-spacing:-0.11px;}
#t12_4891{left:518px;bottom:648px;letter-spacing:-0.12px;}
#t13_4891{left:82px;bottom:623px;letter-spacing:-0.16px;}
#t14_4891{left:139px;bottom:623px;letter-spacing:-0.16px;}
#t15_4891{left:190px;bottom:623px;letter-spacing:-0.14px;}
#t16_4891{left:425px;bottom:623px;letter-spacing:-0.13px;}
#t17_4891{left:519px;bottom:623px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#t18_4891{left:518px;bottom:606px;letter-spacing:-0.11px;}
#t19_4891{left:518px;bottom:585px;letter-spacing:-0.12px;}
#t1a_4891{left:82px;bottom:561px;letter-spacing:-0.17px;}
#t1b_4891{left:139px;bottom:561px;letter-spacing:-0.17px;}
#t1c_4891{left:190px;bottom:561px;letter-spacing:-0.14px;}
#t1d_4891{left:425px;bottom:561px;letter-spacing:-0.13px;}
#t1e_4891{left:519px;bottom:561px;letter-spacing:-0.12px;}
#t1f_4891{left:518px;bottom:544px;letter-spacing:-0.12px;}
#t1g_4891{left:82px;bottom:519px;letter-spacing:-0.17px;}
#t1h_4891{left:139px;bottom:519px;letter-spacing:-0.17px;}
#t1i_4891{left:190px;bottom:519px;letter-spacing:-0.14px;}
#t1j_4891{left:425px;bottom:519px;letter-spacing:-0.13px;}
#t1k_4891{left:519px;bottom:519px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1l_4891{left:518px;bottom:498px;letter-spacing:-0.12px;}
#t1m_4891{left:82px;bottom:474px;letter-spacing:-0.17px;}
#t1n_4891{left:139px;bottom:474px;letter-spacing:-0.17px;}
#t1o_4891{left:190px;bottom:474px;letter-spacing:-0.15px;}
#t1p_4891{left:425px;bottom:474px;letter-spacing:-0.14px;}
#t1q_4891{left:518px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t1r_4891{left:518px;bottom:452px;letter-spacing:-0.12px;}
#t1s_4891{left:82px;bottom:428px;letter-spacing:-0.17px;}
#t1t_4891{left:139px;bottom:428px;letter-spacing:-0.16px;}
#t1u_4891{left:190px;bottom:428px;letter-spacing:-0.14px;}
#t1v_4891{left:425px;bottom:428px;letter-spacing:-0.13px;}
#t1w_4891{left:519px;bottom:428px;letter-spacing:-0.11px;}
#t1x_4891{left:518px;bottom:411px;letter-spacing:-0.1px;}
#t1y_4891{left:518px;bottom:389px;letter-spacing:-0.12px;}
#t1z_4891{left:82px;bottom:365px;letter-spacing:-0.17px;}
#t20_4891{left:139px;bottom:365px;letter-spacing:-0.17px;}
#t21_4891{left:190px;bottom:365px;letter-spacing:-0.14px;}
#t22_4891{left:425px;bottom:365px;letter-spacing:-0.13px;}
#t23_4891{left:519px;bottom:365px;letter-spacing:-0.11px;}
#t24_4891{left:518px;bottom:348px;letter-spacing:-0.1px;}
#t25_4891{left:518px;bottom:327px;letter-spacing:-0.12px;}
#t26_4891{left:82px;bottom:302px;letter-spacing:-0.17px;}
#t27_4891{left:139px;bottom:302px;letter-spacing:-0.17px;}
#t28_4891{left:190px;bottom:302px;letter-spacing:-0.14px;}
#t29_4891{left:425px;bottom:302px;letter-spacing:-0.13px;}
#t2a_4891{left:519px;bottom:302px;letter-spacing:-0.11px;}
#t2b_4891{left:518px;bottom:286px;letter-spacing:-0.1px;}
#t2c_4891{left:518px;bottom:264px;letter-spacing:-0.12px;}
#t2d_4891{left:82px;bottom:240px;letter-spacing:-0.17px;}
#t2e_4891{left:139px;bottom:240px;letter-spacing:-0.17px;}
#t2f_4891{left:190px;bottom:240px;letter-spacing:-0.14px;}
#t2g_4891{left:425px;bottom:240px;letter-spacing:-0.13px;}
#t2h_4891{left:519px;bottom:240px;letter-spacing:-0.11px;}
#t2i_4891{left:518px;bottom:223px;letter-spacing:-0.1px;}
#t2j_4891{left:518px;bottom:202px;letter-spacing:-0.12px;}
#t2k_4891{left:82px;bottom:177px;letter-spacing:-0.17px;}
#t2l_4891{left:139px;bottom:177px;letter-spacing:-0.17px;}
#t2m_4891{left:190px;bottom:177px;letter-spacing:-0.14px;}
#t2n_4891{left:425px;bottom:177px;letter-spacing:-0.13px;}
#t2o_4891{left:519px;bottom:177px;letter-spacing:-0.11px;}
#t2p_4891{left:518px;bottom:160px;letter-spacing:-0.1px;}
#t2q_4891{left:518px;bottom:139px;letter-spacing:-0.12px;}
#t2r_4891{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2s_4891{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2t_4891{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2u_4891{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t2v_4891{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2w_4891{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2x_4891{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2y_4891{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2z_4891{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t30_4891{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t31_4891{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t32_4891{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4891{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4891{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4891{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4891{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_4891{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4891{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4891{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4891" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4891Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4891" style="-webkit-user-select: none;"><object width="935" height="1210" data="4891/4891.svg" type="image/svg+xml" id="pdf4891" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4891" class="t s1_4891">Vol. 4 </span><span id="t2_4891" class="t s1_4891">2-369 </span>
<span id="t3_4891" class="t s2_4891">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4891" class="t s3_4891">Table 2-54 lists model-specific registers that are supported by the Intel </span>
<span id="t5_4891" class="t s4_4891">® </span>
<span id="t6_4891" class="t s3_4891">Xeon Phi™ processor 7215, 7285, 7295 </span>
<span id="t7_4891" class="t s3_4891">series based on the Knights Mill microarchitecture. </span>
<span id="t8_4891" class="t s5_4891">C000_ </span>
<span id="t9_4891" class="t s5_4891">0103H </span>
<span id="ta_4891" class="t s5_4891">IA32_TSC_AUX </span><span id="tb_4891" class="t s5_4891">Thread </span><span id="tc_4891" class="t s5_4891">AUXILIARY TSC Signature (R/W) </span>
<span id="td_4891" class="t s5_4891">See Table 2-2 </span>
<span id="te_4891" class="t s6_4891">Table 2-54. </span><span id="tf_4891" class="t s6_4891">Additional MSRs Supported by the Intel® Xeon Phi™ Processor 7215, 7285, 7295 Series </span>
<span id="tg_4891" class="t s6_4891">with a CPUID Signature DisplayFamily_DisplayModel Value of 06_85H </span>
<span id="th_4891" class="t s7_4891">Register </span>
<span id="ti_4891" class="t s7_4891">Address </span><span id="tj_4891" class="t s7_4891">Register Name / Bit Fields </span><span id="tk_4891" class="t s7_4891">Scope </span><span id="tl_4891" class="t s7_4891">Bit Description </span>
<span id="tm_4891" class="t s7_4891">Hex </span><span id="tn_4891" class="t s7_4891">Dec </span>
<span id="to_4891" class="t s5_4891">9BH </span><span id="tp_4891" class="t s5_4891">155 </span><span id="tq_4891" class="t s5_4891">IA32_SMM_MONITOR_CTL </span><span id="tr_4891" class="t s5_4891">Core </span><span id="ts_4891" class="t s5_4891">SMM Monitor Configuration (R/W) </span>
<span id="tt_4891" class="t s5_4891">This MSR is readable only if VMX is enabled, and </span>
<span id="tu_4891" class="t s5_4891">writeable only if VMX is enabled and in SMM mode, and is </span>
<span id="tv_4891" class="t s5_4891">used to configure the VMX MSEG base address. See </span>
<span id="tw_4891" class="t s5_4891">Table 2-2. </span>
<span id="tx_4891" class="t s5_4891">480H </span><span id="ty_4891" class="t s5_4891">1152 </span><span id="tz_4891" class="t s5_4891">IA32_VMX_BASIC </span><span id="t10_4891" class="t s5_4891">Core </span><span id="t11_4891" class="t s5_4891">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t12_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t13_4891" class="t s5_4891">481H </span><span id="t14_4891" class="t s5_4891">1153 </span><span id="t15_4891" class="t s5_4891">IA32_VMX_PINBASED_ CTLS </span><span id="t16_4891" class="t s5_4891">Core </span><span id="t17_4891" class="t s5_4891">Capability Reporting Register of Pin-based VM-execution </span>
<span id="t18_4891" class="t s5_4891">Controls (R/O) </span>
<span id="t19_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t1a_4891" class="t s5_4891">482H </span><span id="t1b_4891" class="t s5_4891">1154 </span><span id="t1c_4891" class="t s5_4891">IA32_VMX_PROCBASED_ CTLS </span><span id="t1d_4891" class="t s5_4891">Core </span><span id="t1e_4891" class="t s5_4891">Capability Reporting Register of Primary Processor- </span>
<span id="t1f_4891" class="t s5_4891">based VM-execution Controls (R/O) </span>
<span id="t1g_4891" class="t s5_4891">483H </span><span id="t1h_4891" class="t s5_4891">1155 </span><span id="t1i_4891" class="t s5_4891">IA32_VMX_EXIT_CTLS </span><span id="t1j_4891" class="t s5_4891">Core </span><span id="t1k_4891" class="t s5_4891">Capability Reporting Register of VM-exit Controls (R/O) </span>
<span id="t1l_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t1m_4891" class="t s5_4891">484H </span><span id="t1n_4891" class="t s5_4891">1156 </span><span id="t1o_4891" class="t s5_4891">IA32_VMX_ENTRY_CTLS </span><span id="t1p_4891" class="t s5_4891">Core </span><span id="t1q_4891" class="t s5_4891">Capability Reporting Register of VM-entry Controls (R/O) </span>
<span id="t1r_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t1s_4891" class="t s5_4891">485H </span><span id="t1t_4891" class="t s5_4891">1157 </span><span id="t1u_4891" class="t s5_4891">IA32_VMX_MISC </span><span id="t1v_4891" class="t s5_4891">Core </span><span id="t1w_4891" class="t s5_4891">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t1x_4891" class="t s5_4891">(R/O) </span>
<span id="t1y_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t1z_4891" class="t s5_4891">486H </span><span id="t20_4891" class="t s5_4891">1158 </span><span id="t21_4891" class="t s5_4891">IA32_VMX_CR0_FIXED0 </span><span id="t22_4891" class="t s5_4891">Core </span><span id="t23_4891" class="t s5_4891">Capability Reporting Register of CR0 Bits Fixed to 0 </span>
<span id="t24_4891" class="t s5_4891">(R/O) </span>
<span id="t25_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t26_4891" class="t s5_4891">487H </span><span id="t27_4891" class="t s5_4891">1159 </span><span id="t28_4891" class="t s5_4891">IA32_VMX_CR0_FIXED1 </span><span id="t29_4891" class="t s5_4891">Core </span><span id="t2a_4891" class="t s5_4891">Capability Reporting Register of CR0 Bits Fixed to 1 </span>
<span id="t2b_4891" class="t s5_4891">(R/O) </span>
<span id="t2c_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t2d_4891" class="t s5_4891">488H </span><span id="t2e_4891" class="t s5_4891">1160 </span><span id="t2f_4891" class="t s5_4891">IA32_VMX_CR4_FIXED0 </span><span id="t2g_4891" class="t s5_4891">Core </span><span id="t2h_4891" class="t s5_4891">Capability Reporting Register of CR4 Bits Fixed to 0 </span>
<span id="t2i_4891" class="t s5_4891">(R/O) </span>
<span id="t2j_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t2k_4891" class="t s5_4891">489H </span><span id="t2l_4891" class="t s5_4891">1161 </span><span id="t2m_4891" class="t s5_4891">IA32_VMX_CR4_FIXED1 </span><span id="t2n_4891" class="t s5_4891">Core </span><span id="t2o_4891" class="t s5_4891">Capability Reporting Register of CR4 Bits Fixed to 1 </span>
<span id="t2p_4891" class="t s5_4891">(R/O) </span>
<span id="t2q_4891" class="t s5_4891">See Table 2-2. </span>
<span id="t2r_4891" class="t s6_4891">Table 2-53. </span><span id="t2s_4891" class="t s6_4891">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t2t_4891" class="t s6_4891">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t2u_4891" class="t s6_4891">(Contd.) </span>
<span id="t2v_4891" class="t s7_4891">Register </span>
<span id="t2w_4891" class="t s7_4891">Address </span><span id="t2x_4891" class="t s7_4891">Register Name / Bit Fields </span>
<span id="t2y_4891" class="t s7_4891">(Former MSR Name) </span>
<span id="t2z_4891" class="t s7_4891">Scope </span><span id="t30_4891" class="t s7_4891">Bit Description </span>
<span id="t31_4891" class="t s7_4891">Hex </span><span id="t32_4891" class="t s7_4891">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
