<stg><name>Matrix_Vector_Activa</name>


<trans_list>

<trans id="1035" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="32">
<![CDATA[
:0  %accu_V_0_0_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32">
<![CDATA[
:1  %accu_V_0_1_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
:2  %accu_V_0_2_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_2_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
:3  %accu_V_0_3_0 = alloca i16

]]></Node>
<StgValue><ssdm name="accu_V_0_3_0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
:4  %sf_1 = alloca i32

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_V = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_V_1 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_V_4 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_5 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_V_6 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_V_7 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_V_8 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_V_9 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_V_10 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp_V_11 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_V_12 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_V_13 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_V_14 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_V_15 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_V_16 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_V_17 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_V_18 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:23  %tmp_V_19 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
:24  %tmp_V_20 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
:25  %tmp_V_21 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:26  %tmp_V_22 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:27  %tmp_V_23 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:28  %tmp_V_24 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_V_25 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
:30  %tmp_V_26 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:31  %tmp_V_27 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
:32  %tmp_V_28 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_28"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:33  %tmp_V_29 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:34  %tmp_V_30 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
:35  %tmp_V_31 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:36  %tmp_V_32 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_32"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
:37  %tmp_V_33 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
:38  %tmp_V_34 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_34"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:39  %tmp_V_35 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
:40  %tmp_V_36 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
:41  %tmp_V_37 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_37"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
:42  %tmp_V_38 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
:43  %tmp_V_39 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
:44  %tmp_V_40 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
:45  %tmp_V_41 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:46  %tmp_V_42 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
:47  %tmp_V_43 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:48  %tmp_V_44 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
:49  %tmp_V_45 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_V_46 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
:51  %tmp_V_47 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
:52  %tmp_V_48 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
:53  %tmp_V_49 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
:54  %tmp_V_50 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32">
<![CDATA[
:55  %tmp_V_51 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
:56  %tmp_V_52 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
:57  %tmp_V_53 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
:58  %tmp_V_54 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
:59  %tmp_V_55 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
:60  %tmp_V_56 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:61  %tmp_V_57 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
:62  %tmp_V_58 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
:63  %tmp_V_59 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_59"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
:64  %tmp_V_60 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_60"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
:65  %tmp_V_61 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_61"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
:66  %tmp_V_62 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_62"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
:67  %tmp_V_63 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_63"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
:68  %tmp_V_64 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_V_64"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
:69  %nf_assign = alloca i32

]]></Node>
<StgValue><ssdm name="nf_assign"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecInterface(i128* %weight_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:73  store i32 0, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:74  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
:75  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i14 [ 0, %0 ], [ %i, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %icmp_ln248 = icmp eq i14 %i_0, -8192

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %i = add i14 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln248, label %4, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %nf_assign_load_1 = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln249"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0_begin:3  %icmp_ln252 = icmp eq i32 %nf_assign_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:4  %sf_1_load = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:5  br i1 %icmp_ln252, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_V_load = load i32* %tmp_V

]]></Node>
<StgValue><ssdm name="tmp_V_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_V_1_load = load i32* %tmp_V_1

]]></Node>
<StgValue><ssdm name="tmp_V_1_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_V_2_load = load i32* %tmp_V_2

]]></Node>
<StgValue><ssdm name="tmp_V_2_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_V_4_load = load i32* %tmp_V_4

]]></Node>
<StgValue><ssdm name="tmp_V_4_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_V_5_load = load i32* %tmp_V_5

]]></Node>
<StgValue><ssdm name="tmp_V_5_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_V_6_load = load i32* %tmp_V_6

]]></Node>
<StgValue><ssdm name="tmp_V_6_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
:6  %tmp_V_7_load = load i32* %tmp_V_7

]]></Node>
<StgValue><ssdm name="tmp_V_7_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
:7  %tmp_V_8_load = load i32* %tmp_V_8

]]></Node>
<StgValue><ssdm name="tmp_V_8_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_V_9_load = load i32* %tmp_V_9

]]></Node>
<StgValue><ssdm name="tmp_V_9_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
:9  %tmp_V_10_load = load i32* %tmp_V_10

]]></Node>
<StgValue><ssdm name="tmp_V_10_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
:10  %tmp_V_11_load = load i32* %tmp_V_11

]]></Node>
<StgValue><ssdm name="tmp_V_11_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
:11  %tmp_V_12_load = load i32* %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_V_12_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
:12  %tmp_V_13_load = load i32* %tmp_V_13

]]></Node>
<StgValue><ssdm name="tmp_V_13_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
:13  %tmp_V_14_load = load i32* %tmp_V_14

]]></Node>
<StgValue><ssdm name="tmp_V_14_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32">
<![CDATA[
:14  %tmp_V_15_load = load i32* %tmp_V_15

]]></Node>
<StgValue><ssdm name="tmp_V_15_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp_V_16_load = load i32* %tmp_V_16

]]></Node>
<StgValue><ssdm name="tmp_V_16_load"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:16  %tmp_V_17_load = load i32* %tmp_V_17

]]></Node>
<StgValue><ssdm name="tmp_V_17_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32">
<![CDATA[
:17  %tmp_V_18_load = load i32* %tmp_V_18

]]></Node>
<StgValue><ssdm name="tmp_V_18_load"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
:18  %tmp_V_19_load = load i32* %tmp_V_19

]]></Node>
<StgValue><ssdm name="tmp_V_19_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
:19  %tmp_V_20_load = load i32* %tmp_V_20

]]></Node>
<StgValue><ssdm name="tmp_V_20_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
:20  %tmp_V_21_load = load i32* %tmp_V_21

]]></Node>
<StgValue><ssdm name="tmp_V_21_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
:21  %tmp_V_22_load = load i32* %tmp_V_22

]]></Node>
<StgValue><ssdm name="tmp_V_22_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
:22  %tmp_V_23_load = load i32* %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp_V_23_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
:23  %tmp_V_24_load = load i32* %tmp_V_24

]]></Node>
<StgValue><ssdm name="tmp_V_24_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
:24  %tmp_V_25_load = load i32* %tmp_V_25

]]></Node>
<StgValue><ssdm name="tmp_V_25_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
:25  %tmp_V_26_load = load i32* %tmp_V_26

]]></Node>
<StgValue><ssdm name="tmp_V_26_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32">
<![CDATA[
:26  %tmp_V_27_load = load i32* %tmp_V_27

]]></Node>
<StgValue><ssdm name="tmp_V_27_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
:27  %tmp_V_28_load = load i32* %tmp_V_28

]]></Node>
<StgValue><ssdm name="tmp_V_28_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32">
<![CDATA[
:28  %tmp_V_29_load = load i32* %tmp_V_29

]]></Node>
<StgValue><ssdm name="tmp_V_29_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32">
<![CDATA[
:29  %tmp_V_30_load = load i32* %tmp_V_30

]]></Node>
<StgValue><ssdm name="tmp_V_30_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
:30  %tmp_V_31_load = load i32* %tmp_V_31

]]></Node>
<StgValue><ssdm name="tmp_V_31_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:31  %tmp_V_32_load = load i32* %tmp_V_32

]]></Node>
<StgValue><ssdm name="tmp_V_32_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
:32  %tmp_V_33_load = load i32* %tmp_V_33

]]></Node>
<StgValue><ssdm name="tmp_V_33_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
:33  %tmp_V_34_load = load i32* %tmp_V_34

]]></Node>
<StgValue><ssdm name="tmp_V_34_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
:34  %tmp_V_35_load = load i32* %tmp_V_35

]]></Node>
<StgValue><ssdm name="tmp_V_35_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
:35  %tmp_V_36_load = load i32* %tmp_V_36

]]></Node>
<StgValue><ssdm name="tmp_V_36_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
:36  %tmp_V_37_load = load i32* %tmp_V_37

]]></Node>
<StgValue><ssdm name="tmp_V_37_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
:37  %tmp_V_38_load = load i32* %tmp_V_38

]]></Node>
<StgValue><ssdm name="tmp_V_38_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
:38  %tmp_V_39_load = load i32* %tmp_V_39

]]></Node>
<StgValue><ssdm name="tmp_V_39_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
:39  %tmp_V_40_load = load i32* %tmp_V_40

]]></Node>
<StgValue><ssdm name="tmp_V_40_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
:40  %tmp_V_41_load = load i32* %tmp_V_41

]]></Node>
<StgValue><ssdm name="tmp_V_41_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
:41  %tmp_V_42_load = load i32* %tmp_V_42

]]></Node>
<StgValue><ssdm name="tmp_V_42_load"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
:42  %tmp_V_43_load = load i32* %tmp_V_43

]]></Node>
<StgValue><ssdm name="tmp_V_43_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
:43  %tmp_V_44_load = load i32* %tmp_V_44

]]></Node>
<StgValue><ssdm name="tmp_V_44_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
:44  %tmp_V_45_load = load i32* %tmp_V_45

]]></Node>
<StgValue><ssdm name="tmp_V_45_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
:45  %tmp_V_46_load = load i32* %tmp_V_46

]]></Node>
<StgValue><ssdm name="tmp_V_46_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
:46  %tmp_V_47_load = load i32* %tmp_V_47

]]></Node>
<StgValue><ssdm name="tmp_V_47_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
:47  %tmp_V_48_load = load i32* %tmp_V_48

]]></Node>
<StgValue><ssdm name="tmp_V_48_load"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
:48  %tmp_V_49_load = load i32* %tmp_V_49

]]></Node>
<StgValue><ssdm name="tmp_V_49_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
:49  %tmp_V_50_load = load i32* %tmp_V_50

]]></Node>
<StgValue><ssdm name="tmp_V_50_load"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32">
<![CDATA[
:50  %tmp_V_51_load = load i32* %tmp_V_51

]]></Node>
<StgValue><ssdm name="tmp_V_51_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
:51  %tmp_V_52_load = load i32* %tmp_V_52

]]></Node>
<StgValue><ssdm name="tmp_V_52_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
:52  %tmp_V_53_load = load i32* %tmp_V_53

]]></Node>
<StgValue><ssdm name="tmp_V_53_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32">
<![CDATA[
:53  %tmp_V_54_load = load i32* %tmp_V_54

]]></Node>
<StgValue><ssdm name="tmp_V_54_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
:54  %tmp_V_55_load = load i32* %tmp_V_55

]]></Node>
<StgValue><ssdm name="tmp_V_55_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
:55  %tmp_V_56_load = load i32* %tmp_V_56

]]></Node>
<StgValue><ssdm name="tmp_V_56_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
:56  %tmp_V_57_load = load i32* %tmp_V_57

]]></Node>
<StgValue><ssdm name="tmp_V_57_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
:57  %tmp_V_58_load = load i32* %tmp_V_58

]]></Node>
<StgValue><ssdm name="tmp_V_58_load"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
:58  %tmp_V_59_load = load i32* %tmp_V_59

]]></Node>
<StgValue><ssdm name="tmp_V_59_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
:59  %tmp_V_60_load = load i32* %tmp_V_60

]]></Node>
<StgValue><ssdm name="tmp_V_60_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
:60  %tmp_V_61_load = load i32* %tmp_V_61

]]></Node>
<StgValue><ssdm name="tmp_V_61_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:61  %tmp_V_62_load = load i32* %tmp_V_62

]]></Node>
<StgValue><ssdm name="tmp_V_62_load"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32">
<![CDATA[
:62  %tmp_V_63_load = load i32* %tmp_V_63

]]></Node>
<StgValue><ssdm name="tmp_V_63_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
:63  %tmp_V_64_load = load i32* %tmp_V_64

]]></Node>
<StgValue><ssdm name="tmp_V_64_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="32">
<![CDATA[
:64  %trunc_ln321_1 = trunc i32 %sf_1_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="6">
<![CDATA[
:65  %inElem_V_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %tmp_V_load, i32 %tmp_V_1_load, i32 %tmp_V_2_load, i32 %tmp_V_4_load, i32 %tmp_V_5_load, i32 %tmp_V_6_load, i32 %tmp_V_7_load, i32 %tmp_V_8_load, i32 %tmp_V_9_load, i32 %tmp_V_10_load, i32 %tmp_V_11_load, i32 %tmp_V_12_load, i32 %tmp_V_13_load, i32 %tmp_V_14_load, i32 %tmp_V_15_load, i32 %tmp_V_16_load, i32 %tmp_V_17_load, i32 %tmp_V_18_load, i32 %tmp_V_19_load, i32 %tmp_V_20_load, i32 %tmp_V_21_load, i32 %tmp_V_22_load, i32 %tmp_V_23_load, i32 %tmp_V_24_load, i32 %tmp_V_25_load, i32 %tmp_V_26_load, i32 %tmp_V_27_load, i32 %tmp_V_28_load, i32 %tmp_V_29_load, i32 %tmp_V_30_load, i32 %tmp_V_31_load, i32 %tmp_V_32_load, i32 %tmp_V_33_load, i32 %tmp_V_34_load, i32 %tmp_V_35_load, i32 %tmp_V_36_load, i32 %tmp_V_37_load, i32 %tmp_V_38_load, i32 %tmp_V_39_load, i32 %tmp_V_40_load, i32 %tmp_V_41_load, i32 %tmp_V_42_load, i32 %tmp_V_43_load, i32 %tmp_V_44_load, i32 %tmp_V_45_load, i32 %tmp_V_46_load, i32 %tmp_V_47_load, i32 %tmp_V_48_load, i32 %tmp_V_49_load, i32 %tmp_V_50_load, i32 %tmp_V_51_load, i32 %tmp_V_52_load, i32 %tmp_V_53_load, i32 %tmp_V_54_load, i32 %tmp_V_55_load, i32 %tmp_V_56_load, i32 %tmp_V_57_load, i32 %tmp_V_58_load, i32 %tmp_V_59_load, i32 %tmp_V_60_load, i32 %tmp_V_61_load, i32 %tmp_V_62_load, i32 %tmp_V_63_load, i32 %tmp_V_64_load, i6 %trunc_ln321_1)

]]></Node>
<StgValue><ssdm name="inElem_V_1"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:66  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_67 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="6" op_0_bw="32">
<![CDATA[
:1  %trunc_ln321 = trunc i32 %sf_1_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0" op_64_bw="6" op_65_bw="0" op_66_bw="6" op_67_bw="0" op_68_bw="6" op_69_bw="0" op_70_bw="6" op_71_bw="0" op_72_bw="6" op_73_bw="0" op_74_bw="6" op_75_bw="0" op_76_bw="6" op_77_bw="0" op_78_bw="6" op_79_bw="0" op_80_bw="6" op_81_bw="0" op_82_bw="6" op_83_bw="0" op_84_bw="6" op_85_bw="0" op_86_bw="6" op_87_bw="0" op_88_bw="6" op_89_bw="0" op_90_bw="6" op_91_bw="0" op_92_bw="6" op_93_bw="0" op_94_bw="6" op_95_bw="0" op_96_bw="6" op_97_bw="0" op_98_bw="6" op_99_bw="0" op_100_bw="6" op_101_bw="0" op_102_bw="6" op_103_bw="0" op_104_bw="6" op_105_bw="0" op_106_bw="6" op_107_bw="0" op_108_bw="6" op_109_bw="0" op_110_bw="6" op_111_bw="0" op_112_bw="6" op_113_bw="0" op_114_bw="6" op_115_bw="0" op_116_bw="6" op_117_bw="0" op_118_bw="6" op_119_bw="0" op_120_bw="6" op_121_bw="0" op_122_bw="6" op_123_bw="0" op_124_bw="6" op_125_bw="0" op_126_bw="6" op_127_bw="0">
<![CDATA[
:2  switch i6 %trunc_ln321, label %branch63 [
    i6 0, label %.hls_label_6_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln256"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch62:0  store i32 %tmp_V_67, i32* %tmp_V_63

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch61:0  store i32 %tmp_V_67, i32* %tmp_V_62

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch60:0  store i32 %tmp_V_67, i32* %tmp_V_61

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch59:0  store i32 %tmp_V_67, i32* %tmp_V_60

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch58:0  store i32 %tmp_V_67, i32* %tmp_V_59

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch57:0  store i32 %tmp_V_67, i32* %tmp_V_58

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch56:0  store i32 %tmp_V_67, i32* %tmp_V_57

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch55:0  store i32 %tmp_V_67, i32* %tmp_V_56

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch54:0  store i32 %tmp_V_67, i32* %tmp_V_55

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch53:0  store i32 %tmp_V_67, i32* %tmp_V_54

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch52:0  store i32 %tmp_V_67, i32* %tmp_V_53

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch51:0  store i32 %tmp_V_67, i32* %tmp_V_52

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch50:0  store i32 %tmp_V_67, i32* %tmp_V_51

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch49:0  store i32 %tmp_V_67, i32* %tmp_V_50

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch48:0  store i32 %tmp_V_67, i32* %tmp_V_49

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch47:0  store i32 %tmp_V_67, i32* %tmp_V_48

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch46:0  store i32 %tmp_V_67, i32* %tmp_V_47

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-18"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch45:0  store i32 %tmp_V_67, i32* %tmp_V_46

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-19"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch44:0  store i32 %tmp_V_67, i32* %tmp_V_45

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-20"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch43:0  store i32 %tmp_V_67, i32* %tmp_V_44

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-21"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch42:0  store i32 %tmp_V_67, i32* %tmp_V_43

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-22"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch41:0  store i32 %tmp_V_67, i32* %tmp_V_42

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-23"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch40:0  store i32 %tmp_V_67, i32* %tmp_V_41

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-24"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch39:0  store i32 %tmp_V_67, i32* %tmp_V_40

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch38:0  store i32 %tmp_V_67, i32* %tmp_V_39

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-26"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch37:0  store i32 %tmp_V_67, i32* %tmp_V_38

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-27"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch36:0  store i32 %tmp_V_67, i32* %tmp_V_37

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-28"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch35:0  store i32 %tmp_V_67, i32* %tmp_V_36

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch34:0  store i32 %tmp_V_67, i32* %tmp_V_35

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-30"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch33:0  store i32 %tmp_V_67, i32* %tmp_V_34

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-31"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch32:0  store i32 %tmp_V_67, i32* %tmp_V_33

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-32"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch31:0  store i32 %tmp_V_67, i32* %tmp_V_32

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch30:0  store i32 %tmp_V_67, i32* %tmp_V_31

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch29:0  store i32 %tmp_V_67, i32* %tmp_V_30

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch28:0  store i32 %tmp_V_67, i32* %tmp_V_29

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch27:0  store i32 %tmp_V_67, i32* %tmp_V_28

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch26:0  store i32 %tmp_V_67, i32* %tmp_V_27

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch25:0  store i32 %tmp_V_67, i32* %tmp_V_26

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch24:0  store i32 %tmp_V_67, i32* %tmp_V_25

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch23:0  store i32 %tmp_V_67, i32* %tmp_V_24

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch22:0  store i32 %tmp_V_67, i32* %tmp_V_23

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch21:0  store i32 %tmp_V_67, i32* %tmp_V_22

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch20:0  store i32 %tmp_V_67, i32* %tmp_V_21

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch19:0  store i32 %tmp_V_67, i32* %tmp_V_20

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch18:0  store i32 %tmp_V_67, i32* %tmp_V_19

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0  store i32 %tmp_V_67, i32* %tmp_V_18

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:0  store i32 %tmp_V_67, i32* %tmp_V_17

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0  store i32 %tmp_V_67, i32* %tmp_V_16

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store i32 %tmp_V_67, i32* %tmp_V_15

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch13:0  store i32 %tmp_V_67, i32* %tmp_V_14

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch12:0  store i32 %tmp_V_67, i32* %tmp_V_13

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch11:0  store i32 %tmp_V_67, i32* %tmp_V_12

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch10:0  store i32 %tmp_V_67, i32* %tmp_V_11

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch9:0  store i32 %tmp_V_67, i32* %tmp_V_10

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch8:0  store i32 %tmp_V_67, i32* %tmp_V_9

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0  store i32 %tmp_V_67, i32* %tmp_V_8

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0  store i32 %tmp_V_67, i32* %tmp_V_7

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0  store i32 %tmp_V_67, i32* %tmp_V_6

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:0  store i32 %tmp_V_67, i32* %tmp_V_5

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0  store i32 %tmp_V_67, i32* %tmp_V_4

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0  store i32 %tmp_V_67, i32* %tmp_V_2

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0  store i32 %tmp_V_67, i32* %tmp_V_1

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.hls_label_6_crit_edge:0  store i32 %tmp_V_67, i32* %tmp_V

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.hls_label_6_crit_edge:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch63:0  store i32 %tmp_V_67, i32* %tmp_V_64

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln252" val="1"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln256"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:5  %sf_1_load_1 = load i32* %sf_1

]]></Node>
<StgValue><ssdm name="sf_1_load_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
hls_label_6:6  %tmp_V_68 = call i128 @_ssdm_op_Read.axis.volatile.i128P(i128* %weight_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_68"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:7  %icmp_ln271 = icmp eq i32 %sf_1_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="128">
<![CDATA[
hls_label_6:12  %wgt_M_instance_0_V = trunc i128 %tmp_V_68 to i4

]]></Node>
<StgValue><ssdm name="wgt_M_instance_0_V"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:13  %wgt_M_instance_1_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_1_V"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:14  %wgt_M_instance_2_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_2_V"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:15  %wgt_M_instance_3_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_3_V"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:16  %wgt_M_instance_4_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_4_V"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:17  %wgt_M_instance_5_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_5_V"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:18  %wgt_M_instance_6_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_6_V"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:19  %wgt_M_instance_7_V = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_7_V"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:96  %wgt_M_instance_0_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_0_V_1"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:97  %wgt_M_instance_1_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_1_V_1"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:98  %wgt_M_instance_2_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_2_V_1"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:99  %wgt_M_instance_3_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_3_V_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:100  %wgt_M_instance_4_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_4_V_1"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:101  %wgt_M_instance_5_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 52, i32 55)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_5_V_1"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:102  %wgt_M_instance_6_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_6_V_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:103  %wgt_M_instance_7_V_1 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_7_V_1"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:164  %wgt_M_instance_0_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 64, i32 67)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_0_V_2"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:165  %wgt_M_instance_1_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 68, i32 71)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_1_V_2"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:166  %wgt_M_instance_2_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 72, i32 75)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_2_V_2"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:167  %wgt_M_instance_3_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 76, i32 79)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_3_V_2"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:168  %wgt_M_instance_4_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 80, i32 83)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_4_V_2"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:169  %wgt_M_instance_5_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 84, i32 87)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_5_V_2"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:170  %wgt_M_instance_6_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 88, i32 91)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_6_V_2"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:171  %wgt_M_instance_7_V_2 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 92, i32 95)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_7_V_2"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:232  %wgt_M_instance_0_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 96, i32 99)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_0_V_3"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:233  %wgt_M_instance_1_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 100, i32 103)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_1_V_3"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:234  %wgt_M_instance_2_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 104, i32 107)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_2_V_3"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:235  %wgt_M_instance_3_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 108, i32 111)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_3_V_3"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:236  %wgt_M_instance_4_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 112, i32 115)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_4_V_3"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:237  %wgt_M_instance_5_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 116, i32 119)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_5_V_3"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:238  %wgt_M_instance_6_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 120, i32 123)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_6_V_3"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="4" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:239  %wgt_M_instance_7_V_3 = call i4 @_ssdm_op_PartSelect.i4.i128.i32.i32(i128 %tmp_V_68, i32 124, i32 127)

]]></Node>
<StgValue><ssdm name="wgt_M_instance_7_V_3"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:300  %sf = add i32 1, %sf_1_load_1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_6:301  %icmp_ln289 = icmp eq i32 %sf, 64

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_6:306  br i1 %icmp_ln289, label %.preheader15.0, label %hls_label_6.hls_label_0_end_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:0  store i32 %sf, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6.hls_label_0_end_crit_edge:1  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
<literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader15.0:372  store i32 0, i32* %sf_1

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln248" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0" op_64_bw="32" op_65_bw="0" op_66_bw="32" op_67_bw="0" op_68_bw="32" op_69_bw="0" op_70_bw="32" op_71_bw="0" op_72_bw="32" op_73_bw="0" op_74_bw="32" op_75_bw="0" op_76_bw="32" op_77_bw="0" op_78_bw="32" op_79_bw="0" op_80_bw="32" op_81_bw="0" op_82_bw="32" op_83_bw="0" op_84_bw="32" op_85_bw="0" op_86_bw="32" op_87_bw="0" op_88_bw="32" op_89_bw="0" op_90_bw="32" op_91_bw="0" op_92_bw="32" op_93_bw="0" op_94_bw="32" op_95_bw="0" op_96_bw="32" op_97_bw="0" op_98_bw="32" op_99_bw="0" op_100_bw="32" op_101_bw="0" op_102_bw="32" op_103_bw="0" op_104_bw="32" op_105_bw="0" op_106_bw="32" op_107_bw="0" op_108_bw="32" op_109_bw="0" op_110_bw="32" op_111_bw="0" op_112_bw="32" op_113_bw="0" op_114_bw="32" op_115_bw="0" op_116_bw="32" op_117_bw="0" op_118_bw="32" op_119_bw="0" op_120_bw="32" op_121_bw="0" op_122_bw="32" op_123_bw="0" op_124_bw="32" op_125_bw="0" op_126_bw="32" op_127_bw="0" op_128_bw="32" op_129_bw="0">
<![CDATA[
hls_label_6:0  %act_m_val_V = phi i32 [ %inElem_V_1, %3 ], [ %tmp_V_67, %branch63 ], [ %tmp_V_67, %branch62 ], [ %tmp_V_67, %branch61 ], [ %tmp_V_67, %branch60 ], [ %tmp_V_67, %branch59 ], [ %tmp_V_67, %branch58 ], [ %tmp_V_67, %branch57 ], [ %tmp_V_67, %branch56 ], [ %tmp_V_67, %branch55 ], [ %tmp_V_67, %branch54 ], [ %tmp_V_67, %branch53 ], [ %tmp_V_67, %branch52 ], [ %tmp_V_67, %branch51 ], [ %tmp_V_67, %branch50 ], [ %tmp_V_67, %branch49 ], [ %tmp_V_67, %branch48 ], [ %tmp_V_67, %branch47 ], [ %tmp_V_67, %branch46 ], [ %tmp_V_67, %branch45 ], [ %tmp_V_67, %branch44 ], [ %tmp_V_67, %branch43 ], [ %tmp_V_67, %branch42 ], [ %tmp_V_67, %branch41 ], [ %tmp_V_67, %branch40 ], [ %tmp_V_67, %branch39 ], [ %tmp_V_67, %branch38 ], [ %tmp_V_67, %branch37 ], [ %tmp_V_67, %branch36 ], [ %tmp_V_67, %branch35 ], [ %tmp_V_67, %branch34 ], [ %tmp_V_67, %branch33 ], [ %tmp_V_67, %branch32 ], [ %tmp_V_67, %branch31 ], [ %tmp_V_67, %branch30 ], [ %tmp_V_67, %branch29 ], [ %tmp_V_67, %branch28 ], [ %tmp_V_67, %branch27 ], [ %tmp_V_67, %branch26 ], [ %tmp_V_67, %branch25 ], [ %tmp_V_67, %branch24 ], [ %tmp_V_67, %branch23 ], [ %tmp_V_67, %branch22 ], [ %tmp_V_67, %branch21 ], [ %tmp_V_67, %branch20 ], [ %tmp_V_67, %branch19 ], [ %tmp_V_67, %branch18 ], [ %tmp_V_67, %branch17 ], [ %tmp_V_67, %branch16 ], [ %tmp_V_67, %branch15 ], [ %tmp_V_67, %branch14 ], [ %tmp_V_67, %branch13 ], [ %tmp_V_67, %branch12 ], [ %tmp_V_67, %branch11 ], [ %tmp_V_67, %branch10 ], [ %tmp_V_67, %branch9 ], [ %tmp_V_67, %branch8 ], [ %tmp_V_67, %branch7 ], [ %tmp_V_67, %branch6 ], [ %tmp_V_67, %branch5 ], [ %tmp_V_67, %branch4 ], [ %tmp_V_67, %branch3 ], [ %tmp_V_67, %branch2 ], [ %tmp_V_67, %branch1 ], [ %tmp_V_67, %.hls_label_6_crit_edge ]

]]></Node>
<StgValue><ssdm name="act_m_val_V"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="32">
<![CDATA[
hls_label_6:21  %trunc_ln647 = trunc i32 %act_m_val_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:22  %sext_ln215 = sext i4 %wgt_M_instance_0_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:23  %sext_ln215_1 = sext i4 %trunc_ln647 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:24  %mul_ln1352 = mul i8 %sext_ln215_1, %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:25  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:26  %sext_ln170 = sext i8 %mul_ln1352 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:29  %arg_V_read_assign_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_1"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:30  %sext_ln215_2 = sext i4 %wgt_M_instance_1_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:31  %sext_ln215_3 = sext i4 %arg_V_read_assign_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:32  %mul_ln1352_1 = mul i8 %sext_ln215_3, %sext_ln215_2

]]></Node>
<StgValue><ssdm name="mul_ln1352_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:33  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_1, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:34  %sext_ln170_1 = sext i8 %mul_ln1352_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_1"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:37  %arg_V_read_assign_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_2"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:38  %sext_ln215_4 = sext i4 %wgt_M_instance_2_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:39  %sext_ln215_5 = sext i4 %arg_V_read_assign_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:40  %mul_ln1352_2 = mul i8 %sext_ln215_5, %sext_ln215_4

]]></Node>
<StgValue><ssdm name="mul_ln1352_2"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:41  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_2, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:42  %sext_ln170_2 = sext i8 %mul_ln1352_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_2"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:45  %arg_V_read_assign_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_3"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:46  %sext_ln215_6 = sext i4 %wgt_M_instance_3_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:47  %sext_ln215_7 = sext i4 %arg_V_read_assign_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:48  %mul_ln1352_3 = mul i8 %sext_ln215_7, %sext_ln215_6

]]></Node>
<StgValue><ssdm name="mul_ln1352_3"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:49  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_3, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:50  %sext_ln170_3 = sext i8 %mul_ln1352_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_3"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:53  %arg_V_read_assign_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_4"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:54  %sext_ln215_8 = sext i4 %wgt_M_instance_4_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:55  %sext_ln215_9 = sext i4 %arg_V_read_assign_4 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:56  %mul_ln1352_4 = mul i8 %sext_ln215_9, %sext_ln215_8

]]></Node>
<StgValue><ssdm name="mul_ln1352_4"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:57  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_4, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:58  %sext_ln170_4 = sext i8 %mul_ln1352_4 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_4"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:61  %arg_V_read_assign_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_5"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:62  %sext_ln215_10 = sext i4 %wgt_M_instance_5_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:63  %sext_ln215_11 = sext i4 %arg_V_read_assign_5 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_11"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:64  %mul_ln1352_5 = mul i8 %sext_ln215_11, %sext_ln215_10

]]></Node>
<StgValue><ssdm name="mul_ln1352_5"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:69  %arg_V_read_assign_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_6"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:70  %sext_ln215_12 = sext i4 %wgt_M_instance_6_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_12"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:71  %sext_ln215_13 = sext i4 %arg_V_read_assign_6 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:72  %mul_ln1352_6 = mul i8 %sext_ln215_13, %sext_ln215_12

]]></Node>
<StgValue><ssdm name="mul_ln1352_6"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:73  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_6, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:74  %sext_ln170_5 = sext i8 %mul_ln1352_6 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_5"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:77  %arg_V_read_assign_7 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %act_m_val_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="arg_V_read_assign_7"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:78  %sext_ln215_14 = sext i4 %wgt_M_instance_7_V to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:79  %sext_ln215_15 = sext i4 %arg_V_read_assign_7 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:80  %mul_ln1352_7 = mul i8 %sext_ln215_15, %sext_ln215_14

]]></Node>
<StgValue><ssdm name="mul_ln1352_7"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:81  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_7, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:82  %sext_ln700_1 = sext i8 %mul_ln1352_7 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:84  %add_ln700_1 = add i9 %sext_ln170_4, %sext_ln170_5

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:87  %add_ln700_3 = add i9 %sext_ln170, %sext_ln170_3

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:89  %add_ln700_4 = add i9 %sext_ln700_1, %sext_ln170_1

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:90  %add_ln700_5 = add i9 %sext_ln170_2, %add_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:105  %sext_ln215_16 = sext i4 %wgt_M_instance_0_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:106  %mul_ln1352_8 = mul i8 %sext_ln215_1, %sext_ln215_16

]]></Node>
<StgValue><ssdm name="mul_ln1352_8"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:107  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_8, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:108  %sext_ln170_6 = sext i8 %mul_ln1352_8 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_6"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:111  %sext_ln215_17 = sext i4 %wgt_M_instance_1_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:112  %mul_ln1352_9 = mul i8 %sext_ln215_3, %sext_ln215_17

]]></Node>
<StgValue><ssdm name="mul_ln1352_9"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:113  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_9, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:114  %sext_ln170_7 = sext i8 %mul_ln1352_9 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_7"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:117  %sext_ln215_18 = sext i4 %wgt_M_instance_2_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_18"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:118  %mul_ln1352_10 = mul i8 %sext_ln215_5, %sext_ln215_18

]]></Node>
<StgValue><ssdm name="mul_ln1352_10"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:119  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_10, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:120  %sext_ln170_8 = sext i8 %mul_ln1352_10 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_8"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:123  %sext_ln215_19 = sext i4 %wgt_M_instance_3_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_19"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:124  %mul_ln1352_11 = mul i8 %sext_ln215_7, %sext_ln215_19

]]></Node>
<StgValue><ssdm name="mul_ln1352_11"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:125  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_11, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:126  %sext_ln170_9 = sext i8 %mul_ln1352_11 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_9"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:129  %sext_ln215_20 = sext i4 %wgt_M_instance_4_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_20"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:130  %mul_ln1352_12 = mul i8 %sext_ln215_9, %sext_ln215_20

]]></Node>
<StgValue><ssdm name="mul_ln1352_12"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:131  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_12, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:132  %sext_ln170_10 = sext i8 %mul_ln1352_12 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_10"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:135  %sext_ln215_21 = sext i4 %wgt_M_instance_5_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_21"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:136  %mul_ln1352_13 = mul i8 %sext_ln215_11, %sext_ln215_21

]]></Node>
<StgValue><ssdm name="mul_ln1352_13"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:141  %sext_ln215_22 = sext i4 %wgt_M_instance_6_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_22"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:142  %mul_ln1352_14 = mul i8 %sext_ln215_13, %sext_ln215_22

]]></Node>
<StgValue><ssdm name="mul_ln1352_14"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:143  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_14, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:144  %sext_ln170_11 = sext i8 %mul_ln1352_14 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_11"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:147  %sext_ln215_23 = sext i4 %wgt_M_instance_7_V_1 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:148  %mul_ln1352_15 = mul i8 %sext_ln215_15, %sext_ln215_23

]]></Node>
<StgValue><ssdm name="mul_ln1352_15"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:149  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_15, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:150  %sext_ln700_7 = sext i8 %mul_ln1352_15 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_7"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:152  %add_ln700_9 = add i9 %sext_ln170_10, %sext_ln170_11

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:155  %add_ln700_11 = add i9 %sext_ln170_6, %sext_ln170_9

]]></Node>
<StgValue><ssdm name="add_ln700_11"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:157  %add_ln700_12 = add i9 %sext_ln700_7, %sext_ln170_7

]]></Node>
<StgValue><ssdm name="add_ln700_12"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:158  %add_ln700_13 = add i9 %sext_ln170_8, %add_ln700_12

]]></Node>
<StgValue><ssdm name="add_ln700_13"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:173  %sext_ln215_24 = sext i4 %wgt_M_instance_0_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:174  %mul_ln1352_16 = mul i8 %sext_ln215_1, %sext_ln215_24

]]></Node>
<StgValue><ssdm name="mul_ln1352_16"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:175  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_16, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:176  %sext_ln170_12 = sext i8 %mul_ln1352_16 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_12"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:179  %sext_ln215_25 = sext i4 %wgt_M_instance_1_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:180  %mul_ln1352_17 = mul i8 %sext_ln215_3, %sext_ln215_25

]]></Node>
<StgValue><ssdm name="mul_ln1352_17"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:181  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_17, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:182  %sext_ln170_13 = sext i8 %mul_ln1352_17 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_13"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:185  %sext_ln215_26 = sext i4 %wgt_M_instance_2_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_26"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:186  %mul_ln1352_18 = mul i8 %sext_ln215_5, %sext_ln215_26

]]></Node>
<StgValue><ssdm name="mul_ln1352_18"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:187  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_18, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:188  %sext_ln170_14 = sext i8 %mul_ln1352_18 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_14"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:191  %sext_ln215_27 = sext i4 %wgt_M_instance_3_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_27"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:192  %mul_ln1352_19 = mul i8 %sext_ln215_7, %sext_ln215_27

]]></Node>
<StgValue><ssdm name="mul_ln1352_19"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:193  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_19, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:194  %sext_ln170_15 = sext i8 %mul_ln1352_19 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_15"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:197  %sext_ln215_28 = sext i4 %wgt_M_instance_4_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_28"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:198  %mul_ln1352_20 = mul i8 %sext_ln215_9, %sext_ln215_28

]]></Node>
<StgValue><ssdm name="mul_ln1352_20"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:199  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_20, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:200  %sext_ln170_16 = sext i8 %mul_ln1352_20 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_16"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:203  %sext_ln215_29 = sext i4 %wgt_M_instance_5_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_29"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:204  %mul_ln1352_21 = mul i8 %sext_ln215_11, %sext_ln215_29

]]></Node>
<StgValue><ssdm name="mul_ln1352_21"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:209  %sext_ln215_30 = sext i4 %wgt_M_instance_6_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_30"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:210  %mul_ln1352_22 = mul i8 %sext_ln215_13, %sext_ln215_30

]]></Node>
<StgValue><ssdm name="mul_ln1352_22"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:211  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_22, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:212  %sext_ln170_17 = sext i8 %mul_ln1352_22 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_17"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:215  %sext_ln215_31 = sext i4 %wgt_M_instance_7_V_2 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_31"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:216  %mul_ln1352_23 = mul i8 %sext_ln215_15, %sext_ln215_31

]]></Node>
<StgValue><ssdm name="mul_ln1352_23"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:217  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_23, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:218  %sext_ln700_13 = sext i8 %mul_ln1352_23 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_13"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:220  %add_ln700_17 = add i9 %sext_ln170_16, %sext_ln170_17

]]></Node>
<StgValue><ssdm name="add_ln700_17"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:223  %add_ln700_19 = add i9 %sext_ln170_12, %sext_ln170_15

]]></Node>
<StgValue><ssdm name="add_ln700_19"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:225  %add_ln700_20 = add i9 %sext_ln700_13, %sext_ln170_13

]]></Node>
<StgValue><ssdm name="add_ln700_20"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:226  %add_ln700_21 = add i9 %sext_ln170_14, %add_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_21"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:241  %sext_ln215_32 = sext i4 %wgt_M_instance_0_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_32"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:242  %mul_ln1352_24 = mul i8 %sext_ln215_1, %sext_ln215_32

]]></Node>
<StgValue><ssdm name="mul_ln1352_24"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:243  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_24, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:244  %sext_ln170_18 = sext i8 %mul_ln1352_24 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_18"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:247  %sext_ln215_33 = sext i4 %wgt_M_instance_1_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_33"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:248  %mul_ln1352_25 = mul i8 %sext_ln215_3, %sext_ln215_33

]]></Node>
<StgValue><ssdm name="mul_ln1352_25"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:249  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_25, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:250  %sext_ln170_19 = sext i8 %mul_ln1352_25 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_19"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:253  %sext_ln215_34 = sext i4 %wgt_M_instance_2_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_34"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:254  %mul_ln1352_26 = mul i8 %sext_ln215_5, %sext_ln215_34

]]></Node>
<StgValue><ssdm name="mul_ln1352_26"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:255  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_26, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:256  %sext_ln170_20 = sext i8 %mul_ln1352_26 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_20"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:259  %sext_ln215_35 = sext i4 %wgt_M_instance_3_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_35"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:260  %mul_ln1352_27 = mul i8 %sext_ln215_7, %sext_ln215_35

]]></Node>
<StgValue><ssdm name="mul_ln1352_27"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:261  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_27, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:262  %sext_ln170_21 = sext i8 %mul_ln1352_27 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_21"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:265  %sext_ln215_36 = sext i4 %wgt_M_instance_4_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_36"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:266  %mul_ln1352_28 = mul i8 %sext_ln215_9, %sext_ln215_36

]]></Node>
<StgValue><ssdm name="mul_ln1352_28"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:267  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_28, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:268  %sext_ln170_22 = sext i8 %mul_ln1352_28 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_22"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:271  %sext_ln215_37 = sext i4 %wgt_M_instance_5_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_37"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:272  %mul_ln1352_29 = mul i8 %sext_ln215_11, %sext_ln215_37

]]></Node>
<StgValue><ssdm name="mul_ln1352_29"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:277  %sext_ln215_38 = sext i4 %wgt_M_instance_6_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_38"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:278  %mul_ln1352_30 = mul i8 %sext_ln215_13, %sext_ln215_38

]]></Node>
<StgValue><ssdm name="mul_ln1352_30"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:279  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_30, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:280  %sext_ln170_23 = sext i8 %mul_ln1352_30 to i9

]]></Node>
<StgValue><ssdm name="sext_ln170_23"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:283  %sext_ln215_39 = sext i4 %wgt_M_instance_7_V_3 to i8

]]></Node>
<StgValue><ssdm name="sext_ln215_39"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:284  %mul_ln1352_31 = mul i8 %sext_ln215_15, %sext_ln215_39

]]></Node>
<StgValue><ssdm name="mul_ln1352_31"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:285  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_31, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="9" op_0_bw="8">
<![CDATA[
hls_label_6:286  %sext_ln700_19 = sext i8 %mul_ln1352_31 to i9

]]></Node>
<StgValue><ssdm name="sext_ln700_19"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:288  %add_ln700_25 = add i9 %sext_ln170_22, %sext_ln170_23

]]></Node>
<StgValue><ssdm name="add_ln700_25"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:291  %add_ln700_27 = add i9 %sext_ln170_18, %sext_ln170_21

]]></Node>
<StgValue><ssdm name="add_ln700_27"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:293  %add_ln700_28 = add i9 %sext_ln700_19, %sext_ln170_19

]]></Node>
<StgValue><ssdm name="add_ln700_28"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_6:294  %add_ln700_29 = add i9 %sext_ln170_20, %add_ln700_28

]]></Node>
<StgValue><ssdm name="add_ln700_29"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15.0:0  %nf_assign_load = load i32* %nf_assign

]]></Node>
<StgValue><ssdm name="nf_assign_load"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="32">
<![CDATA[
.preheader15.0:1  %zext_ln142 = zext i32 %nf_assign_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:2  %threshs_m_thresholds_56 = getelementptr [128 x i16]* @threshs_m_thresholds_55, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_56"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:3  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:7  %threshs_m_thresholds_58 = getelementptr [128 x i16]* @threshs_m_thresholds_54, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_58"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:8  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:12  %threshs_m_thresholds_60 = getelementptr [128 x i16]* @threshs_m_thresholds_49, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_60"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:13  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:17  %threshs_m_thresholds_62 = getelementptr [128 x i16]* @threshs_m_thresholds_48, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_62"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:18  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:22  %threshs_m_thresholds_64 = getelementptr [128 x i16]* @threshs_m_thresholds_47, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_64"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:23  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:27  %threshs_m_thresholds_66 = getelementptr [128 x i16]* @threshs_m_thresholds_46, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_66"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:28  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:32  %threshs_m_thresholds_68 = getelementptr [128 x i16]* @threshs_m_thresholds_45, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_68"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:33  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:37  %threshs_m_thresholds_70 = getelementptr [128 x i16]* @threshs_m_thresholds_44, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_70"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:38  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:42  %threshs_m_thresholds_72 = getelementptr [128 x i16]* @threshs_m_thresholds_43, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_72"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:43  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:47  %threshs_m_thresholds_74 = getelementptr [128 x i16]* @threshs_m_thresholds_42, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_74"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:48  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:52  %threshs_m_thresholds_76 = getelementptr [128 x i16]* @threshs_m_thresholds_53, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_76"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:53  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:57  %threshs_m_thresholds_78 = getelementptr [128 x i16]* @threshs_m_thresholds_52, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_78"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:58  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:62  %threshs_m_thresholds_80 = getelementptr [128 x i16]* @threshs_m_thresholds_51, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_80"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:63  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:67  %threshs_m_thresholds_82 = getelementptr [128 x i16]* @threshs_m_thresholds_50, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_82"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:68  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:93  %threshs_m_thresholds_84 = getelementptr [128 x i16]* @threshs_m_thresholds_41, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_84"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:94  %threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_85"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:98  %threshs_m_thresholds_86 = getelementptr [128 x i16]* @threshs_m_thresholds_40, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_86"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:99  %threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_87"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:103  %threshs_m_thresholds_88 = getelementptr [128 x i16]* @threshs_m_thresholds_35, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_88"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:104  %threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_89"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:108  %threshs_m_thresholds_90 = getelementptr [128 x i16]* @threshs_m_thresholds_34, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_90"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:109  %threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_91"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:113  %threshs_m_thresholds_92 = getelementptr [128 x i16]* @threshs_m_thresholds_33, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_92"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:114  %threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_93"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:118  %threshs_m_thresholds_94 = getelementptr [128 x i16]* @threshs_m_thresholds_32, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_94"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:119  %threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_95"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:123  %threshs_m_thresholds_96 = getelementptr [128 x i16]* @threshs_m_thresholds_31, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_96"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:124  %threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_97"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:128  %threshs_m_thresholds_98 = getelementptr [128 x i16]* @threshs_m_thresholds_30, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_98"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:129  %threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_99"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:133  %threshs_m_thresholds_100 = getelementptr [128 x i16]* @threshs_m_thresholds_29, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_100"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:134  %threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_101"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:138  %threshs_m_thresholds_102 = getelementptr [128 x i16]* @threshs_m_thresholds_28, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_102"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:139  %threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_103"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:143  %threshs_m_thresholds_104 = getelementptr [128 x i16]* @threshs_m_thresholds_39, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_104"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:144  %threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_105"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:148  %threshs_m_thresholds_106 = getelementptr [128 x i16]* @threshs_m_thresholds_38, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_106"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:149  %threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_107"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:153  %threshs_m_thresholds_108 = getelementptr [128 x i16]* @threshs_m_thresholds_37, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_108"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:154  %threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_109"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:158  %threshs_m_thresholds_110 = getelementptr [128 x i16]* @threshs_m_thresholds_36, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_110"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:159  %threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_111"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:184  %threshs_m_thresholds_112 = getelementptr [128 x i16]* @threshs_m_thresholds_27, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_112"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:185  %threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_113"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:189  %threshs_m_thresholds_114 = getelementptr [128 x i16]* @threshs_m_thresholds_26, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_114"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:190  %threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_115"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:194  %threshs_m_thresholds_116 = getelementptr [128 x i16]* @threshs_m_thresholds_21, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_116"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:195  %threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_117"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:199  %threshs_m_thresholds_118 = getelementptr [128 x i16]* @threshs_m_thresholds_20, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_118"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:200  %threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_119"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:204  %threshs_m_thresholds_120 = getelementptr [128 x i16]* @threshs_m_thresholds_19, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_120"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:205  %threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_121"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:209  %threshs_m_thresholds_122 = getelementptr [128 x i16]* @threshs_m_thresholds_18, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_122"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:210  %threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_123"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:214  %threshs_m_thresholds_124 = getelementptr [128 x i16]* @threshs_m_thresholds_17, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_124"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:215  %threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_125"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:219  %threshs_m_thresholds_126 = getelementptr [128 x i16]* @threshs_m_thresholds_16, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_126"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:220  %threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_127"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:224  %threshs_m_thresholds_128 = getelementptr [128 x i16]* @threshs_m_thresholds_15, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_128"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:225  %threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_129"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:229  %threshs_m_thresholds_130 = getelementptr [128 x i16]* @threshs_m_thresholds_14, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_130"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:230  %threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_131"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:234  %threshs_m_thresholds_132 = getelementptr [128 x i16]* @threshs_m_thresholds_25, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_132"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:235  %threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_133"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:239  %threshs_m_thresholds_134 = getelementptr [128 x i16]* @threshs_m_thresholds_24, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_134"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:240  %threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_135"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:244  %threshs_m_thresholds_136 = getelementptr [128 x i16]* @threshs_m_thresholds_23, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_136"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:245  %threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_137"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:249  %threshs_m_thresholds_138 = getelementptr [128 x i16]* @threshs_m_thresholds_22, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_138"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:250  %threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_139"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:275  %threshs_m_thresholds_140 = getelementptr [128 x i16]* @threshs_m_thresholds_13, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_140"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:276  %threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_141"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:280  %threshs_m_thresholds_142 = getelementptr [128 x i16]* @threshs_m_thresholds_12, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_142"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:281  %threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_143"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:285  %threshs_m_thresholds_144 = getelementptr [128 x i16]* @threshs_m_thresholds_7, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_144"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:286  %threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_145"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:290  %threshs_m_thresholds_146 = getelementptr [128 x i16]* @threshs_m_thresholds_6, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_146"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:291  %threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_147"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:295  %threshs_m_thresholds_148 = getelementptr [128 x i16]* @threshs_m_thresholds_5, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_148"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:296  %threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_149"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:300  %threshs_m_thresholds_150 = getelementptr [128 x i16]* @threshs_m_thresholds_4, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_150"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:301  %threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_151"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:305  %threshs_m_thresholds_152 = getelementptr [128 x i16]* @threshs_m_thresholds_3, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_152"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:306  %threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_153"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:310  %threshs_m_thresholds_154 = getelementptr [128 x i16]* @threshs_m_thresholds_2, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_154"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:311  %threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_155"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:315  %threshs_m_thresholds_156 = getelementptr [128 x i16]* @threshs_m_thresholds_1, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_156"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:316  %threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_157"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:320  %threshs_m_thresholds_158 = getelementptr [128 x i16]* @threshs_m_thresholds, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_158"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:321  %threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_159"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:325  %threshs_m_thresholds_160 = getelementptr [128 x i16]* @threshs_m_thresholds_11, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_160"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:326  %threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_161"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:330  %threshs_m_thresholds_162 = getelementptr [128 x i16]* @threshs_m_thresholds_10, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_162"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:331  %threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_163"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:335  %threshs_m_thresholds_164 = getelementptr [128 x i16]* @threshs_m_thresholds_9, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_164"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:336  %threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_165"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader15.0:340  %threshs_m_thresholds_166 = getelementptr [128 x i16]* @threshs_m_thresholds_8, i64 0, i64 %zext_ln142

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_166"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:341  %threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_167"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.0:368  %nf = add i32 %nf_assign_load, 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.0:369  %icmp_ln301 = icmp eq i32 %nf, 128

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader15.0:370  %select_ln301 = select i1 %icmp_ln301, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="select_ln301"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32">
<![CDATA[
.preheader15.0:371  store i32 %select_ln301, i32* %nf_assign

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:1  %accu_V_0_0_0_load = load i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="accu_V_0_0_0_load"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:2  %accu_V_0_1_0_load = load i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="accu_V_0_1_0_load"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:3  %accu_V_0_2_0_load = load i16* %accu_V_0_2_0

]]></Node>
<StgValue><ssdm name="accu_V_0_2_0_load"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16">
<![CDATA[
hls_label_6:4  %accu_V_0_3_0_load = load i16* %accu_V_0_3_0

]]></Node>
<StgValue><ssdm name="accu_V_0_3_0_load"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:8  %select_ln271 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln271"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:9  %select_ln271_1 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_1"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:10  %select_ln271_2 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_2"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:11  %select_ln271_3 = select i1 %icmp_ln271, i16 0, i16 %accu_V_0_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln271_3"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:20  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:27  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:28  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:35  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:36  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:43  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:44  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:51  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:52  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:59  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:60  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:65  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_5, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="8">
<![CDATA[
hls_label_6:66  %sext_ln700 = sext i8 %mul_ln1352_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:67  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:68  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:75  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:76  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:83  %add_ln700 = add i16 %sext_ln700, %select_ln271_3

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="9">
<![CDATA[
hls_label_6:85  %sext_ln700_2 = sext i9 %add_ln700_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:86  %add_ln700_2 = add i16 %add_ln700, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:88  %sext_ln700_3 = sext i9 %add_ln700_3 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:91  %sext_ln700_4 = sext i9 %add_ln700_5 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6:92  %add_ln700_6 = add i10 %sext_ln700_3, %sext_ln700_4

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="10">
<![CDATA[
hls_label_6:93  %sext_ln700_5 = sext i10 %add_ln700_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_5"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:94  %accu_0_0_V = add i16 %add_ln700_2, %sext_ln700_5

]]></Node>
<StgValue><ssdm name="accu_0_0_V"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:95  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:104  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:109  %empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:110  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:115  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:116  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:121  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:122  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:127  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:128  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:133  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:134  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:137  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_13, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="8">
<![CDATA[
hls_label_6:138  %sext_ln700_6 = sext i8 %mul_ln1352_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_6"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:139  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_13)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:140  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:145  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_14)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:146  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:151  %add_ln700_8 = add i16 %sext_ln700_6, %select_ln271_2

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="9">
<![CDATA[
hls_label_6:153  %sext_ln700_8 = sext i9 %add_ln700_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_8"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:154  %add_ln700_10 = add i16 %add_ln700_8, %sext_ln700_8

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:156  %sext_ln700_9 = sext i9 %add_ln700_11 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_9"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:159  %sext_ln700_10 = sext i9 %add_ln700_13 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_10"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6:160  %add_ln700_14 = add i10 %sext_ln700_9, %sext_ln700_10

]]></Node>
<StgValue><ssdm name="add_ln700_14"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="10">
<![CDATA[
hls_label_6:161  %sext_ln700_11 = sext i10 %add_ln700_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_11"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:162  %accu_0_1_V = add i16 %add_ln700_10, %sext_ln700_11

]]></Node>
<StgValue><ssdm name="accu_0_1_V"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:163  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:172  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:177  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:178  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:183  %empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:184  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:189  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:190  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:195  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:196  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:201  %empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_20)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:202  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:205  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_21, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="8">
<![CDATA[
hls_label_6:206  %sext_ln700_12 = sext i8 %mul_ln1352_21 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_12"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:207  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:208  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:213  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_22)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:214  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:219  %add_ln700_16 = add i16 %sext_ln700_12, %select_ln271_1

]]></Node>
<StgValue><ssdm name="add_ln700_16"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="9">
<![CDATA[
hls_label_6:221  %sext_ln700_14 = sext i9 %add_ln700_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_14"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:222  %add_ln700_18 = add i16 %add_ln700_16, %sext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_18"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:224  %sext_ln700_15 = sext i9 %add_ln700_19 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_15"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:227  %sext_ln700_16 = sext i9 %add_ln700_21 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_16"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6:228  %add_ln700_22 = add i10 %sext_ln700_15, %sext_ln700_16

]]></Node>
<StgValue><ssdm name="add_ln700_22"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="10">
<![CDATA[
hls_label_6:229  %sext_ln700_17 = sext i10 %add_ln700_22 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_17"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:230  %accu_0_2_V = add i16 %add_ln700_18, %sext_ln700_17

]]></Node>
<StgValue><ssdm name="accu_0_2_V"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:231  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_23)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:240  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:245  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_24)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:246  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:251  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_25)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:252  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:257  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:258  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:263  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_27)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:264  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:269  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:270  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_6:273  call void (...)* @_ssdm_op_SpecFUCore(i8 %mul_ln1352_29, [1 x i8]* @p_str3, [8 x i8]* @p_str13, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="8">
<![CDATA[
hls_label_6:274  %sext_ln700_18 = sext i8 %mul_ln1352_29 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_18"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:275  %empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_29)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:276  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:281  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_30)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:282  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:287  %add_ln700_24 = add i16 %sext_ln700_18, %select_ln271

]]></Node>
<StgValue><ssdm name="add_ln700_24"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="9">
<![CDATA[
hls_label_6:289  %sext_ln700_20 = sext i9 %add_ln700_25 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_20"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:290  %add_ln700_26 = add i16 %add_ln700_24, %sext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_26"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:292  %sext_ln700_21 = sext i9 %add_ln700_27 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_21"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="10" op_0_bw="9">
<![CDATA[
hls_label_6:295  %sext_ln700_22 = sext i9 %add_ln700_29 to i10

]]></Node>
<StgValue><ssdm name="sext_ln700_22"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_6:296  %add_ln700_30 = add i10 %sext_ln700_21, %sext_ln700_22

]]></Node>
<StgValue><ssdm name="add_ln700_30"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="10">
<![CDATA[
hls_label_6:297  %sext_ln700_23 = sext i10 %add_ln700_30 to i16

]]></Node>
<StgValue><ssdm name="sext_ln700_23"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:298  %accu_0_3_V = add i16 %add_ln700_26, %sext_ln700_23

]]></Node>
<StgValue><ssdm name="accu_0_3_V"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:299  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_31)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:302  store i16 %accu_0_3_V, i16* %accu_V_0_3_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:303  store i16 %accu_0_2_V, i16* %accu_V_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:304  store i16 %accu_0_1_V, i16* %accu_V_0_1_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_6:305  store i16 %accu_0_0_V, i16* %accu_V_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:3  %threshs_m_thresholds_57 = load i16* %threshs_m_thresholds_56, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_57"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:4  %icmp_ln899 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_57

]]></Node>
<StgValue><ssdm name="icmp_ln899"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:8  %threshs_m_thresholds_59 = load i16* %threshs_m_thresholds_58, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_59"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:9  %icmp_ln899_1 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_59

]]></Node>
<StgValue><ssdm name="icmp_ln899_1"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:13  %threshs_m_thresholds_61 = load i16* %threshs_m_thresholds_60, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_61"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:14  %icmp_ln899_2 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_61

]]></Node>
<StgValue><ssdm name="icmp_ln899_2"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:18  %threshs_m_thresholds_63 = load i16* %threshs_m_thresholds_62, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_63"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:19  %icmp_ln899_3 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_63

]]></Node>
<StgValue><ssdm name="icmp_ln899_3"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:23  %threshs_m_thresholds_65 = load i16* %threshs_m_thresholds_64, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_65"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:24  %icmp_ln899_4 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_65

]]></Node>
<StgValue><ssdm name="icmp_ln899_4"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:28  %threshs_m_thresholds_67 = load i16* %threshs_m_thresholds_66, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_67"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:29  %icmp_ln899_5 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_67

]]></Node>
<StgValue><ssdm name="icmp_ln899_5"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:33  %threshs_m_thresholds_69 = load i16* %threshs_m_thresholds_68, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_69"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:34  %icmp_ln899_6 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_69

]]></Node>
<StgValue><ssdm name="icmp_ln899_6"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:38  %threshs_m_thresholds_71 = load i16* %threshs_m_thresholds_70, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_71"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:39  %icmp_ln899_7 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_71

]]></Node>
<StgValue><ssdm name="icmp_ln899_7"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:43  %threshs_m_thresholds_73 = load i16* %threshs_m_thresholds_72, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_73"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:44  %icmp_ln899_8 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_73

]]></Node>
<StgValue><ssdm name="icmp_ln899_8"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:48  %threshs_m_thresholds_75 = load i16* %threshs_m_thresholds_74, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_75"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:49  %icmp_ln899_9 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_75

]]></Node>
<StgValue><ssdm name="icmp_ln899_9"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:53  %threshs_m_thresholds_77 = load i16* %threshs_m_thresholds_76, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_77"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:54  %icmp_ln899_10 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_77

]]></Node>
<StgValue><ssdm name="icmp_ln899_10"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:58  %threshs_m_thresholds_79 = load i16* %threshs_m_thresholds_78, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_79"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:59  %icmp_ln899_11 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_79

]]></Node>
<StgValue><ssdm name="icmp_ln899_11"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:63  %threshs_m_thresholds_81 = load i16* %threshs_m_thresholds_80, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_81"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:64  %icmp_ln899_12 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_81

]]></Node>
<StgValue><ssdm name="icmp_ln899_12"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:68  %threshs_m_thresholds_83 = load i16* %threshs_m_thresholds_82, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_83"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:69  %icmp_ln899_13 = icmp slt i16 %accu_0_0_V, %threshs_m_thresholds_83

]]></Node>
<StgValue><ssdm name="icmp_ln899_13"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:94  %threshs_m_thresholds_85 = load i16* %threshs_m_thresholds_84, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_85"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:95  %icmp_ln899_14 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_85

]]></Node>
<StgValue><ssdm name="icmp_ln899_14"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:99  %threshs_m_thresholds_87 = load i16* %threshs_m_thresholds_86, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_87"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:100  %icmp_ln899_15 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_87

]]></Node>
<StgValue><ssdm name="icmp_ln899_15"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:104  %threshs_m_thresholds_89 = load i16* %threshs_m_thresholds_88, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_89"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:105  %icmp_ln899_16 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_89

]]></Node>
<StgValue><ssdm name="icmp_ln899_16"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:109  %threshs_m_thresholds_91 = load i16* %threshs_m_thresholds_90, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_91"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:110  %icmp_ln899_17 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_91

]]></Node>
<StgValue><ssdm name="icmp_ln899_17"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:114  %threshs_m_thresholds_93 = load i16* %threshs_m_thresholds_92, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_93"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:115  %icmp_ln899_18 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_93

]]></Node>
<StgValue><ssdm name="icmp_ln899_18"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:119  %threshs_m_thresholds_95 = load i16* %threshs_m_thresholds_94, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_95"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:120  %icmp_ln899_19 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_95

]]></Node>
<StgValue><ssdm name="icmp_ln899_19"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:124  %threshs_m_thresholds_97 = load i16* %threshs_m_thresholds_96, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_97"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:125  %icmp_ln899_20 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_97

]]></Node>
<StgValue><ssdm name="icmp_ln899_20"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:129  %threshs_m_thresholds_99 = load i16* %threshs_m_thresholds_98, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_99"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:130  %icmp_ln899_21 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_99

]]></Node>
<StgValue><ssdm name="icmp_ln899_21"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:134  %threshs_m_thresholds_101 = load i16* %threshs_m_thresholds_100, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_101"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:135  %icmp_ln899_22 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_101

]]></Node>
<StgValue><ssdm name="icmp_ln899_22"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:139  %threshs_m_thresholds_103 = load i16* %threshs_m_thresholds_102, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_103"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:140  %icmp_ln899_23 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_103

]]></Node>
<StgValue><ssdm name="icmp_ln899_23"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:144  %threshs_m_thresholds_105 = load i16* %threshs_m_thresholds_104, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_105"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:145  %icmp_ln899_24 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_105

]]></Node>
<StgValue><ssdm name="icmp_ln899_24"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:149  %threshs_m_thresholds_107 = load i16* %threshs_m_thresholds_106, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_107"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:150  %icmp_ln899_25 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_107

]]></Node>
<StgValue><ssdm name="icmp_ln899_25"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:154  %threshs_m_thresholds_109 = load i16* %threshs_m_thresholds_108, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_109"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:155  %icmp_ln899_26 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_109

]]></Node>
<StgValue><ssdm name="icmp_ln899_26"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:159  %threshs_m_thresholds_111 = load i16* %threshs_m_thresholds_110, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_111"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:160  %icmp_ln899_27 = icmp slt i16 %accu_0_1_V, %threshs_m_thresholds_111

]]></Node>
<StgValue><ssdm name="icmp_ln899_27"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:185  %threshs_m_thresholds_113 = load i16* %threshs_m_thresholds_112, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_113"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:186  %icmp_ln899_28 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_113

]]></Node>
<StgValue><ssdm name="icmp_ln899_28"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:190  %threshs_m_thresholds_115 = load i16* %threshs_m_thresholds_114, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_115"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:191  %icmp_ln899_29 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_115

]]></Node>
<StgValue><ssdm name="icmp_ln899_29"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:195  %threshs_m_thresholds_117 = load i16* %threshs_m_thresholds_116, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_117"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:196  %icmp_ln899_30 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_117

]]></Node>
<StgValue><ssdm name="icmp_ln899_30"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:200  %threshs_m_thresholds_119 = load i16* %threshs_m_thresholds_118, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_119"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:201  %icmp_ln899_31 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_119

]]></Node>
<StgValue><ssdm name="icmp_ln899_31"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:205  %threshs_m_thresholds_121 = load i16* %threshs_m_thresholds_120, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_121"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:206  %icmp_ln899_32 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_121

]]></Node>
<StgValue><ssdm name="icmp_ln899_32"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:210  %threshs_m_thresholds_123 = load i16* %threshs_m_thresholds_122, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_123"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:211  %icmp_ln899_33 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_123

]]></Node>
<StgValue><ssdm name="icmp_ln899_33"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:215  %threshs_m_thresholds_125 = load i16* %threshs_m_thresholds_124, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_125"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:216  %icmp_ln899_34 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_125

]]></Node>
<StgValue><ssdm name="icmp_ln899_34"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:220  %threshs_m_thresholds_127 = load i16* %threshs_m_thresholds_126, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_127"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:221  %icmp_ln899_35 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_127

]]></Node>
<StgValue><ssdm name="icmp_ln899_35"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:225  %threshs_m_thresholds_129 = load i16* %threshs_m_thresholds_128, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_129"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:226  %icmp_ln899_36 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_129

]]></Node>
<StgValue><ssdm name="icmp_ln899_36"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:230  %threshs_m_thresholds_131 = load i16* %threshs_m_thresholds_130, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_131"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:231  %icmp_ln899_37 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_131

]]></Node>
<StgValue><ssdm name="icmp_ln899_37"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:235  %threshs_m_thresholds_133 = load i16* %threshs_m_thresholds_132, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_133"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:236  %icmp_ln899_38 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_133

]]></Node>
<StgValue><ssdm name="icmp_ln899_38"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:240  %threshs_m_thresholds_135 = load i16* %threshs_m_thresholds_134, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_135"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:241  %icmp_ln899_39 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_135

]]></Node>
<StgValue><ssdm name="icmp_ln899_39"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:245  %threshs_m_thresholds_137 = load i16* %threshs_m_thresholds_136, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_137"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:246  %icmp_ln899_40 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_137

]]></Node>
<StgValue><ssdm name="icmp_ln899_40"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:250  %threshs_m_thresholds_139 = load i16* %threshs_m_thresholds_138, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_139"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:251  %icmp_ln899_41 = icmp slt i16 %accu_0_2_V, %threshs_m_thresholds_139

]]></Node>
<StgValue><ssdm name="icmp_ln899_41"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:276  %threshs_m_thresholds_141 = load i16* %threshs_m_thresholds_140, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_141"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:277  %icmp_ln899_42 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_141

]]></Node>
<StgValue><ssdm name="icmp_ln899_42"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:281  %threshs_m_thresholds_143 = load i16* %threshs_m_thresholds_142, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_143"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:282  %icmp_ln899_43 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_143

]]></Node>
<StgValue><ssdm name="icmp_ln899_43"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:286  %threshs_m_thresholds_145 = load i16* %threshs_m_thresholds_144, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_145"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:287  %icmp_ln899_44 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_145

]]></Node>
<StgValue><ssdm name="icmp_ln899_44"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:291  %threshs_m_thresholds_147 = load i16* %threshs_m_thresholds_146, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_147"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:292  %icmp_ln899_45 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_147

]]></Node>
<StgValue><ssdm name="icmp_ln899_45"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:296  %threshs_m_thresholds_149 = load i16* %threshs_m_thresholds_148, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_149"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:297  %icmp_ln899_46 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_149

]]></Node>
<StgValue><ssdm name="icmp_ln899_46"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:301  %threshs_m_thresholds_151 = load i16* %threshs_m_thresholds_150, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_151"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:302  %icmp_ln899_47 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_151

]]></Node>
<StgValue><ssdm name="icmp_ln899_47"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:306  %threshs_m_thresholds_153 = load i16* %threshs_m_thresholds_152, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_153"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:307  %icmp_ln899_48 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_153

]]></Node>
<StgValue><ssdm name="icmp_ln899_48"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:311  %threshs_m_thresholds_155 = load i16* %threshs_m_thresholds_154, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_155"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:312  %icmp_ln899_49 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_155

]]></Node>
<StgValue><ssdm name="icmp_ln899_49"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:316  %threshs_m_thresholds_157 = load i16* %threshs_m_thresholds_156, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_157"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:317  %icmp_ln899_50 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_157

]]></Node>
<StgValue><ssdm name="icmp_ln899_50"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:321  %threshs_m_thresholds_159 = load i16* %threshs_m_thresholds_158, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_159"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:322  %icmp_ln899_51 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_159

]]></Node>
<StgValue><ssdm name="icmp_ln899_51"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:326  %threshs_m_thresholds_161 = load i16* %threshs_m_thresholds_160, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_161"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:327  %icmp_ln899_52 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_161

]]></Node>
<StgValue><ssdm name="icmp_ln899_52"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:331  %threshs_m_thresholds_163 = load i16* %threshs_m_thresholds_162, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_163"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:332  %icmp_ln899_53 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_163

]]></Node>
<StgValue><ssdm name="icmp_ln899_53"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:336  %threshs_m_thresholds_165 = load i16* %threshs_m_thresholds_164, align 4

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_165"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:337  %icmp_ln899_54 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_165

]]></Node>
<StgValue><ssdm name="icmp_ln899_54"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="7">
<![CDATA[
.preheader15.0:341  %threshs_m_thresholds_167 = load i16* %threshs_m_thresholds_166, align 2

]]></Node>
<StgValue><ssdm name="threshs_m_thresholds_167"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader15.0:342  %icmp_ln899_55 = icmp slt i16 %accu_0_3_V, %threshs_m_thresholds_167

]]></Node>
<StgValue><ssdm name="icmp_ln899_55"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:20  %xor_ln899_3 = xor i1 %icmp_ln899_3, true

]]></Node>
<StgValue><ssdm name="xor_ln899_3"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:21  %zext_ln142_3 = zext i1 %xor_ln899_3 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_3"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:25  %xor_ln899_4 = xor i1 %icmp_ln899_4, true

]]></Node>
<StgValue><ssdm name="xor_ln899_4"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:26  %zext_ln142_4 = zext i1 %xor_ln899_4 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_4"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:30  %xor_ln899_5 = xor i1 %icmp_ln899_5, true

]]></Node>
<StgValue><ssdm name="xor_ln899_5"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:31  %zext_ln142_5 = zext i1 %xor_ln899_5 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_5"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:35  %xor_ln899_6 = xor i1 %icmp_ln899_6, true

]]></Node>
<StgValue><ssdm name="xor_ln899_6"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:36  %zext_ln142_6 = zext i1 %xor_ln899_6 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_6"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:40  %xor_ln899_7 = xor i1 %icmp_ln899_7, true

]]></Node>
<StgValue><ssdm name="xor_ln899_7"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:41  %zext_ln142_7 = zext i1 %xor_ln899_7 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_7"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:45  %xor_ln899_8 = xor i1 %icmp_ln899_8, true

]]></Node>
<StgValue><ssdm name="xor_ln899_8"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:46  %zext_ln142_8 = zext i1 %xor_ln899_8 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_8"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:50  %xor_ln899_9 = xor i1 %icmp_ln899_9, true

]]></Node>
<StgValue><ssdm name="xor_ln899_9"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:51  %zext_ln142_9 = zext i1 %xor_ln899_9 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_9"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:55  %xor_ln899_10 = xor i1 %icmp_ln899_10, true

]]></Node>
<StgValue><ssdm name="xor_ln899_10"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:56  %zext_ln142_10 = zext i1 %xor_ln899_10 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_10"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:60  %xor_ln899_11 = xor i1 %icmp_ln899_11, true

]]></Node>
<StgValue><ssdm name="xor_ln899_11"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:61  %zext_ln142_11 = zext i1 %xor_ln899_11 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_11"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:65  %xor_ln899_12 = xor i1 %icmp_ln899_12, true

]]></Node>
<StgValue><ssdm name="xor_ln899_12"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:66  %zext_ln142_12 = zext i1 %xor_ln899_12 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_12"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:70  %xor_ln899_13 = xor i1 %icmp_ln899_13, true

]]></Node>
<StgValue><ssdm name="xor_ln899_13"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:71  %zext_ln700 = zext i1 %xor_ln899_13 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:75  %add_ln700_34 = add i2 %zext_ln142_3, %zext_ln142_4

]]></Node>
<StgValue><ssdm name="add_ln700_34"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:76  %zext_ln700_2 = zext i2 %add_ln700_34 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_2"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:77  %add_ln700_35 = add i2 %zext_ln142_5, %zext_ln142_6

]]></Node>
<StgValue><ssdm name="add_ln700_35"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:78  %zext_ln700_3 = zext i2 %add_ln700_35 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_3"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:79  %add_ln700_36 = add i3 %zext_ln700_3, %zext_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_36"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:82  %add_ln700_38 = add i2 %zext_ln142_8, %zext_ln142_9

]]></Node>
<StgValue><ssdm name="add_ln700_38"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:83  %add_ln700_39 = add i2 %add_ln700_38, %zext_ln142_7

]]></Node>
<StgValue><ssdm name="add_ln700_39"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:84  %zext_ln700_5 = zext i2 %add_ln700_39 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_5"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:85  %add_ln700_40 = add i2 %zext_ln142_10, %zext_ln142_11

]]></Node>
<StgValue><ssdm name="add_ln700_40"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:86  %zext_ln700_6 = zext i2 %add_ln700_40 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_6"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:87  %add_ln700_41 = add i2 %zext_ln142_12, %zext_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_41"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:88  %zext_ln700_7 = zext i2 %add_ln700_41 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_7"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:89  %add_ln700_42 = add i3 %zext_ln700_7, %zext_ln700_6

]]></Node>
<StgValue><ssdm name="add_ln700_42"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:90  %add_ln700_43 = add i3 %add_ln700_42, %zext_ln700_5

]]></Node>
<StgValue><ssdm name="add_ln700_43"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:111  %xor_ln899_17 = xor i1 %icmp_ln899_17, true

]]></Node>
<StgValue><ssdm name="xor_ln899_17"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:112  %zext_ln142_15 = zext i1 %xor_ln899_17 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_15"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:116  %xor_ln899_18 = xor i1 %icmp_ln899_18, true

]]></Node>
<StgValue><ssdm name="xor_ln899_18"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:117  %zext_ln142_16 = zext i1 %xor_ln899_18 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_16"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:121  %xor_ln899_19 = xor i1 %icmp_ln899_19, true

]]></Node>
<StgValue><ssdm name="xor_ln899_19"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:122  %zext_ln142_17 = zext i1 %xor_ln899_19 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_17"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:126  %xor_ln899_20 = xor i1 %icmp_ln899_20, true

]]></Node>
<StgValue><ssdm name="xor_ln899_20"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:127  %zext_ln142_18 = zext i1 %xor_ln899_20 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_18"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:131  %xor_ln899_21 = xor i1 %icmp_ln899_21, true

]]></Node>
<StgValue><ssdm name="xor_ln899_21"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:132  %zext_ln142_19 = zext i1 %xor_ln899_21 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_19"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:136  %xor_ln899_22 = xor i1 %icmp_ln899_22, true

]]></Node>
<StgValue><ssdm name="xor_ln899_22"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:137  %zext_ln142_20 = zext i1 %xor_ln899_22 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_20"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:141  %xor_ln899_23 = xor i1 %icmp_ln899_23, true

]]></Node>
<StgValue><ssdm name="xor_ln899_23"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:142  %zext_ln142_21 = zext i1 %xor_ln899_23 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_21"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:146  %xor_ln899_24 = xor i1 %icmp_ln899_24, true

]]></Node>
<StgValue><ssdm name="xor_ln899_24"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:147  %zext_ln142_22 = zext i1 %xor_ln899_24 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_22"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:151  %xor_ln899_25 = xor i1 %icmp_ln899_25, true

]]></Node>
<StgValue><ssdm name="xor_ln899_25"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:152  %zext_ln142_23 = zext i1 %xor_ln899_25 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_23"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:156  %xor_ln899_26 = xor i1 %icmp_ln899_26, true

]]></Node>
<StgValue><ssdm name="xor_ln899_26"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:157  %zext_ln142_24 = zext i1 %xor_ln899_26 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_24"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:161  %xor_ln899_27 = xor i1 %icmp_ln899_27, true

]]></Node>
<StgValue><ssdm name="xor_ln899_27"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:162  %zext_ln700_9 = zext i1 %xor_ln899_27 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_9"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:166  %add_ln700_47 = add i2 %zext_ln142_15, %zext_ln142_16

]]></Node>
<StgValue><ssdm name="add_ln700_47"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:167  %zext_ln700_11 = zext i2 %add_ln700_47 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_11"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:168  %add_ln700_48 = add i2 %zext_ln142_17, %zext_ln142_18

]]></Node>
<StgValue><ssdm name="add_ln700_48"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:169  %zext_ln700_12 = zext i2 %add_ln700_48 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_12"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:170  %add_ln700_49 = add i3 %zext_ln700_12, %zext_ln700_11

]]></Node>
<StgValue><ssdm name="add_ln700_49"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:173  %add_ln700_51 = add i2 %zext_ln142_20, %zext_ln142_21

]]></Node>
<StgValue><ssdm name="add_ln700_51"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:174  %add_ln700_52 = add i2 %add_ln700_51, %zext_ln142_19

]]></Node>
<StgValue><ssdm name="add_ln700_52"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:175  %zext_ln700_14 = zext i2 %add_ln700_52 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_14"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:176  %add_ln700_53 = add i2 %zext_ln142_22, %zext_ln142_23

]]></Node>
<StgValue><ssdm name="add_ln700_53"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:177  %zext_ln700_15 = zext i2 %add_ln700_53 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_15"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:178  %add_ln700_54 = add i2 %zext_ln142_24, %zext_ln700_9

]]></Node>
<StgValue><ssdm name="add_ln700_54"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:179  %zext_ln700_16 = zext i2 %add_ln700_54 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_16"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:180  %add_ln700_55 = add i3 %zext_ln700_16, %zext_ln700_15

]]></Node>
<StgValue><ssdm name="add_ln700_55"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:181  %add_ln700_56 = add i3 %add_ln700_55, %zext_ln700_14

]]></Node>
<StgValue><ssdm name="add_ln700_56"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:202  %xor_ln899_31 = xor i1 %icmp_ln899_31, true

]]></Node>
<StgValue><ssdm name="xor_ln899_31"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:203  %zext_ln142_27 = zext i1 %xor_ln899_31 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_27"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:207  %xor_ln899_32 = xor i1 %icmp_ln899_32, true

]]></Node>
<StgValue><ssdm name="xor_ln899_32"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:208  %zext_ln142_28 = zext i1 %xor_ln899_32 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_28"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:212  %xor_ln899_33 = xor i1 %icmp_ln899_33, true

]]></Node>
<StgValue><ssdm name="xor_ln899_33"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:213  %zext_ln142_29 = zext i1 %xor_ln899_33 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_29"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:217  %xor_ln899_34 = xor i1 %icmp_ln899_34, true

]]></Node>
<StgValue><ssdm name="xor_ln899_34"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:218  %zext_ln142_30 = zext i1 %xor_ln899_34 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_30"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:222  %xor_ln899_35 = xor i1 %icmp_ln899_35, true

]]></Node>
<StgValue><ssdm name="xor_ln899_35"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:223  %zext_ln142_31 = zext i1 %xor_ln899_35 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_31"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:227  %xor_ln899_36 = xor i1 %icmp_ln899_36, true

]]></Node>
<StgValue><ssdm name="xor_ln899_36"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:228  %zext_ln142_32 = zext i1 %xor_ln899_36 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_32"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:232  %xor_ln899_37 = xor i1 %icmp_ln899_37, true

]]></Node>
<StgValue><ssdm name="xor_ln899_37"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:233  %zext_ln142_33 = zext i1 %xor_ln899_37 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_33"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:237  %xor_ln899_38 = xor i1 %icmp_ln899_38, true

]]></Node>
<StgValue><ssdm name="xor_ln899_38"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:238  %zext_ln142_34 = zext i1 %xor_ln899_38 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_34"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:242  %xor_ln899_39 = xor i1 %icmp_ln899_39, true

]]></Node>
<StgValue><ssdm name="xor_ln899_39"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:243  %zext_ln142_35 = zext i1 %xor_ln899_39 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_35"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:247  %xor_ln899_40 = xor i1 %icmp_ln899_40, true

]]></Node>
<StgValue><ssdm name="xor_ln899_40"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:248  %zext_ln142_36 = zext i1 %xor_ln899_40 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_36"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:252  %xor_ln899_41 = xor i1 %icmp_ln899_41, true

]]></Node>
<StgValue><ssdm name="xor_ln899_41"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:253  %zext_ln700_18 = zext i1 %xor_ln899_41 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_18"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:257  %add_ln700_60 = add i2 %zext_ln142_27, %zext_ln142_28

]]></Node>
<StgValue><ssdm name="add_ln700_60"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:258  %zext_ln700_20 = zext i2 %add_ln700_60 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_20"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:259  %add_ln700_61 = add i2 %zext_ln142_29, %zext_ln142_30

]]></Node>
<StgValue><ssdm name="add_ln700_61"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:260  %zext_ln700_21 = zext i2 %add_ln700_61 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_21"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:261  %add_ln700_62 = add i3 %zext_ln700_21, %zext_ln700_20

]]></Node>
<StgValue><ssdm name="add_ln700_62"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:264  %add_ln700_64 = add i2 %zext_ln142_32, %zext_ln142_33

]]></Node>
<StgValue><ssdm name="add_ln700_64"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:265  %add_ln700_65 = add i2 %add_ln700_64, %zext_ln142_31

]]></Node>
<StgValue><ssdm name="add_ln700_65"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:266  %zext_ln700_23 = zext i2 %add_ln700_65 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_23"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:267  %add_ln700_66 = add i2 %zext_ln142_34, %zext_ln142_35

]]></Node>
<StgValue><ssdm name="add_ln700_66"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:268  %zext_ln700_24 = zext i2 %add_ln700_66 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_24"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:269  %add_ln700_67 = add i2 %zext_ln142_36, %zext_ln700_18

]]></Node>
<StgValue><ssdm name="add_ln700_67"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:270  %zext_ln700_25 = zext i2 %add_ln700_67 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_25"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:271  %add_ln700_68 = add i3 %zext_ln700_25, %zext_ln700_24

]]></Node>
<StgValue><ssdm name="add_ln700_68"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:272  %add_ln700_69 = add i3 %add_ln700_68, %zext_ln700_23

]]></Node>
<StgValue><ssdm name="add_ln700_69"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:293  %xor_ln899_45 = xor i1 %icmp_ln899_45, true

]]></Node>
<StgValue><ssdm name="xor_ln899_45"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:294  %zext_ln142_39 = zext i1 %xor_ln899_45 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_39"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:298  %xor_ln899_46 = xor i1 %icmp_ln899_46, true

]]></Node>
<StgValue><ssdm name="xor_ln899_46"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:299  %zext_ln142_40 = zext i1 %xor_ln899_46 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_40"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:303  %xor_ln899_47 = xor i1 %icmp_ln899_47, true

]]></Node>
<StgValue><ssdm name="xor_ln899_47"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:304  %zext_ln142_41 = zext i1 %xor_ln899_47 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_41"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:308  %xor_ln899_48 = xor i1 %icmp_ln899_48, true

]]></Node>
<StgValue><ssdm name="xor_ln899_48"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:309  %zext_ln142_42 = zext i1 %xor_ln899_48 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_42"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:313  %xor_ln899_49 = xor i1 %icmp_ln899_49, true

]]></Node>
<StgValue><ssdm name="xor_ln899_49"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:314  %zext_ln142_43 = zext i1 %xor_ln899_49 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_43"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:318  %xor_ln899_50 = xor i1 %icmp_ln899_50, true

]]></Node>
<StgValue><ssdm name="xor_ln899_50"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:319  %zext_ln142_44 = zext i1 %xor_ln899_50 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_44"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:323  %xor_ln899_51 = xor i1 %icmp_ln899_51, true

]]></Node>
<StgValue><ssdm name="xor_ln899_51"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:324  %zext_ln142_45 = zext i1 %xor_ln899_51 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_45"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:328  %xor_ln899_52 = xor i1 %icmp_ln899_52, true

]]></Node>
<StgValue><ssdm name="xor_ln899_52"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:329  %zext_ln142_46 = zext i1 %xor_ln899_52 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_46"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:333  %xor_ln899_53 = xor i1 %icmp_ln899_53, true

]]></Node>
<StgValue><ssdm name="xor_ln899_53"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:334  %zext_ln142_47 = zext i1 %xor_ln899_53 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_47"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:338  %xor_ln899_54 = xor i1 %icmp_ln899_54, true

]]></Node>
<StgValue><ssdm name="xor_ln899_54"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:339  %zext_ln142_48 = zext i1 %xor_ln899_54 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_48"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:343  %xor_ln899_55 = xor i1 %icmp_ln899_55, true

]]></Node>
<StgValue><ssdm name="xor_ln899_55"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:344  %zext_ln700_27 = zext i1 %xor_ln899_55 to i2

]]></Node>
<StgValue><ssdm name="zext_ln700_27"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:348  %add_ln700_73 = add i2 %zext_ln142_39, %zext_ln142_40

]]></Node>
<StgValue><ssdm name="add_ln700_73"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:349  %zext_ln700_29 = zext i2 %add_ln700_73 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_29"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:350  %add_ln700_74 = add i2 %zext_ln142_41, %zext_ln142_42

]]></Node>
<StgValue><ssdm name="add_ln700_74"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:351  %zext_ln700_30 = zext i2 %add_ln700_74 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_30"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:352  %add_ln700_75 = add i3 %zext_ln700_30, %zext_ln700_29

]]></Node>
<StgValue><ssdm name="add_ln700_75"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:355  %add_ln700_77 = add i2 %zext_ln142_44, %zext_ln142_45

]]></Node>
<StgValue><ssdm name="add_ln700_77"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:356  %add_ln700_78 = add i2 %add_ln700_77, %zext_ln142_43

]]></Node>
<StgValue><ssdm name="add_ln700_78"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:357  %zext_ln700_32 = zext i2 %add_ln700_78 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_32"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:358  %add_ln700_79 = add i2 %zext_ln142_46, %zext_ln142_47

]]></Node>
<StgValue><ssdm name="add_ln700_79"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:359  %zext_ln700_33 = zext i2 %add_ln700_79 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_33"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:360  %add_ln700_80 = add i2 %zext_ln142_48, %zext_ln700_27

]]></Node>
<StgValue><ssdm name="add_ln700_80"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="3" op_0_bw="2">
<![CDATA[
.preheader15.0:361  %zext_ln700_34 = zext i2 %add_ln700_80 to i3

]]></Node>
<StgValue><ssdm name="zext_ln700_34"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:362  %add_ln700_81 = add i3 %zext_ln700_34, %zext_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_81"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader15.0:363  %add_ln700_82 = add i3 %add_ln700_81, %zext_ln700_32

]]></Node>
<StgValue><ssdm name="add_ln700_82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="979" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:5  %xor_ln899 = xor i1 %icmp_ln899, true

]]></Node>
<StgValue><ssdm name="xor_ln899"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:6  %select_ln700 = select i1 %xor_ln899, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:10  %xor_ln899_1 = xor i1 %icmp_ln899_1, true

]]></Node>
<StgValue><ssdm name="xor_ln899_1"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:11  %zext_ln142_1 = zext i1 %xor_ln899_1 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_1"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:15  %xor_ln899_2 = xor i1 %icmp_ln899_2, true

]]></Node>
<StgValue><ssdm name="xor_ln899_2"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:16  %zext_ln142_2 = zext i1 %xor_ln899_2 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_2"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:72  %add_ln700_32 = add i2 %zext_ln142_1, %zext_ln142_2

]]></Node>
<StgValue><ssdm name="add_ln700_32"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:73  %zext_ln700_1 = zext i2 %add_ln700_32 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_1"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:74  %add_ln700_33 = add i4 %zext_ln700_1, %select_ln700

]]></Node>
<StgValue><ssdm name="add_ln700_33"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:80  %zext_ln700_4 = zext i3 %add_ln700_36 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_4"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:81  %add_ln700_37 = add i4 %zext_ln700_4, %add_ln700_33

]]></Node>
<StgValue><ssdm name="add_ln700_37"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:91  %zext_ln700_8 = zext i3 %add_ln700_43 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_8"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:92  %add_ln700_44 = add i4 %zext_ln700_8, %add_ln700_37

]]></Node>
<StgValue><ssdm name="add_ln700_44"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:96  %xor_ln899_14 = xor i1 %icmp_ln899_14, true

]]></Node>
<StgValue><ssdm name="xor_ln899_14"/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:97  %select_ln700_1 = select i1 %xor_ln899_14, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_1"/></StgValue>
</operation>

<operation id="994" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:101  %xor_ln899_15 = xor i1 %icmp_ln899_15, true

]]></Node>
<StgValue><ssdm name="xor_ln899_15"/></StgValue>
</operation>

<operation id="995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:102  %zext_ln142_13 = zext i1 %xor_ln899_15 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_13"/></StgValue>
</operation>

<operation id="996" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:106  %xor_ln899_16 = xor i1 %icmp_ln899_16, true

]]></Node>
<StgValue><ssdm name="xor_ln899_16"/></StgValue>
</operation>

<operation id="997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:107  %zext_ln142_14 = zext i1 %xor_ln899_16 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_14"/></StgValue>
</operation>

<operation id="998" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:163  %add_ln700_45 = add i2 %zext_ln142_13, %zext_ln142_14

]]></Node>
<StgValue><ssdm name="add_ln700_45"/></StgValue>
</operation>

<operation id="999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:164  %zext_ln700_10 = zext i2 %add_ln700_45 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_10"/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:165  %add_ln700_46 = add i4 %zext_ln700_10, %select_ln700_1

]]></Node>
<StgValue><ssdm name="add_ln700_46"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:171  %zext_ln700_13 = zext i3 %add_ln700_49 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_13"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:172  %add_ln700_50 = add i4 %zext_ln700_13, %add_ln700_46

]]></Node>
<StgValue><ssdm name="add_ln700_50"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:182  %zext_ln700_17 = zext i3 %add_ln700_56 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_17"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:183  %add_ln700_57 = add i4 %zext_ln700_17, %add_ln700_50

]]></Node>
<StgValue><ssdm name="add_ln700_57"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:187  %xor_ln899_28 = xor i1 %icmp_ln899_28, true

]]></Node>
<StgValue><ssdm name="xor_ln899_28"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:188  %select_ln700_2 = select i1 %xor_ln899_28, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_2"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:192  %xor_ln899_29 = xor i1 %icmp_ln899_29, true

]]></Node>
<StgValue><ssdm name="xor_ln899_29"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:193  %zext_ln142_25 = zext i1 %xor_ln899_29 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_25"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:197  %xor_ln899_30 = xor i1 %icmp_ln899_30, true

]]></Node>
<StgValue><ssdm name="xor_ln899_30"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:198  %zext_ln142_26 = zext i1 %xor_ln899_30 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_26"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:254  %add_ln700_58 = add i2 %zext_ln142_25, %zext_ln142_26

]]></Node>
<StgValue><ssdm name="add_ln700_58"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:255  %zext_ln700_19 = zext i2 %add_ln700_58 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_19"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:256  %add_ln700_59 = add i4 %zext_ln700_19, %select_ln700_2

]]></Node>
<StgValue><ssdm name="add_ln700_59"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:262  %zext_ln700_22 = zext i3 %add_ln700_62 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_22"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:263  %add_ln700_63 = add i4 %zext_ln700_22, %add_ln700_59

]]></Node>
<StgValue><ssdm name="add_ln700_63"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:273  %zext_ln700_26 = zext i3 %add_ln700_69 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_26"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:274  %add_ln700_70 = add i4 %zext_ln700_26, %add_ln700_63

]]></Node>
<StgValue><ssdm name="add_ln700_70"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:278  %xor_ln899_42 = xor i1 %icmp_ln899_42, true

]]></Node>
<StgValue><ssdm name="xor_ln899_42"/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader15.0:279  %select_ln700_3 = select i1 %xor_ln899_42, i4 -6, i4 -7

]]></Node>
<StgValue><ssdm name="select_ln700_3"/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:283  %xor_ln899_43 = xor i1 %icmp_ln899_43, true

]]></Node>
<StgValue><ssdm name="xor_ln899_43"/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:284  %zext_ln142_37 = zext i1 %xor_ln899_43 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_37"/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader15.0:288  %xor_ln899_44 = xor i1 %icmp_ln899_44, true

]]></Node>
<StgValue><ssdm name="xor_ln899_44"/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="2" op_0_bw="1">
<![CDATA[
.preheader15.0:289  %zext_ln142_38 = zext i1 %xor_ln899_44 to i2

]]></Node>
<StgValue><ssdm name="zext_ln142_38"/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader15.0:345  %add_ln700_71 = add i2 %zext_ln142_37, %zext_ln142_38

]]></Node>
<StgValue><ssdm name="add_ln700_71"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="4" op_0_bw="2">
<![CDATA[
.preheader15.0:346  %zext_ln700_28 = zext i2 %add_ln700_71 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_28"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:347  %add_ln700_72 = add i4 %zext_ln700_28, %select_ln700_3

]]></Node>
<StgValue><ssdm name="add_ln700_72"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:353  %zext_ln700_31 = zext i3 %add_ln700_75 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_31"/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:354  %add_ln700_76 = add i4 %zext_ln700_31, %add_ln700_72

]]></Node>
<StgValue><ssdm name="add_ln700_76"/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="4" op_0_bw="3">
<![CDATA[
.preheader15.0:364  %zext_ln700_35 = zext i3 %add_ln700_82 to i4

]]></Node>
<StgValue><ssdm name="zext_ln700_35"/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15.0:365  %add_ln700_83 = add i4 %zext_ln700_35, %add_ln700_76

]]></Node>
<StgValue><ssdm name="add_ln700_83"/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4">
<![CDATA[
.preheader15.0:366  %tmp_V_3 = call i16 @_ssdm_op_BitConcatenate.i16.i4.i4.i4.i4(i4 %add_ln700_83, i4 %add_ln700_70, i4 %add_ln700_57, i4 %add_ln700_44)

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader15.0:367  call void @_ssdm_op_Write.axis.volatile.i16P(i16* %out_V_V, i16 %tmp_V_3)

]]></Node>
<StgValue><ssdm name="write_ln297"/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln289" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.0:373  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln307"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
