INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/vivado_projects/FIFO_sharma/FIFO_sharma.sim/sim_1/synth/func/xsim/async_fifo1_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo1
INFO: [VRFC 10-311] analyzing module fifomem
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/FIFO_sharma/FIFO_sharma.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo1_tb
