#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c1babb9e30 .scope module, "read_register_tb" "read_register_tb" 2 5;
 .timescale 0 0;
v000001c1babb1ab0_0 .var "ALU_operation", 3 0;
v000001c1babb1b50_0 .var "clk", 0 0;
RS_000001c1babbffd8 .resolv tri, v000001c1baa9db80_0, v000001c1babb0ca0_0;
v000001c1babb0ed0_0 .net8 "out_data", 31 0, RS_000001c1babbffd8;  2 drivers
v000001c1babb1a10_0 .var "rd_address", 4 0;
v000001c1babb1330_0 .var "reset_input", 0 0;
v000001c1babb1510_0 .var "rs_address", 4 0;
v000001c1babb15b0_0 .var "rs_data", 31 0;
v000001c1babb1970_0 .var "rt_address", 4 0;
v000001c1babb0f70_0 .var "rt_data", 31 0;
v000001c1babb1010_0 .var "write_enabled", 0 0;
S_000001c1babb9fc0 .scope module, "alu" "ALU" 2 29, 3 2 0, S_000001c1babb9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "ALU_control";
    .port_info 3 /OUTPUT 32 "result";
v000001c1bab82dc0_0 .net "ALU_control", 3 0, v000001c1babb1ab0_0;  1 drivers
v000001c1babba150_0 .net8 "operand1", 31 0, RS_000001c1babbffd8;  alias, 2 drivers
v000001c1babba1f0_0 .net "operand2", 31 0, v000001c1babb1290_0;  1 drivers
v000001c1baa9db80_0 .var "result", 31 0;
E_000001c1baba8b60 .event anyedge, v000001c1bab82dc0_0, v000001c1babba150_0, v000001c1babba1f0_0;
S_000001c1baa9dc20 .scope module, "reg_file" "RegisterFile" 2 15, 4 2 0, S_000001c1babb9e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs_address";
    .port_info 3 /INPUT 5 "rt_address";
    .port_info 4 /INPUT 5 "rd_address";
    .port_info 5 /INPUT 32 "rs_data";
    .port_info 6 /INPUT 32 "rt_data";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 32 "rs_out";
    .port_info 9 /OUTPUT 32 "rt_out";
v000001c1baa9de60_0 .net "clk", 0 0, v000001c1babb1b50_0;  1 drivers
v000001c1baa9df00_0 .var/i "i", 31 0;
v000001c1bab82760_0 .net "rd_address", 4 0, v000001c1babb1a10_0;  1 drivers
v000001c1bab82800 .array "registers", 31 0, 31 0;
v000001c1bab829b0_0 .net "reset", 0 0, v000001c1babb1330_0;  1 drivers
v000001c1bab82a50_0 .net "rs_address", 4 0, v000001c1babb1510_0;  1 drivers
v000001c1bab82af0_0 .net "rs_data", 31 0, v000001c1babb15b0_0;  1 drivers
v000001c1babb0ca0_0 .var "rs_out", 31 0;
v000001c1babb11f0_0 .net "rt_address", 4 0, v000001c1babb1970_0;  1 drivers
v000001c1babb0d90_0 .net "rt_data", 31 0, v000001c1babb0f70_0;  1 drivers
v000001c1babb1290_0 .var "rt_out", 31 0;
v000001c1babb0e30_0 .net "write_enable", 0 0, v000001c1babb1010_0;  1 drivers
v000001c1bab82800_0 .array/port v000001c1bab82800, 0;
v000001c1bab82800_1 .array/port v000001c1bab82800, 1;
v000001c1bab82800_2 .array/port v000001c1bab82800, 2;
E_000001c1baba8620/0 .event anyedge, v000001c1bab82a50_0, v000001c1bab82800_0, v000001c1bab82800_1, v000001c1bab82800_2;
v000001c1bab82800_3 .array/port v000001c1bab82800, 3;
v000001c1bab82800_4 .array/port v000001c1bab82800, 4;
v000001c1bab82800_5 .array/port v000001c1bab82800, 5;
v000001c1bab82800_6 .array/port v000001c1bab82800, 6;
E_000001c1baba8620/1 .event anyedge, v000001c1bab82800_3, v000001c1bab82800_4, v000001c1bab82800_5, v000001c1bab82800_6;
v000001c1bab82800_7 .array/port v000001c1bab82800, 7;
v000001c1bab82800_8 .array/port v000001c1bab82800, 8;
v000001c1bab82800_9 .array/port v000001c1bab82800, 9;
v000001c1bab82800_10 .array/port v000001c1bab82800, 10;
E_000001c1baba8620/2 .event anyedge, v000001c1bab82800_7, v000001c1bab82800_8, v000001c1bab82800_9, v000001c1bab82800_10;
v000001c1bab82800_11 .array/port v000001c1bab82800, 11;
v000001c1bab82800_12 .array/port v000001c1bab82800, 12;
v000001c1bab82800_13 .array/port v000001c1bab82800, 13;
v000001c1bab82800_14 .array/port v000001c1bab82800, 14;
E_000001c1baba8620/3 .event anyedge, v000001c1bab82800_11, v000001c1bab82800_12, v000001c1bab82800_13, v000001c1bab82800_14;
v000001c1bab82800_15 .array/port v000001c1bab82800, 15;
v000001c1bab82800_16 .array/port v000001c1bab82800, 16;
v000001c1bab82800_17 .array/port v000001c1bab82800, 17;
v000001c1bab82800_18 .array/port v000001c1bab82800, 18;
E_000001c1baba8620/4 .event anyedge, v000001c1bab82800_15, v000001c1bab82800_16, v000001c1bab82800_17, v000001c1bab82800_18;
v000001c1bab82800_19 .array/port v000001c1bab82800, 19;
v000001c1bab82800_20 .array/port v000001c1bab82800, 20;
v000001c1bab82800_21 .array/port v000001c1bab82800, 21;
v000001c1bab82800_22 .array/port v000001c1bab82800, 22;
E_000001c1baba8620/5 .event anyedge, v000001c1bab82800_19, v000001c1bab82800_20, v000001c1bab82800_21, v000001c1bab82800_22;
v000001c1bab82800_23 .array/port v000001c1bab82800, 23;
v000001c1bab82800_24 .array/port v000001c1bab82800, 24;
v000001c1bab82800_25 .array/port v000001c1bab82800, 25;
v000001c1bab82800_26 .array/port v000001c1bab82800, 26;
E_000001c1baba8620/6 .event anyedge, v000001c1bab82800_23, v000001c1bab82800_24, v000001c1bab82800_25, v000001c1bab82800_26;
v000001c1bab82800_27 .array/port v000001c1bab82800, 27;
v000001c1bab82800_28 .array/port v000001c1bab82800, 28;
v000001c1bab82800_29 .array/port v000001c1bab82800, 29;
v000001c1bab82800_30 .array/port v000001c1bab82800, 30;
E_000001c1baba8620/7 .event anyedge, v000001c1bab82800_27, v000001c1bab82800_28, v000001c1bab82800_29, v000001c1bab82800_30;
v000001c1bab82800_31 .array/port v000001c1bab82800, 31;
E_000001c1baba8620/8 .event anyedge, v000001c1bab82800_31, v000001c1babb11f0_0;
E_000001c1baba8620 .event/or E_000001c1baba8620/0, E_000001c1baba8620/1, E_000001c1baba8620/2, E_000001c1baba8620/3, E_000001c1baba8620/4, E_000001c1baba8620/5, E_000001c1baba8620/6, E_000001c1baba8620/7, E_000001c1baba8620/8;
E_000001c1baba8960 .event posedge, v000001c1baa9de60_0;
E_000001c1baba89e0 .event posedge, v000001c1bab829b0_0, v000001c1baa9de60_0;
    .scope S_000001c1baa9dc20;
T_0 ;
    %wait E_000001c1baba89e0;
    %load/vec4 v000001c1bab829b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1baa9df00_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001c1baa9df00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1baa9df00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1bab82800, 0, 4;
    %load/vec4 v000001c1baa9df00_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1baa9df00_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c1baa9dc20;
T_1 ;
    %wait E_000001c1baba8960;
    %load/vec4 v000001c1babb0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001c1babb0d90_0;
    %load/vec4 v000001c1bab82760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1bab82800, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1baa9dc20;
T_2 ;
    %wait E_000001c1baba8620;
    %load/vec4 v000001c1bab82a50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c1bab82800, 4;
    %store/vec4 v000001c1babb0ca0_0, 0, 32;
    %load/vec4 v000001c1babb11f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001c1bab82800, 4;
    %store/vec4 v000001c1babb1290_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c1babb9fc0;
T_3 ;
    %wait E_000001c1baba8b60;
    %load/vec4 v000001c1bab82dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1baa9db80_0, 0, 32;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v000001c1babba150_0;
    %load/vec4 v000001c1babba1f0_0;
    %add;
    %store/vec4 v000001c1baa9db80_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c1babb9e30;
T_4 ;
    %delay 5, 0;
    %load/vec4 v000001c1babb1b50_0;
    %inv;
    %store/vec4 v000001c1babb1b50_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c1babb9e30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1babb1b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1babb1330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1babb1010_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001c1babb1510_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001c1babb1970_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001c1babb1a10_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001c1babb15b0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001c1babb0f70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001c1babb1ab0_0, 0, 4;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1babb1010_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001c1babb0f70_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1babb1010_0, 0, 1;
    %load/vec4 v000001c1babb0ed0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 65 "$display", "Test passed" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 67 "$display", "Test failed" {0 0 0};
T_5.1 ;
    %delay 100, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "read_register.tb.v";
    "./ALU.v";
    "./RegisterFile.v";
