INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/Instruction Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/control unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/program counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/register file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sources_1/new/top module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado projects/8bit CPU/8bit CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
