Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date             : Sun Mar 31 10:56:34 2019
| Host             : MIRICOLT001 running 64-bit major release  (build 9200)
| Command          : report_power -file minized_petalinux_wrapper_power_routed.rpt -pb minized_petalinux_wrapper_power_summary_routed.pb -rpx minized_petalinux_wrapper_power_routed.rpx
| Design           : minized_petalinux_wrapper
| Device           : xc7z007sclg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.626        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.501        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.2         |
| Junction Temperature (C) | 43.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |       12 |       --- |             --- |
| Slice Logic              |     0.017 |    19476 |       --- |             --- |
|   LUT as Logic           |     0.014 |     6244 |     14400 |           43.36 |
|   LUT as Distributed RAM |     0.001 |      508 |      6000 |            8.47 |
|   CARRY4                 |     0.001 |      381 |      4400 |            8.66 |
|   Register               |    <0.001 |     8837 |     28800 |           30.68 |
|   F7/F8 Muxes            |    <0.001 |      118 |     17600 |            0.67 |
|   LUT as Shift Register  |    <0.001 |      331 |      6000 |            5.52 |
|   Others                 |     0.000 |     1434 |       --- |             --- |
| Signals                  |     0.022 |    14011 |       --- |             --- |
| Block RAM                |     0.014 |     16.5 |        50 |           33.00 |
| MMCM                     |     0.217 |        2 |         2 |          100.00 |
| DSPs                     |     0.001 |        4 |        66 |            6.06 |
| I/O                      |     0.014 |       28 |        54 |           51.85 |
| PS7                      |     1.179 |        1 |       --- |             --- |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     1.626 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.097 |       0.089 |      0.007 |
| Vccaux    |       1.800 |     0.129 |       0.121 |      0.008 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.697 |       0.668 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+---------------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                    | Constraint (ns) |
+----------------------------------------+---------------------------------------------------------------------------+-----------------+
| clk_fpga_0                             | minized_petalinux_i/processing_system7_0/inst/FCLK_CLK0                   |            10.0 |
| clk_fpga_0                             | minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]      |            10.0 |
| clk_fpga_1                             | minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            20.6 |
| clk_out1_minized_petalinux_clk_wiz_0_0 | minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0 |             7.6 |
| clk_out1_minized_petalinux_clk_wiz_1_1 | minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1     |            10.0 |
| clk_out2_minized_petalinux_clk_wiz_0_0 | minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0 |            15.3 |
| clkfbout_minized_petalinux_clk_wiz_0_0 | minized_petalinux_i/clk_wiz_0/inst/clkfbout_minized_petalinux_clk_wiz_0_0 |            60.0 |
| clkfbout_minized_petalinux_clk_wiz_1_1 | minized_petalinux_i/clk_wiz/inst/clkfbout_minized_petalinux_clk_wiz_1     |            10.0 |
+----------------------------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| minized_petalinux_wrapper                                                                    |     1.501 |
|   iic_rtl_0_scl_iobuf                                                                        |     0.000 |
|   iic_rtl_0_sda_iobuf                                                                        |     0.000 |
|   minized_petalinux_i                                                                        |     1.492 |
|     Is0                                                                                      |     0.000 |
|     Is1                                                                                      |     0.000 |
|     axi_bram_ctrl_0                                                                          |     0.002 |
|       U0                                                                                     |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                           |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                               |    <0.001 |
|             I_RD_CHNL                                                                        |     0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|             I_WR_CHNL                                                                        |    <0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|     axi_bram_ctrl_1                                                                          |     0.002 |
|       U0                                                                                     |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                           |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                               |    <0.001 |
|             I_RD_CHNL                                                                        |     0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|             I_WR_CHNL                                                                        |    <0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|     axi_bram_ctrl_2                                                                          |     0.002 |
|       U0                                                                                     |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                           |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                |     0.002 |
|             GEN_ARB.I_SNG_PORT                                                               |    <0.001 |
|             I_RD_CHNL                                                                        |     0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|             I_WR_CHNL                                                                        |    <0.001 |
|               I_WRAP_BRST                                                                    |    <0.001 |
|     axi_clock_converter_0                                                                    |    <0.001 |
|       inst                                                                                   |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                             |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|     axi_clock_converter_1                                                                    |    <0.001 |
|       inst                                                                                   |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w                             |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|         gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r                            |    <0.001 |
|           handshake                                                                          |    <0.001 |
|             xpm_cdc_single_dest2src_inst                                                     |    <0.001 |
|             xpm_cdc_single_src2dest_inst                                                     |    <0.001 |
|     axi_fifo_mm_s_0                                                                          |     0.004 |
|       U0                                                                                     |     0.004 |
|         COMP_IPIC2AXI_S                                                                      |     0.003 |
|           grxd.COMP_RX_FIFO                                                                  |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                      |    <0.001 |
|               COMP_FIFO                                                                      |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                                    |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gr1.gdcf.dc                                                          |    <0.001 |
|                           dc                                                                 |    <0.001 |
|                         gr1.gr1_int.rfwft                                                    |    <0.001 |
|                         grss.gpe.rdpe                                                        |    <0.001 |
|                         grss.rsts                                                            |    <0.001 |
|                           c1                                                                 |    <0.001 |
|                           c2                                                                 |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwss.gpf.wrpf                                                        |    <0.001 |
|                         gwss.wsts                                                            |    <0.001 |
|                           c0                                                                 |    <0.001 |
|                           c1                                                                 |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                             |    <0.001 |
|                           inst_blk_mem_gen                                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                               valid.cstr                                                     |    <0.001 |
|                                 ramloop[0].ram.r                                             |    <0.001 |
|                                   prim_noinit.ram                                            |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst         |    <0.001 |
|           grxd.COMP_rx_len_fifo                                                              |    <0.001 |
|             legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                           |    <0.001 |
|               inst_fifo_gen                                                                  |    <0.001 |
|                 gconvfifo.rf                                                                 |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       grss.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwss.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_63_0_2                                                     |    <0.001 |
|                         RAM_reg_0_63_12_14                                                   |    <0.001 |
|                         RAM_reg_0_63_15_17                                                   |    <0.001 |
|                         RAM_reg_0_63_18_20                                                   |    <0.001 |
|                         RAM_reg_0_63_21_21                                                   |    <0.001 |
|                         RAM_reg_0_63_3_5                                                     |    <0.001 |
|                         RAM_reg_0_63_6_8                                                     |    <0.001 |
|                         RAM_reg_0_63_9_11                                                    |    <0.001 |
|                         RAM_reg_64_127_0_2                                                   |    <0.001 |
|                         RAM_reg_64_127_12_14                                                 |    <0.001 |
|                         RAM_reg_64_127_15_17                                                 |    <0.001 |
|                         RAM_reg_64_127_18_20                                                 |    <0.001 |
|                         RAM_reg_64_127_21_21                                                 |    <0.001 |
|                         RAM_reg_64_127_3_5                                                   |    <0.001 |
|                         RAM_reg_64_127_6_8                                                   |    <0.001 |
|                         RAM_reg_64_127_9_11                                                  |    <0.001 |
|           gtxd.COMP_TXD_FIFO                                                                 |    <0.001 |
|             gfifo_gen.COMP_AXIS_FG_FIFO                                                      |    <0.001 |
|               COMP_FIFO                                                                      |    <0.001 |
|                 inst_fifo_gen                                                                |    <0.001 |
|                   gaxis_fifo.gaxisf.axisf                                                    |    <0.001 |
|                     grf.rf                                                                   |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                         gr1.gr1_int.rfwft                                                    |    <0.001 |
|                         grss.gpe.rdpe                                                        |    <0.001 |
|                         grss.rsts                                                            |    <0.001 |
|                           c1                                                                 |    <0.001 |
|                           c2                                                                 |    <0.001 |
|                         rpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                         gwss.gpf.wrpf                                                        |    <0.001 |
|                         gwss.wsts                                                            |    <0.001 |
|                           c0                                                                 |    <0.001 |
|                           c1                                                                 |    <0.001 |
|                           gaf.c2                                                             |    <0.001 |
|                         wpntr                                                                |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                             |    <0.001 |
|                           inst_blk_mem_gen                                                   |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                               valid.cstr                                                     |    <0.001 |
|                                 ramloop[0].ram.r                                             |    <0.001 |
|                                   prim_noinit.ram                                            |    <0.001 |
|                       rstblk                                                                 |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst         |    <0.001 |
|         COMP_IPIF                                                                            |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|         gaxif.COMP_AXI4                                                                      |    <0.001 |
|           axi_rd_sm                                                                          |    <0.001 |
|             axi_read_fsm                                                                     |    <0.001 |
|           axi_wr_fsm                                                                         |    <0.001 |
|             axi_wr_fsm                                                                       |    <0.001 |
|     axi_gpio_0                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|         gpio_core_1                                                                          |    <0.001 |
|     axi_gpio_1                                                                               |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|         gpio_core_1                                                                          |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                        |    <0.001 |
|     axi_iic_0                                                                                |     0.002 |
|       U0                                                                                     |     0.002 |
|         X_IIC                                                                                |     0.002 |
|           DYN_MASTER_I                                                                       |    <0.001 |
|           FILTER_I                                                                           |    <0.001 |
|             SCL_DEBOUNCE                                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                                              |    <0.001 |
|             SDA_DEBOUNCE                                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                                              |    <0.001 |
|           IIC_CONTROL_I                                                                      |    <0.001 |
|             BITCNT                                                                           |    <0.001 |
|             CLKCNT                                                                           |    <0.001 |
|             I2CDATA_REG                                                                      |    <0.001 |
|             I2CHEADER_REG                                                                    |    <0.001 |
|             SETUP_CNT                                                                        |    <0.001 |
|           READ_FIFO_I                                                                        |    <0.001 |
|           REG_INTERFACE_I                                                                    |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                                  |    <0.001 |
|           WRITE_FIFO_I                                                                       |    <0.001 |
|           X_AXI_IPIF_SSP1                                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                                  |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                             |    <0.001 |
|                 I_DECODER                                                                    |    <0.001 |
|             X_INTERRUPT_CONTROL                                                              |    <0.001 |
|             X_SOFT_RESET                                                                     |    <0.001 |
|     blk_mem_gen_0                                                                            |     0.003 |
|       U0                                                                                     |     0.003 |
|         inst_blk_mem_gen                                                                     |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                               |     0.003 |
|             valid.cstr                                                                       |     0.003 |
|               ramloop[0].ram.r                                                               |     0.003 |
|                 prim_noinit.ram                                                              |     0.003 |
|               ramloop[1].ram.r                                                               |    <0.001 |
|                 prim_noinit.ram                                                              |    <0.001 |
|     blk_mem_gen_1                                                                            |     0.003 |
|       U0                                                                                     |     0.003 |
|         inst_blk_mem_gen                                                                     |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                               |     0.003 |
|             valid.cstr                                                                       |     0.003 |
|               ramloop[0].ram.r                                                               |     0.003 |
|                 prim_noinit.ram                                                              |     0.003 |
|               ramloop[1].ram.r                                                               |    <0.001 |
|                 prim_noinit.ram                                                              |    <0.001 |
|     blk_mem_gen_2                                                                            |     0.003 |
|       U0                                                                                     |     0.003 |
|         inst_blk_mem_gen                                                                     |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen                                               |     0.003 |
|             valid.cstr                                                                       |     0.003 |
|               ramloop[0].ram.r                                                               |     0.003 |
|                 prim_noinit.ram                                                              |     0.003 |
|               ramloop[1].ram.r                                                               |    <0.001 |
|                 prim_noinit.ram                                                              |    <0.001 |
|     bluetooth_uart                                                                           |     0.002 |
|       U0                                                                                     |     0.002 |
|         AXI_LITE_IPIF_I                                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|             I_DECODER                                                                        |    <0.001 |
|         XUART_I_1                                                                            |     0.002 |
|           GENERATING_EXTERNAL_XIN.XIN_CDC                                                    |    <0.001 |
|           IPIC_IF_I_1                                                                        |    <0.001 |
|           UART16550_I_1                                                                      |     0.002 |
|             GENERATING_FIFOS.rx_fifo_block_1                                                 |    <0.001 |
|               rx_fifo_control_1                                                              |    <0.001 |
|               srl_fifo_rbu_f_i1                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                 |    <0.001 |
|             GENERATING_FIFOS.tx_fifo_block_1                                                 |    <0.001 |
|               srl_fifo_rbu_f_i1                                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                                      |    <0.001 |
|                 DYNSHREG_F_I                                                                 |    <0.001 |
|             rx16550_1                                                                        |    <0.001 |
|             tx16550_1                                                                        |    <0.001 |
|             xuart_tx_load_sm_1                                                               |    <0.001 |
|     clk_wiz                                                                                  |     0.106 |
|       inst                                                                                   |     0.106 |
|     clk_wiz_0                                                                                |     0.112 |
|       inst                                                                                   |     0.112 |
|     max11105_adc_0                                                                           |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         max11105_adc_struct                                                                  |    <0.001 |
|           adcread                                                                            |    <0.001 |
|             subsystem1                                                                       |    <0.001 |
|               counter                                                                        |    <0.001 |
|                 comp0.core_instance0                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               delay3                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay4                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay5                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               monostable2                                                                    |    <0.001 |
|                 delay1                                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                               |    <0.001 |
|                     partial_one.last_srlc33e                                                 |    <0.001 |
|               register1                                                                      |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|               register_x0                                                                    |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|               relational                                                                     |    <0.001 |
|               relational1                                                                    |    <0.001 |
|               relational2                                                                    |    <0.001 |
|               relational3                                                                    |    <0.001 |
|     minized_demodulate_0                                                                     |     0.012 |
|       U0                                                                                     |     0.012 |
|         minized_demodulate_struct                                                            |     0.012 |
|           demodulationssb1                                                                   |     0.012 |
|             accumulator                                                                      |    <0.001 |
|             addsub                                                                           |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   xst_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|             agcandfilter1                                                                    |     0.003 |
|               filter1                                                                        |     0.003 |
|                 accumulator                                                                  |    <0.001 |
|                 addsub                                                                       |    <0.001 |
|                   comp0.core_instance0                                                       |    <0.001 |
|                     U0                                                                       |    <0.001 |
|                       xst_addsub                                                             |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                 counter                                                                      |    <0.001 |
|                   comp1.core_instance1                                                       |    <0.001 |
|                     U0                                                                       |    <0.001 |
|                       i_synth                                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                                        |    <0.001 |
|                           the_addsub                                                         |    <0.001 |
|                             no_pipelining.the_addsub                                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                                           |    <0.001 |
|                                 i_q.i_simple.qreg                                            |    <0.001 |
|                 counter1                                                                     |    <0.001 |
|                   comp1.core_instance1                                                       |    <0.001 |
|                     U0                                                                       |    <0.001 |
|                       i_synth                                                                |    <0.001 |
|                         i_baseblox.i_baseblox_counter                                        |    <0.001 |
|                           the_addsub                                                         |    <0.001 |
|                             no_pipelining.the_addsub                                         |    <0.001 |
|                               i_lut6.i_lut6_addsub                                           |    <0.001 |
|                                 i_q.i_simple.qreg                                            |    <0.001 |
|                 delay1                                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                               |    <0.001 |
|                     partial_one.last_srlc33e                                                 |    <0.001 |
|                 delay2                                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                               |    <0.001 |
|                     partial_one.last_srlc33e                                                 |    <0.001 |
|                 delay3                                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                               |    <0.001 |
|                     partial_one.last_srlc33e                                                 |    <0.001 |
|                 dual_port_ram                                                                |     0.002 |
|                   comp0.core_instance0                                                       |     0.002 |
|                     U0                                                                       |     0.002 |
|                       inst_blk_mem_gen                                                       |     0.002 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                 |     0.002 |
|                           valid.cstr                                                         |     0.002 |
|                             ramloop[0].ram.r                                                 |     0.002 |
|                               prim_init.ram                                                  |     0.002 |
|                 latch                                                                        |    <0.001 |
|                   register2                                                                  |    <0.001 |
|                     synth_reg_inst                                                           |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                                      |    <0.001 |
|                 monostable                                                                   |    <0.001 |
|                   delay1                                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                                             |    <0.001 |
|                       partial_one.last_srlc33e                                               |    <0.001 |
|                 monostable1                                                                  |    <0.001 |
|                   delay1                                                                     |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                                             |    <0.001 |
|                       partial_one.last_srlc33e                                               |    <0.001 |
|                 mult                                                                         |    <0.001 |
|                   comp1.core_instance1                                                       |    <0.001 |
|                     U0                                                                       |    <0.001 |
|                       i_mult                                                                 |    <0.001 |
|                         gDSP.gDSP_only.iDSP                                                  |    <0.001 |
|                 mux                                                                          |    <0.001 |
|                 register_x0                                                                  |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               logical                                                                        |    <0.001 |
|               m1                                                                             |    <0.001 |
|               m3                                                                             |    <0.001 |
|               mux1                                                                           |    <0.001 |
|             cmult                                                                            |     0.001 |
|               comp0.core_instance0                                                           |     0.001 |
|                 U0                                                                           |     0.001 |
|                   i_mult                                                                     |     0.001 |
|                     gCCM.iCCM                                                                |     0.001 |
|                       use_ccm_core.ccm_core                                                  |     0.001 |
|                         b0g2.b1g4.bg[1].use_adders.a1g[1].a2g.sa1                            |    <0.001 |
|                         b0g2.b1g4.exg1.exg[0].sa2                                            |    <0.001 |
|             counter                                                                          |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   i_synth                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                                            |    <0.001 |
|                       the_addsub                                                             |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|             ctrlbitsequenceaddress                                                           |    <0.001 |
|               counter2                                                                       |    <0.001 |
|                 comp2.core_instance2                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               register3                                                                      |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|               relational                                                                     |    <0.001 |
|             ctrlsequencer                                                                    |    <0.001 |
|               ctrlbitsequence                                                                |    <0.001 |
|                 comp0.core_instance0                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     synth_options.dist_mem_inst                                              |    <0.001 |
|                       gen_rom.rom_inst                                                       |    <0.001 |
|             delay                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             delay1                                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             delayhalfsec                                                                     |     0.002 |
|               counter1                                                                       |    <0.001 |
|                 comp5.core_instance5                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               single_port_ram                                                                |     0.002 |
|                 comp0.core_instance0                                                         |     0.002 |
|                   U0                                                                         |     0.002 |
|                     inst_blk_mem_gen                                                         |     0.002 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                   |     0.002 |
|                         valid.cstr                                                           |     0.002 |
|                           ramloop[0].ram.r                                                   |    <0.001 |
|                             prim_init.ram                                                    |    <0.001 |
|                           ramloop[1].ram.r                                                   |    <0.001 |
|                             prim_init.ram                                                    |    <0.001 |
|                           ramloop[2].ram.r                                                   |    <0.001 |
|                             prim_init.ram                                                    |    <0.001 |
|             filterstreamintegration                                                          |    <0.001 |
|               accumulator1                                                                   |    <0.001 |
|               accumulator2                                                                   |    <0.001 |
|               accumulator3                                                                   |    <0.001 |
|               accumulator4                                                                   |    <0.001 |
|               accumulator5                                                                   |    <0.001 |
|               accumulator6                                                                   |    <0.001 |
|               accumulator7                                                                   |    <0.001 |
|               accumulator8                                                                   |    <0.001 |
|               addsub                                                                         |    <0.001 |
|                 comp1.core_instance1                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|               addsub1                                                                        |    <0.001 |
|                 comp1.core_instance1                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|               delay                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay2                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay3                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay4                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               mux                                                                            |    <0.001 |
|               register6                                                                      |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|               register_x0                                                                    |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|               trigdistrib                                                                    |    <0.001 |
|                 x3lineto8way                                                                 |    <0.001 |
|                   rom                                                                        |    <0.001 |
|                     comp1.core_instance1                                                     |    <0.001 |
|                       U0                                                                     |    <0.001 |
|                         synth_options.dist_mem_inst                                          |    <0.001 |
|                           gen_rom.rom_inst                                                   |    <0.001 |
|               trigdistrib1                                                                   |    <0.001 |
|                 x3lineto8way                                                                 |    <0.001 |
|                   rom                                                                        |    <0.001 |
|                     comp1.core_instance1                                                     |    <0.001 |
|                       U0                                                                     |    <0.001 |
|                         synth_options.dist_mem_inst                                          |    <0.001 |
|                           gen_rom.rom_inst                                                   |    <0.001 |
|             lut                                                                              |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   inst_blk_mem_gen                                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                       valid.cstr                                                             |    <0.001 |
|                         ramloop[0].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|             m1                                                                               |    <0.001 |
|             m2                                                                               |    <0.001 |
|             m3                                                                               |    <0.001 |
|             m4                                                                               |    <0.001 |
|             monostable                                                                       |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|             mult                                                                             |     0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   i_mult                                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                      |    <0.001 |
|               latency_gt_0.reg                                                               |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             mux1                                                                             |    <0.001 |
|             register1                                                                        |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             register2                                                                        |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             register3                                                                        |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             register4                                                                        |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             register_x0                                                                      |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             rom                                                                              |     0.002 |
|               comp1.core_instance1                                                           |     0.002 |
|                 U0                                                                           |     0.002 |
|                   inst_blk_mem_gen                                                           |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                     |     0.002 |
|                       valid.cstr                                                             |     0.002 |
|                         bindec_a.bindec_inst_a                                               |     0.000 |
|                         has_mux_a.A                                                          |    <0.001 |
|                         ramloop[0].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|                         ramloop[1].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|                         ramloop[2].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|                         ramloop[3].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|             streamcontrol1                                                                   |    <0.001 |
|               addsub                                                                         |    <0.001 |
|                 comp2.core_instance2                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|               counter                                                                        |    <0.001 |
|                 comp3.core_instance3                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               counter1                                                                       |    <0.001 |
|                 comp4.core_instance4                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               counter2                                                                       |    <0.001 |
|                 comp4.core_instance4                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     i_synth                                                                  |    <0.001 |
|                       i_baseblox.i_baseblox_counter                                          |    <0.001 |
|                         the_addsub                                                           |    <0.001 |
|                           no_pipelining.the_addsub                                           |    <0.001 |
|                             i_lut6.i_lut6_addsub                                             |    <0.001 |
|                               i_q.i_simple.qreg                                              |    <0.001 |
|               monostable                                                                     |    <0.001 |
|                 delay1                                                                       |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                                               |    <0.001 |
|                     partial_one.last_srlc33e                                                 |    <0.001 |
|               relational1                                                                    |    <0.001 |
|             subsystem                                                                        |    <0.001 |
|               addsub                                                                         |    <0.001 |
|                 comp3.core_instance3                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               addsub1                                                                        |    <0.001 |
|                 comp3.core_instance3                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               addsub2                                                                        |    <0.001 |
|                 comp3.core_instance3                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               addsub3                                                                        |    <0.001 |
|                 comp4.core_instance4                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     xst_addsub                                                               |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|               delay                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               delay2                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               register_x0                                                                    |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|     minized_user_dsp_pic_0                                                                   |     0.008 |
|       inst                                                                                   |     0.008 |
|         minized_user_dsp_picos_axi_lite_interface                                            |    <0.001 |
|           inst                                                                               |    <0.001 |
|         minized_user_dsp_picos_struct                                                        |     0.008 |
|           addsub                                                                             |    <0.001 |
|             comp0.core_instance0                                                             |    <0.001 |
|               U0                                                                             |    <0.001 |
|                 xst_addsub                                                                   |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                               |    <0.001 |
|                     no_pipelining.the_addsub                                                 |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                   |    <0.001 |
|           dsprocessor1                                                                       |     0.004 |
|             buffer_x0                                                                        |    <0.001 |
|               delay                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               fifo                                                                           |    <0.001 |
|                 comp0.core_instance0                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     inst_fifo_gen                                                            |    <0.001 |
|                       gconvfifo.rf                                                           |    <0.001 |
|                         grf.rf                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                             grss.rsts                                                        |    <0.001 |
|                             rpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                             gwss.wsts                                                        |    <0.001 |
|                             wpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                              |    <0.001 |
|                             gdm.dm_gen.dm                                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                                               |    <0.001 |
|                               RAM_reg_0_15_6_7                                               |    <0.001 |
|             delay                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             inputselect                                                                      |    <0.001 |
|               mux                                                                            |    <0.001 |
|             monostable2                                                                      |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|             mult                                                                             |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   i_mult                                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                      |    <0.001 |
|             outputregister                                                                   |    <0.001 |
|               delay                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               subsystem                                                                      |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem1                                                                     |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem12_x0                                                                 |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem13                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem15_x0                                                                 |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem16_x0                                                                 |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem18                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem24                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem25                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem26                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem2_x0                                                                  |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem3_x0                                                                  |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem4_x0                                                                  |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem5_x0                                                                  |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem6                                                                     |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem7                                                                     |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|             picoblaze6                                                                       |     0.004 |
|               address_loop[0].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               alu_decode0_lut                                                                |    <0.001 |
|               alu_decode1_lut                                                                |    <0.001 |
|               alu_decode2_lut                                                                |    <0.001 |
|               carry_flag_lut                                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                                            |    <0.001 |
|               lower_reg_banks                                                                |    <0.001 |
|               move_type_lut                                                                  |    <0.001 |
|               pc_mode1_lut                                                                   |    <0.001 |
|               push_pop_lut                                                                   |    <0.001 |
|               register_enable_lut                                                            |    <0.001 |
|               register_enable_type_lut                                                       |    <0.001 |
|               reset_lut                                                                      |    <0.001 |
|               stack_ram_high                                                                 |    <0.001 |
|               stack_ram_low                                                                  |    <0.001 |
|               t_state_lut                                                                    |    <0.001 |
|               upper_reg_banks                                                                |    <0.001 |
|               use_zero_flag_lut                                                              |    <0.001 |
|           user_interface                                                                     |     0.004 |
|             black_box                                                                        |    <0.001 |
|               data01_lut                                                                     |    <0.001 |
|               data23_lut                                                                     |    <0.001 |
|               data45_lut                                                                     |    <0.001 |
|               data67_lut                                                                     |    <0.001 |
|               data_present_lut                                                               |    <0.001 |
|               div01_lut                                                                      |    <0.001 |
|               div23_lut                                                                      |    <0.001 |
|               full_lut                                                                       |    <0.001 |
|               pointer01_lut                                                                  |    <0.001 |
|               sample_input_lut                                                               |    <0.001 |
|               sample_lut                                                                     |    <0.001 |
|               stop_bit_lut                                                                   |    <0.001 |
|             black_box1                                                                       |    <0.001 |
|               data_present_lut                                                               |    <0.001 |
|               div01_lut                                                                      |    <0.001 |
|               div23_lut                                                                      |    <0.001 |
|               full_lut                                                                       |    <0.001 |
|               next_lut                                                                       |    <0.001 |
|               pointer01_lut                                                                  |    <0.001 |
|               serial_lut                                                                     |    <0.001 |
|             buffer_x0                                                                        |    <0.001 |
|               delay                                                                          |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               fifo                                                                           |    <0.001 |
|                 comp0.core_instance0                                                         |    <0.001 |
|                   U0                                                                         |    <0.001 |
|                     inst_fifo_gen                                                            |    <0.001 |
|                       gconvfifo.rf                                                           |    <0.001 |
|                         grf.rf                                                               |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                             grss.rsts                                                        |    <0.001 |
|                             rpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                             gwss.wsts                                                        |    <0.001 |
|                             wpntr                                                            |    <0.001 |
|                           gntv_or_sync_fifo.mem                                              |    <0.001 |
|                             gdm.dm_gen.dm                                                    |    <0.001 |
|                               RAM_reg_0_15_0_5                                               |    <0.001 |
|                               RAM_reg_0_15_6_7                                               |    <0.001 |
|             mux1                                                                             |    <0.001 |
|             outputregister                                                                   |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|               subsystem                                                                      |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem1                                                                     |    <0.001 |
|                 pulse2                                                                       |    <0.001 |
|                   register_x0                                                                |    <0.001 |
|                     synth_reg_inst                                                           |    <0.001 |
|                       latency_gt_0.fd_array[1].reg_comp                                      |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|                 register2                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|                 register3                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem13                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem14_x0                                                                 |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem6                                                                     |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|             picoblaze1                                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               alu_decode0_lut                                                                |    <0.001 |
|               alu_decode1_lut                                                                |    <0.001 |
|               alu_decode2_lut                                                                |    <0.001 |
|               carry_flag_lut                                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                                            |    <0.001 |
|               lower_reg_banks                                                                |    <0.001 |
|               move_type_lut                                                                  |    <0.001 |
|               pc_mode1_lut                                                                   |    <0.001 |
|               push_pop_lut                                                                   |    <0.001 |
|               read_strobe_lut                                                                |    <0.001 |
|               register_enable_lut                                                            |    <0.001 |
|               register_enable_type_lut                                                       |    <0.001 |
|               reset_lut                                                                      |    <0.001 |
|               stack_ram_high                                                                 |    <0.001 |
|               stack_ram_low                                                                  |    <0.001 |
|               t_state_lut                                                                    |    <0.001 |
|               upper_reg_banks                                                                |    <0.001 |
|               use_zero_flag_lut                                                              |    <0.001 |
|             subsystem2_x0                                                                    |    <0.001 |
|               logical1                                                                       |    <0.001 |
|               register_x0                                                                    |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|             x16baudrate                                                                      |    <0.001 |
|               accumulator1                                                                   |    <0.001 |
|               pulse1                                                                         |    <0.001 |
|                 register_x0                                                                  |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|     minizedspeakerpwm_0                                                                      |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         minizedspeakerpwm_struct                                                             |    <0.001 |
|           dac_xapp154_1                                                                      |    <0.001 |
|             delta_adder                                                                      |    <0.001 |
|             r1                                                                               |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             register1                                                                        |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             sigma_adder                                                                      |    <0.001 |
|           register2                                                                          |    <0.001 |
|             synth_reg_inst                                                                   |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                                              |    <0.001 |
|     minizedssbmodulator_0                                                                    |     0.001 |
|       U0                                                                                     |     0.001 |
|         minizedssbmodulator_struct                                                           |     0.001 |
|           ssbmodulator                                                                       |     0.001 |
|             accumulator                                                                      |    <0.001 |
|             addsub                                                                           |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   xst_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                           i_q.i_simple.qreg                                                  |    <0.001 |
|             addsub1                                                                          |    <0.001 |
|               comp1.core_instance1                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   xst_addsub                                                                 |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                       no_pipelining.the_addsub                                               |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                 |    <0.001 |
|             counter1                                                                         |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   i_synth                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_counter                                            |    <0.001 |
|                       the_addsub                                                             |    <0.001 |
|                         no_pipelining.the_addsub                                             |    <0.001 |
|                           i_lut6.i_lut6_addsub                                               |    <0.001 |
|                             i_q.i_simple.qreg                                                |    <0.001 |
|             delay                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             delay1                                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             delay2                                                                           |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             latch                                                                            |    <0.001 |
|               register2                                                                      |    <0.001 |
|                 synth_reg_inst                                                               |    <0.001 |
|                   latency_gt_0.fd_array[1].reg_comp                                          |    <0.001 |
|             logical                                                                          |    <0.001 |
|             logical1                                                                         |    <0.001 |
|             logical10                                                                        |    <0.001 |
|             logical2                                                                         |    <0.001 |
|             logical3                                                                         |    <0.001 |
|             logical4                                                                         |    <0.001 |
|             logical6                                                                         |    <0.001 |
|             logical7                                                                         |    <0.001 |
|             logical8                                                                         |    <0.001 |
|             monostable1                                                                      |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|             monostable2                                                                      |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|             monostable3                                                                      |    <0.001 |
|               delay1                                                                         |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                                                 |    <0.001 |
|                   partial_one.last_srlc33e                                                   |    <0.001 |
|             mux2                                                                             |     0.000 |
|             rampgen                                                                          |    <0.001 |
|               accumulator                                                                    |    <0.001 |
|             register_x0                                                                      |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             subsystem                                                                        |    <0.001 |
|               addsub                                                                         |    <0.001 |
|                 comp2.core_instance2                                                         |     0.000 |
|                   U0                                                                         |     0.000 |
|                     xst_addsub                                                               |     0.000 |
|                       i_baseblox.i_baseblox_addsub                                           |     0.000 |
|                         no_pipelining.the_addsub                                             |     0.000 |
|                           i_lut6.i_lut6_addsub                                               |     0.000 |
|               logical                                                                        |    <0.001 |
|               relational                                                                     |    <0.001 |
|               relational1                                                                    |    <0.001 |
|     minizedtonedetect_0                                                                      |     0.003 |
|       inst                                                                                   |     0.003 |
|         minizedtonedetect_axi_lite_interface                                                 |    <0.001 |
|           inst                                                                               |    <0.001 |
|         minizedtonedetect_struct                                                             |     0.003 |
|           tonedetect                                                                         |     0.003 |
|             delay                                                                            |    <0.001 |
|               srl_delay.synth_reg_srl_inst                                                   |    <0.001 |
|                 partial_one.last_srlc33e                                                     |    <0.001 |
|             logical                                                                          |    <0.001 |
|             mult                                                                             |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   i_mult                                                                     |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                      |    <0.001 |
|             mux                                                                              |    <0.001 |
|             outputregister                                                                   |    <0.001 |
|               subsystem21                                                                    |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|               subsystem3                                                                     |    <0.001 |
|                 register1                                                                    |    <0.001 |
|                   synth_reg_inst                                                             |    <0.001 |
|                     latency_gt_0.fd_array[1].reg_comp                                        |    <0.001 |
|             picoblaze6                                                                       |     0.003 |
|               address_loop[0].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[10].output_data.pc_vector_mux_lut                                 |    <0.001 |
|               address_loop[2].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[4].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[6].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               address_loop[8].output_data.pc_vector_mux_lut                                  |    <0.001 |
|               alu_decode0_lut                                                                |    <0.001 |
|               alu_decode1_lut                                                                |    <0.001 |
|               alu_decode2_lut                                                                |    <0.001 |
|               carry_flag_lut                                                                 |    <0.001 |
|               data_path_loop[0].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[0].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[0].lsb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[0].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[0].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[1].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[1].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[2].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[2].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[2].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[2].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[3].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[3].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[4].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[4].mid_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[4].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[4].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[5].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[5].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[6].large_spm.spm_ram                                            |    <0.001 |
|               data_path_loop[6].msb_shift_rotate.shift_rotate_lut                            |    <0.001 |
|               data_path_loop[6].output_data.sy_kk_mux_lut                                    |    <0.001 |
|               data_path_loop[6].second_operand.out_port_lut                                  |    <0.001 |
|               data_path_loop[7].arith_logical_lut                                            |    <0.001 |
|               data_path_loop[7].large_spm.spm_ram                                            |    <0.001 |
|               lower_reg_banks                                                                |    <0.001 |
|               move_type_lut                                                                  |    <0.001 |
|               pc_mode1_lut                                                                   |    <0.001 |
|               push_pop_lut                                                                   |    <0.001 |
|               register_enable_lut                                                            |    <0.001 |
|               register_enable_type_lut                                                       |    <0.001 |
|               reset_lut                                                                      |    <0.001 |
|               stack_ram_high                                                                 |    <0.001 |
|               stack_ram_low                                                                  |    <0.001 |
|               t_state_lut                                                                    |    <0.001 |
|               upper_reg_banks                                                                |    <0.001 |
|               use_zero_flag_lut                                                              |    <0.001 |
|             register_x0                                                                      |    <0.001 |
|               synth_reg_inst                                                                 |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                                            |    <0.001 |
|             rom                                                                              |    <0.001 |
|               comp0.core_instance0                                                           |    <0.001 |
|                 U0                                                                           |    <0.001 |
|                   inst_blk_mem_gen                                                           |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                     |    <0.001 |
|                       valid.cstr                                                             |    <0.001 |
|                         ramloop[0].ram.r                                                     |    <0.001 |
|                           prim_init.ram                                                      |    <0.001 |
|     proc_sys_reset_0                                                                         |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     processing_system7_0                                                                     |     1.181 |
|       inst                                                                                   |     1.181 |
|     ps7_0_axi_periph                                                                         |     0.036 |
|       m00_couplers                                                                           |     0.008 |
|         auto_cc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.004 |
|               inst_fifo_gen                                                                  |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                      |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_2                                                     |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|         auto_pc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |     0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m01_couplers                                                                           |     0.003 |
|         auto_pc                                                                              |     0.003 |
|           inst                                                                               |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.003 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |     0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m02_couplers                                                                           |     0.003 |
|         auto_pc                                                                              |     0.003 |
|           inst                                                                               |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.003 |
|               RD.ar_channel_0                                                                |     0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |     0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m03_couplers                                                                           |     0.003 |
|         auto_pc                                                                              |     0.003 |
|           inst                                                                               |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.003 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m04_couplers                                                                           |     0.003 |
|         auto_pc                                                                              |     0.003 |
|           inst                                                                               |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.003 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m05_couplers                                                                           |     0.002 |
|         auto_pc                                                                              |     0.002 |
|           inst                                                                               |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.002 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m06_couplers                                                                           |     0.008 |
|         auto_cc                                                                              |     0.005 |
|           inst                                                                               |     0.005 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.005 |
|               inst_fifo_gen                                                                  |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                      |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_36                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_2                                                     |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|         auto_pc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 ar.ar_pipe                                                                   |    <0.001 |
|                 aw.aw_pipe                                                                   |    <0.001 |
|                 b.b_pipe                                                                     |    <0.001 |
|                 r.r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|       m07_couplers                                                                           |     0.004 |
|         auto_cc                                                                              |     0.004 |
|           inst                                                                               |     0.004 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.004 |
|               inst_fifo_gen                                                                  |     0.004 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                      |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_61                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_42_47                                                   |    <0.001 |
|                         RAM_reg_0_15_48_53                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_61                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_36                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_2                                                     |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|       s00_couplers                                                                           |     0.000 |
|         auto_pc                                                                              |     0.000 |
|           inst                                                                               |     0.000 |
|       xbar                                                                                   |     0.002 |
|         inst                                                                                 |     0.002 |
|           gen_sasd.crossbar_sasd_0                                                           |     0.002 |
|             addr_arbiter_inst                                                                |     0.001 |
|             gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|             reg_slice_r                                                                      |    <0.001 |
|             splitter_ar                                                                      |    <0.001 |
|             splitter_aw                                                                      |    <0.001 |
|     rst_clk_wiz_100M                                                                         |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     rst_ps7_0_Zync100M                                                                       |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     util_vector_logic_0                                                                      |     0.000 |
|     util_vector_logic_1                                                                      |     0.000 |
|     util_vector_logic_2                                                                      |    <0.001 |
|     util_vector_logic_3                                                                      |     0.000 |
|     wireless_mgr_0                                                                           |     0.006 |
|       U0                                                                                     |     0.006 |
|         sdio_cmd_iobuf                                                                       |     0.001 |
|         sdio_dat0_iobuf                                                                      |     0.001 |
|         sdio_dat1_iobuf                                                                      |     0.001 |
|         sdio_dat2_iobuf                                                                      |     0.001 |
|         sdio_dat3_iobuf                                                                      |     0.001 |
|     xlconcat_0                                                                               |     0.000 |
|     xlconstant_1                                                                             |     0.000 |
+----------------------------------------------------------------------------------------------+-----------+


