project:
  title:        "Basic AND Gate"   # Simple starting point
  author:       "Henrik Bach"      # Your name
  description:  "A basic AND gate implemented in Verilog"
  language:     "Verilog"
  top_module:   tt_um_and_gate
  source_files:
    - /home/sad/projects/tinytapeout-10/src/and_gate.v
    - /home/sad/projects/tinytapeout-10/src/and_gate_tb.v
  clock_hz:     0                  # No clock needed for simple logic
  tiles:        "1x1"              # Smallest size

# Pinout configuration
pinout:
  ui[0]: "A"
  ui[1]: "B"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "Y"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
