vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 13:35:36 on Nov 06,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.register_test_memory
# Loading work.xcel_ctrl
# Loading work.d_reg
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(53)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 53
restart -f
add wave -position insertpoint  \
sim:/testbench/ctrl/state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlftcbxheq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcbxheq
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/reset \
sim:/testbench/en
add wave -position insertpoint  \
sim:/testbench/rtm/which_boid \
sim:/testbench/rtm/w_en \
sim:/testbench/rtm/x_in \
sim:/testbench/rtm/y_in \
sim:/testbench/rtm/vx_in \
sim:/testbench/rtm/vy_in \
sim:/testbench/rtm/vx_acc_in \
sim:/testbench/rtm/vy_acc_in \
sim:/testbench/rtm/x_out \
sim:/testbench/rtm/y_out \
sim:/testbench/rtm/vx_out \
sim:/testbench/rtm/vy_out \
sim:/testbench/rtm/vx_acc_out \
sim:/testbench/rtm/vy_acc_out
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(53)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 53
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[1]/x/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[1]/y/q}
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[1]/vx/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[1]/vx/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[1]/vy/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[0]/x/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[0]/y/d}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[0]/vx/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[0]/y/q}
add wave -position insertpoint  \
{sim:/testbench/rtm/tmem[0]/vy/q}
restart -f
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(53)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 53
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# 4 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.register_test_memory
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.d_reg
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(53)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 53
# End time: 16:22:34 on Nov 06,2023, Elapsed time: 2:46:58
# Errors: 1, Warnings: 2
