// Seed: 1121600528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_18;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output wor id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6,
    input tri id_7,
    input wand id_8,
    input tri1 id_9,
    output tri id_10,
    output uwire id_11
);
  wand id_13 = 1;
  wire id_14;
  assign id_0 = 1'd0;
  wire id_15;
  module_0(
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_15,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_15,
      id_13,
      id_15,
      id_15,
      id_14
  );
endmodule
