
my_ros_project_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3bc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a0  0800e4d0  0800e4d0  0000f4d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec70  0800ec70  00010208  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec70  0800ec70  0000fc70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec78  0800ec78  00010208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800ec78  0800ec78  0000fc78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ec80  0800ec80  0000fc80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000208  20000000  0800ec84  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000256c  20000208  0800ee8c  00010208  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002774  0800ee8c  00010774  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010208  2**0
                  CONTENTS, READONLY
 12 .debug_info   000223f4  00000000  00000000  00010231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c84  00000000  00000000  00032625  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d8  00000000  00000000  000372b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001261  00000000  00000000  00038a88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00014245  00000000  00000000  00039ce9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000f182  00000000  00000000  0004df2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0005d0b0  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00007668  00000000  00000000  0005d0f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000005a  00000000  00000000  0006475c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000208 	.word	0x20000208
 800012c:	00000000 	.word	0x00000000
 8000130:	0800e4b4 	.word	0x0800e4b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000020c 	.word	0x2000020c
 800014c:	0800e4b4 	.word	0x0800e4b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d8a:	4b10      	ldr	r3, [pc, #64]	@ (8000dcc <MX_DMA_Init+0x48>)
 8000d8c:	695b      	ldr	r3, [r3, #20]
 8000d8e:	4a0f      	ldr	r2, [pc, #60]	@ (8000dcc <MX_DMA_Init+0x48>)
 8000d90:	f043 0301 	orr.w	r3, r3, #1
 8000d94:	6153      	str	r3, [r2, #20]
 8000d96:	4b0d      	ldr	r3, [pc, #52]	@ (8000dcc <MX_DMA_Init+0x48>)
 8000d98:	695b      	ldr	r3, [r3, #20]
 8000d9a:	f003 0301 	and.w	r3, r3, #1
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2105      	movs	r1, #5
 8000da6:	200e      	movs	r0, #14
 8000da8:	f003 fc4d 	bl	8004646 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000dac:	200e      	movs	r0, #14
 8000dae:	f003 fc66 	bl	800467e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	2105      	movs	r1, #5
 8000db6:	200f      	movs	r0, #15
 8000db8:	f003 fc45 	bl	8004646 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000dbc:	200f      	movs	r0, #15
 8000dbe:	f003 fc5e 	bl	800467e <HAL_NVIC_EnableIRQ>

}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40021000 	.word	0x40021000

08000dd0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	60f8      	str	r0, [r7, #12]
 8000dd8:	60b9      	str	r1, [r7, #8]
 8000dda:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	4a06      	ldr	r2, [pc, #24]	@ (8000df8 <vApplicationGetIdleTaskMemory+0x28>)
 8000de0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000de2:	68bb      	ldr	r3, [r7, #8]
 8000de4:	4a05      	ldr	r2, [pc, #20]	@ (8000dfc <vApplicationGetIdleTaskMemory+0x2c>)
 8000de6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	2280      	movs	r2, #128	@ 0x80
 8000dec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr
 8000df8:	2000023c 	.word	0x2000023c
 8000dfc:	20000290 	.word	0x20000290

08000e00 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000e00:	b480      	push	{r7}
 8000e02:	b085      	sub	sp, #20
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	4a07      	ldr	r2, [pc, #28]	@ (8000e2c <vApplicationGetTimerTaskMemory+0x2c>)
 8000e10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000e12:	68bb      	ldr	r3, [r7, #8]
 8000e14:	4a06      	ldr	r2, [pc, #24]	@ (8000e30 <vApplicationGetTimerTaskMemory+0x30>)
 8000e16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e1e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000e20:	bf00      	nop
 8000e22:	3714      	adds	r7, #20
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bc80      	pop	{r7}
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000490 	.word	0x20000490
 8000e30:	200004e4 	.word	0x200004e4

08000e34 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000e34:	b5b0      	push	{r4, r5, r7, lr}
 8000e36:	b090      	sub	sp, #64	@ 0x40
 8000e38:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of myVelWriteBinarySem01 */
  osSemaphoreDef(myVelWriteBinarySem01);
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8000e3e:	2300      	movs	r3, #0
 8000e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
  myVelWriteBinarySem01Handle = osSemaphoreCreate(osSemaphore(myVelWriteBinarySem01), 1);
 8000e42:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000e46:	2101      	movs	r1, #1
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f007 f855 	bl	8007ef8 <osSemaphoreCreate>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	4a1f      	ldr	r2, [pc, #124]	@ (8000ed0 <MX_FREERTOS_Init+0x9c>)
 8000e52:	6013      	str	r3, [r2, #0]

  /* definition and creation of myVelReadBinarySem02 */
  osSemaphoreDef(myVelReadBinarySem02);
 8000e54:	2300      	movs	r3, #0
 8000e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8000e58:	2300      	movs	r3, #0
 8000e5a:	637b      	str	r3, [r7, #52]	@ 0x34
  myVelReadBinarySem02Handle = osSemaphoreCreate(osSemaphore(myVelReadBinarySem02), 1);
 8000e5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e60:	2101      	movs	r1, #1
 8000e62:	4618      	mov	r0, r3
 8000e64:	f007 f848 	bl	8007ef8 <osSemaphoreCreate>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	4a1a      	ldr	r2, [pc, #104]	@ (8000ed4 <MX_FREERTOS_Init+0xa0>)
 8000e6c:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of myPIDTimer01 */
  osTimerDef(myPIDTimer01, Callback01);
 8000e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <MX_FREERTOS_Init+0xa4>)
 8000e70:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e72:	2300      	movs	r3, #0
 8000e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  myPIDTimer01Handle = osTimerCreate(osTimer(myPIDTimer01), osTimerPeriodic, NULL);
 8000e76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f006 ffc2 	bl	8007e08 <osTimerCreate>
 8000e84:	4603      	mov	r3, r0
 8000e86:	4a15      	ldr	r2, [pc, #84]	@ (8000edc <MX_FREERTOS_Init+0xa8>)
 8000e88:	6013      	str	r3, [r2, #0]

  /* definition and creation of myROSTimer02 */
  osTimerDef(myROSTimer02, Callback02);
 8000e8a:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <MX_FREERTOS_Init+0xac>)
 8000e8c:	623b      	str	r3, [r7, #32]
 8000e8e:	2300      	movs	r3, #0
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
  myROSTimer02Handle = osTimerCreate(osTimer(myROSTimer02), osTimerPeriodic, NULL);
 8000e92:	f107 0320 	add.w	r3, r7, #32
 8000e96:	2200      	movs	r2, #0
 8000e98:	2101      	movs	r1, #1
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f006 ffb4 	bl	8007e08 <osTimerCreate>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	4a10      	ldr	r2, [pc, #64]	@ (8000ee4 <MX_FREERTOS_Init+0xb0>)
 8000ea4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultROSTask */
  osThreadDef(defaultROSTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000ea6:	4b10      	ldr	r3, [pc, #64]	@ (8000ee8 <MX_FREERTOS_Init+0xb4>)
 8000ea8:	1d3c      	adds	r4, r7, #4
 8000eaa:	461d      	mov	r5, r3
 8000eac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eb0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000eb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultROSTaskHandle = osThreadCreate(osThread(defaultROSTask), NULL);
 8000eb8:	1d3b      	adds	r3, r7, #4
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f006 ff42 	bl	8007d46 <osThreadCreate>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	4a09      	ldr	r2, [pc, #36]	@ (8000eec <MX_FREERTOS_Init+0xb8>)
 8000ec6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000ec8:	bf00      	nop
 8000eca:	3740      	adds	r7, #64	@ 0x40
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bdb0      	pop	{r4, r5, r7, pc}
 8000ed0:	20000234 	.word	0x20000234
 8000ed4:	20000238 	.word	0x20000238
 8000ed8:	08000f21 	.word	0x08000f21
 8000edc:	2000022c 	.word	0x2000022c
 8000ee0:	08001089 	.word	0x08001089
 8000ee4:	20000230 	.word	0x20000230
 8000ee8:	0800e4e0 	.word	0x0800e4e0
 8000eec:	20000228 	.word	0x20000228

08000ef0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	osTimerStart (myPIDTimer01Handle,PID_LOOP_PERIOD_MS );
 8000ef8:	4b07      	ldr	r3, [pc, #28]	@ (8000f18 <StartDefaultTask+0x28>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	210a      	movs	r1, #10
 8000efe:	4618      	mov	r0, r3
 8000f00:	f006 ffb6 	bl	8007e70 <osTimerStart>
	osTimerStart (myROSTimer02Handle,ROS_LOOP_PERIOD_MS );
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <StartDefaultTask+0x2c>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2164      	movs	r1, #100	@ 0x64
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f006 ffb0 	bl	8007e70 <osTimerStart>

  /* Infinite loop */
  for(;;)
  {

	  osDelay(1);
 8000f10:	2001      	movs	r0, #1
 8000f12:	f006 ff64 	bl	8007dde <osDelay>
 8000f16:	e7fb      	b.n	8000f10 <StartDefaultTask+0x20>
 8000f18:	2000022c 	.word	0x2000022c
 8000f1c:	20000230 	.word	0x20000230

08000f20 <Callback01>:
  /* USER CODE END StartDefaultTask */
}

/* Callback01 function */
void Callback01(void const * argument)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b082      	sub	sp, #8
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback01 */
	update_encoder_count_per_sampling_period(&left_motor_dynamics,((int)(TIM3->CNT) >> 2));
 8000f28:	4b48      	ldr	r3, [pc, #288]	@ (800104c <Callback01+0x12c>)
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2c:	109b      	asrs	r3, r3, #2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f7ff fa68 	bl	8000404 <__aeabi_i2d>
 8000f34:	4602      	mov	r2, r0
 8000f36:	460b      	mov	r3, r1
 8000f38:	4845      	ldr	r0, [pc, #276]	@ (8001050 <Callback01+0x130>)
 8000f3a:	f006 fcb9 	bl	80078b0 <update_encoder_count_per_sampling_period>
	update_encoder_count_per_sampling_period(&right_motor_dynamics,((int)(TIM4->CNT) >> 2));
 8000f3e:	4b45      	ldr	r3, [pc, #276]	@ (8001054 <Callback01+0x134>)
 8000f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f42:	109b      	asrs	r3, r3, #2
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff fa5d 	bl	8000404 <__aeabi_i2d>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	460b      	mov	r3, r1
 8000f4e:	4842      	ldr	r0, [pc, #264]	@ (8001058 <Callback01+0x138>)
 8000f50:	f006 fcae 	bl	80078b0 <update_encoder_count_per_sampling_period>

	//if(osSemaphoreWait (myVelWriteBinarySem01Handle,  0) == pdTRUE){
		pid_controller_left_motor.target_value = left_vel;
 8000f54:	4b41      	ldr	r3, [pc, #260]	@ (800105c <Callback01+0x13c>)
 8000f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5a:	4941      	ldr	r1, [pc, #260]	@ (8001060 <Callback01+0x140>)
 8000f5c:	e9c1 2300 	strd	r2, r3, [r1]
		pid_controller_right_motor.target_value = right_vel;
 8000f60:	4b40      	ldr	r3, [pc, #256]	@ (8001064 <Callback01+0x144>)
 8000f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f66:	4940      	ldr	r1, [pc, #256]	@ (8001068 <Callback01+0x148>)
 8000f68:	e9c1 2300 	strd	r2, r3, [r1]
		internal_command = command;
 8000f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800106c <Callback01+0x14c>)
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	4b3f      	ldr	r3, [pc, #252]	@ (8001070 <Callback01+0x150>)
 8000f74:	601a      	str	r2, [r3, #0]

	//}

	if(internal_command != 0)
 8000f76:	4b3e      	ldr	r3, [pc, #248]	@ (8001070 <Callback01+0x150>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d048      	beq.n	8001010 <Callback01+0xf0>
	{

		pid_controller_left_motor.current_value = get_speed_count(&left_motor_dynamics);
 8000f7e:	4834      	ldr	r0, [pc, #208]	@ (8001050 <Callback01+0x130>)
 8000f80:	f006 fcca 	bl	8007918 <get_speed_count>
 8000f84:	4603      	mov	r3, r0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fa3c 	bl	8000404 <__aeabi_i2d>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4933      	ldr	r1, [pc, #204]	@ (8001060 <Callback01+0x140>)
 8000f92:	e9c1 2302 	strd	r2, r3, [r1, #8]
		pid_controller_right_motor.current_value = get_speed_count(&right_motor_dynamics);
 8000f96:	4830      	ldr	r0, [pc, #192]	@ (8001058 <Callback01+0x138>)
 8000f98:	f006 fcbe 	bl	8007918 <get_speed_count>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff fa30 	bl	8000404 <__aeabi_i2d>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	492f      	ldr	r1, [pc, #188]	@ (8001068 <Callback01+0x148>)
 8000faa:	e9c1 2302 	strd	r2, r3, [r1, #8]

		real_left_vel = get_speed_rpm(&left_motor_dynamics);
 8000fae:	4828      	ldr	r0, [pc, #160]	@ (8001050 <Callback01+0x130>)
 8000fb0:	f006 fcd6 	bl	8007960 <get_speed_rpm>
 8000fb4:	4602      	mov	r2, r0
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	492e      	ldr	r1, [pc, #184]	@ (8001074 <Callback01+0x154>)
 8000fba:	e9c1 2300 	strd	r2, r3, [r1]
		real_right_vel = get_speed_rpm(&right_motor_dynamics);
 8000fbe:	4826      	ldr	r0, [pc, #152]	@ (8001058 <Callback01+0x138>)
 8000fc0:	f006 fcce 	bl	8007960 <get_speed_rpm>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	492b      	ldr	r1, [pc, #172]	@ (8001078 <Callback01+0x158>)
 8000fca:	e9c1 2300 	strd	r2, r3, [r1]

		//osSemaphoreRelease (myVelReadBinarySem02Handle);

		PID_calculate(&pid_controller_left_motor);
 8000fce:	4824      	ldr	r0, [pc, #144]	@ (8001060 <Callback01+0x140>)
 8000fd0:	f006 fdcd 	bl	8007b6e <PID_calculate>
		PID_calculate(&pid_controller_right_motor);
 8000fd4:	4824      	ldr	r0, [pc, #144]	@ (8001068 <Callback01+0x148>)
 8000fd6:	f006 fdca 	bl	8007b6e <PID_calculate>

		motor_run(&motor2,pid_controller_left_motor.output/1024.0);
 8000fda:	4b21      	ldr	r3, [pc, #132]	@ (8001060 <Callback01+0x140>)
 8000fdc:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	4b25      	ldr	r3, [pc, #148]	@ (800107c <Callback01+0x15c>)
 8000fe6:	f7ff fba1 	bl	800072c <__aeabi_ddiv>
 8000fea:	4602      	mov	r2, r0
 8000fec:	460b      	mov	r3, r1
 8000fee:	4824      	ldr	r0, [pc, #144]	@ (8001080 <Callback01+0x160>)
 8000ff0:	f006 faec 	bl	80075cc <motor_run>
		motor_run(&motor1,pid_controller_right_motor.output/1024.0);
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <Callback01+0x148>)
 8000ff6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8000ffa:	f04f 0200 	mov.w	r2, #0
 8000ffe:	4b1f      	ldr	r3, [pc, #124]	@ (800107c <Callback01+0x15c>)
 8001000:	f7ff fb94 	bl	800072c <__aeabi_ddiv>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	481e      	ldr	r0, [pc, #120]	@ (8001084 <Callback01+0x164>)
 800100a:	f006 fadf 	bl	80075cc <motor_run>
		motor_stop(&motor1);
		PID_reset(&pid_controller_left_motor);
		PID_reset(&pid_controller_right_motor);
	}
  /* USER CODE END Callback01 */
}
 800100e:	e019      	b.n	8001044 <Callback01+0x124>
		real_left_vel = 0;
 8001010:	4918      	ldr	r1, [pc, #96]	@ (8001074 <Callback01+0x154>)
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	f04f 0300 	mov.w	r3, #0
 800101a:	e9c1 2300 	strd	r2, r3, [r1]
		real_right_vel = 0;
 800101e:	4916      	ldr	r1, [pc, #88]	@ (8001078 <Callback01+0x158>)
 8001020:	f04f 0200 	mov.w	r2, #0
 8001024:	f04f 0300 	mov.w	r3, #0
 8001028:	e9c1 2300 	strd	r2, r3, [r1]
		motor_stop(&motor2);
 800102c:	4814      	ldr	r0, [pc, #80]	@ (8001080 <Callback01+0x160>)
 800102e:	f006 fb77 	bl	8007720 <motor_stop>
		motor_stop(&motor1);
 8001032:	4814      	ldr	r0, [pc, #80]	@ (8001084 <Callback01+0x164>)
 8001034:	f006 fb74 	bl	8007720 <motor_stop>
		PID_reset(&pid_controller_left_motor);
 8001038:	4809      	ldr	r0, [pc, #36]	@ (8001060 <Callback01+0x140>)
 800103a:	f006 fe30 	bl	8007c9e <PID_reset>
		PID_reset(&pid_controller_right_motor);
 800103e:	480a      	ldr	r0, [pc, #40]	@ (8001068 <Callback01+0x148>)
 8001040:	f006 fe2d 	bl	8007c9e <PID_reset>
}
 8001044:	bf00      	nop
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	40000400 	.word	0x40000400
 8001050:	200008e8 	.word	0x200008e8
 8001054:	40000800 	.word	0x40000800
 8001058:	20000938 	.word	0x20000938
 800105c:	20000b38 	.word	0x20000b38
 8001060:	20000a60 	.word	0x20000a60
 8001064:	20000b40 	.word	0x20000b40
 8001068:	20000ac8 	.word	0x20000ac8
 800106c:	20000b30 	.word	0x20000b30
 8001070:	20000224 	.word	0x20000224
 8001074:	20000b50 	.word	0x20000b50
 8001078:	20000b58 	.word	0x20000b58
 800107c:	40900000 	.word	0x40900000
 8001080:	20000010 	.word	0x20000010
 8001084:	20000000 	.word	0x20000000

08001088 <Callback02>:

/* Callback02 function */
void Callback02(void const * argument)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback02 */
	loop();
 8001090:	f001 fee2 	bl	8002e58 <loop>
  /* USER CODE END Callback02 */
}
 8001094:	bf00      	nop
 8001096:	3708      	adds	r7, #8
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b088      	sub	sp, #32
 80010a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a2:	f107 0310 	add.w	r3, r7, #16
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
 80010aa:	605a      	str	r2, [r3, #4]
 80010ac:	609a      	str	r2, [r3, #8]
 80010ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b0:	4b2e      	ldr	r3, [pc, #184]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	4a2d      	ldr	r2, [pc, #180]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010b6:	f043 0310 	orr.w	r3, r3, #16
 80010ba:	6193      	str	r3, [r2, #24]
 80010bc:	4b2b      	ldr	r3, [pc, #172]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	f003 0310 	and.w	r3, r3, #16
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010c8:	4b28      	ldr	r3, [pc, #160]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	4a27      	ldr	r2, [pc, #156]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010ce:	f043 0320 	orr.w	r3, r3, #32
 80010d2:	6193      	str	r3, [r2, #24]
 80010d4:	4b25      	ldr	r3, [pc, #148]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010d6:	699b      	ldr	r3, [r3, #24]
 80010d8:	f003 0320 	and.w	r3, r3, #32
 80010dc:	60bb      	str	r3, [r7, #8]
 80010de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e0:	4b22      	ldr	r3, [pc, #136]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010e2:	699b      	ldr	r3, [r3, #24]
 80010e4:	4a21      	ldr	r2, [pc, #132]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010e6:	f043 0304 	orr.w	r3, r3, #4
 80010ea:	6193      	str	r3, [r2, #24]
 80010ec:	4b1f      	ldr	r3, [pc, #124]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	f003 0304 	and.w	r3, r3, #4
 80010f4:	607b      	str	r3, [r7, #4]
 80010f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f8:	4b1c      	ldr	r3, [pc, #112]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	4a1b      	ldr	r2, [pc, #108]	@ (800116c <MX_GPIO_Init+0xd0>)
 80010fe:	f043 0308 	orr.w	r3, r3, #8
 8001102:	6193      	str	r3, [r2, #24]
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <MX_GPIO_Init+0xd0>)
 8001106:	699b      	ldr	r3, [r3, #24]
 8001108:	f003 0308 	and.w	r3, r3, #8
 800110c:	603b      	str	r3, [r7, #0]
 800110e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001110:	2200      	movs	r2, #0
 8001112:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001116:	4816      	ldr	r0, [pc, #88]	@ (8001170 <MX_GPIO_Init+0xd4>)
 8001118:	f003 fee6 	bl	8004ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001122:	4814      	ldr	r0, [pc, #80]	@ (8001174 <MX_GPIO_Init+0xd8>)
 8001124:	f003 fee0 	bl	8004ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001128:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800112c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800112e:	2301      	movs	r3, #1
 8001130:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2302      	movs	r3, #2
 8001138:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113a:	f107 0310 	add.w	r3, r7, #16
 800113e:	4619      	mov	r1, r3
 8001140:	480b      	ldr	r0, [pc, #44]	@ (8001170 <MX_GPIO_Init+0xd4>)
 8001142:	f003 fd4d 	bl	8004be0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001146:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800114a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800114c:	2301      	movs	r3, #1
 800114e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001154:	2302      	movs	r3, #2
 8001156:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001158:	f107 0310 	add.w	r3, r7, #16
 800115c:	4619      	mov	r1, r3
 800115e:	4805      	ldr	r0, [pc, #20]	@ (8001174 <MX_GPIO_Init+0xd8>)
 8001160:	f003 fd3e 	bl	8004be0 <HAL_GPIO_Init>

}
 8001164:	bf00      	nop
 8001166:	3720      	adds	r7, #32
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40021000 	.word	0x40021000
 8001170:	40011000 	.word	0x40011000
 8001174:	40010c00 	.word	0x40010c00

08001178 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08a      	sub	sp, #40	@ 0x28
 800117c:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800117e:	f003 f97b 	bl	8004478 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001182:	f000 f8bb 	bl	80012fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001186:	f7ff ff89 	bl	800109c <MX_GPIO_Init>
  MX_DMA_Init();
 800118a:	f7ff fdfb 	bl	8000d84 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800118e:	f003 f817 	bl	80041c0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001192:	f002 fe15 	bl	8003dc0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001196:	f002 fe87 	bl	8003ea8 <MX_TIM3_Init>
  MX_TIM4_Init();
 800119a:	f002 fed9 	bl	8003f50 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800119e:	f003 f839 	bl	8004214 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  init_filter(&leftMotorAverageFilter, 100);
 80011a2:	2164      	movs	r1, #100	@ 0x64
 80011a4:	4846      	ldr	r0, [pc, #280]	@ (80012c0 <main+0x148>)
 80011a6:	f006 fc78 	bl	8007a9a <init_filter>
  init_filter(&rightMotorAverageFilter, 100);
 80011aa:	2164      	movs	r1, #100	@ 0x64
 80011ac:	4845      	ldr	r0, [pc, #276]	@ (80012c4 <main+0x14c>)
 80011ae:	f006 fc74 	bl	8007a9a <init_filter>

  PID_Init(&pid_controller_left_motor,KP,KI,KD,DT,PWM_MIN,PWM_MAX);
 80011b2:	f04f 0200 	mov.w	r2, #0
 80011b6:	4b44      	ldr	r3, [pc, #272]	@ (80012c8 <main+0x150>)
 80011b8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80011bc:	f04f 0200 	mov.w	r2, #0
 80011c0:	f04f 0300 	mov.w	r3, #0
 80011c4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80011c8:	a337      	add	r3, pc, #220	@ (adr r3, 80012a8 <main+0x130>)
 80011ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80011d2:	a337      	add	r3, pc, #220	@ (adr r3, 80012b0 <main+0x138>)
 80011d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80011dc:	f04f 0200 	mov.w	r2, #0
 80011e0:	4b3a      	ldr	r3, [pc, #232]	@ (80012cc <main+0x154>)
 80011e2:	e9cd 2300 	strd	r2, r3, [sp]
 80011e6:	f04f 0200 	mov.w	r2, #0
 80011ea:	4b39      	ldr	r3, [pc, #228]	@ (80012d0 <main+0x158>)
 80011ec:	4839      	ldr	r0, [pc, #228]	@ (80012d4 <main+0x15c>)
 80011ee:	f006 fc79 	bl	8007ae4 <PID_Init>
  PID_Init(&pid_controller_right_motor,KP,KI,KD,DT,PWM_MIN,PWM_MAX);
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	4b34      	ldr	r3, [pc, #208]	@ (80012c8 <main+0x150>)
 80011f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80011fc:	f04f 0200 	mov.w	r2, #0
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001208:	a327      	add	r3, pc, #156	@ (adr r3, 80012a8 <main+0x130>)
 800120a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001212:	a327      	add	r3, pc, #156	@ (adr r3, 80012b0 <main+0x138>)
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800121c:	f04f 0200 	mov.w	r2, #0
 8001220:	4b2a      	ldr	r3, [pc, #168]	@ (80012cc <main+0x154>)
 8001222:	e9cd 2300 	strd	r2, r3, [sp]
 8001226:	f04f 0200 	mov.w	r2, #0
 800122a:	4b29      	ldr	r3, [pc, #164]	@ (80012d0 <main+0x158>)
 800122c:	482a      	ldr	r0, [pc, #168]	@ (80012d8 <main+0x160>)
 800122e:	f006 fc59 	bl	8007ae4 <PID_Init>


  /* Enable motors */
  enable_motor(&motor1);
 8001232:	482a      	ldr	r0, [pc, #168]	@ (80012dc <main+0x164>)
 8001234:	f006 fab0 	bl	8007798 <enable_motor>
  enable_motor(&motor2);
 8001238:	4829      	ldr	r0, [pc, #164]	@ (80012e0 <main+0x168>)
 800123a:	f006 faad 	bl	8007798 <enable_motor>

  init_motor_dynamics(&left_motor_dynamics , 0.060 , 45 , 11,&leftMotorAverageFilter);
 800123e:	4b20      	ldr	r3, [pc, #128]	@ (80012c0 <main+0x148>)
 8001240:	9304      	str	r3, [sp, #16]
 8001242:	f04f 0200 	mov.w	r2, #0
 8001246:	4b27      	ldr	r3, [pc, #156]	@ (80012e4 <main+0x16c>)
 8001248:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b25      	ldr	r3, [pc, #148]	@ (80012e8 <main+0x170>)
 8001252:	e9cd 2300 	strd	r2, r3, [sp]
 8001256:	a318      	add	r3, pc, #96	@ (adr r3, 80012b8 <main+0x140>)
 8001258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800125c:	4823      	ldr	r0, [pc, #140]	@ (80012ec <main+0x174>)
 800125e:	f006 fae7 	bl	8007830 <init_motor_dynamics>
  init_motor_dynamics(&right_motor_dynamics , 0.060 , 45 , 11, &rightMotorAverageFilter);
 8001262:	4b18      	ldr	r3, [pc, #96]	@ (80012c4 <main+0x14c>)
 8001264:	9304      	str	r3, [sp, #16]
 8001266:	f04f 0200 	mov.w	r2, #0
 800126a:	4b1e      	ldr	r3, [pc, #120]	@ (80012e4 <main+0x16c>)
 800126c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <main+0x170>)
 8001276:	e9cd 2300 	strd	r2, r3, [sp]
 800127a:	a30f      	add	r3, pc, #60	@ (adr r3, 80012b8 <main+0x140>)
 800127c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001280:	481b      	ldr	r0, [pc, #108]	@ (80012f0 <main+0x178>)
 8001282:	f006 fad5 	bl	8007830 <init_motor_dynamics>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001286:	213c      	movs	r1, #60	@ 0x3c
 8001288:	481a      	ldr	r0, [pc, #104]	@ (80012f4 <main+0x17c>)
 800128a:	f004 fcc3 	bl	8005c14 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800128e:	213c      	movs	r1, #60	@ 0x3c
 8001290:	4819      	ldr	r0, [pc, #100]	@ (80012f8 <main+0x180>)
 8001292:	f004 fcbf 	bl	8005c14 <HAL_TIM_Encoder_Start>

  setup();
 8001296:	f001 fdc9 	bl	8002e2c <setup>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800129a:	f7ff fdcb 	bl	8000e34 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800129e:	f006 fd4b 	bl	8007d38 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012a2:	bf00      	nop
 80012a4:	e7fd      	b.n	80012a2 <main+0x12a>
 80012a6:	bf00      	nop
 80012a8:	47ae147b 	.word	0x47ae147b
 80012ac:	3f847ae1 	.word	0x3f847ae1
 80012b0:	eb1c432d 	.word	0xeb1c432d
 80012b4:	3f1a36e2 	.word	0x3f1a36e2
 80012b8:	eb851eb8 	.word	0xeb851eb8
 80012bc:	3faeb851 	.word	0x3faeb851
 80012c0:	20000988 	.word	0x20000988
 80012c4:	200009f4 	.word	0x200009f4
 80012c8:	40900000 	.word	0x40900000
 80012cc:	40080000 	.word	0x40080000
 80012d0:	3ff00000 	.word	0x3ff00000
 80012d4:	20000a60 	.word	0x20000a60
 80012d8:	20000ac8 	.word	0x20000ac8
 80012dc:	20000000 	.word	0x20000000
 80012e0:	20000010 	.word	0x20000010
 80012e4:	40260000 	.word	0x40260000
 80012e8:	40468000 	.word	0x40468000
 80012ec:	200008e8 	.word	0x200008e8
 80012f0:	20000938 	.word	0x20000938
 80012f4:	200015f4 	.word	0x200015f4
 80012f8:	2000163c 	.word	0x2000163c

080012fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b090      	sub	sp, #64	@ 0x40
 8001300:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001302:	f107 0318 	add.w	r3, r7, #24
 8001306:	2228      	movs	r2, #40	@ 0x28
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f00b f82f 	bl	800c36e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001310:	1d3b      	adds	r3, r7, #4
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
 800131c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800131e:	2301      	movs	r3, #1
 8001320:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001322:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001326:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001328:	2300      	movs	r3, #0
 800132a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800132c:	2301      	movs	r3, #1
 800132e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001330:	2302      	movs	r3, #2
 8001332:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001334:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001338:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800133a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800133e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001340:	f107 0318 	add.w	r3, r7, #24
 8001344:	4618      	mov	r0, r3
 8001346:	f003 fde7 	bl	8004f18 <HAL_RCC_OscConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001350:	f000 f82c 	bl	80013ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001354:	230f      	movs	r3, #15
 8001356:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001358:	2302      	movs	r3, #2
 800135a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135c:	2300      	movs	r3, #0
 800135e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001364:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	2102      	movs	r1, #2
 800136e:	4618      	mov	r0, r3
 8001370:	f004 f854 	bl	800541c <HAL_RCC_ClockConfig>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	d001      	beq.n	800137e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800137a:	f000 f817 	bl	80013ac <Error_Handler>
  }
}
 800137e:	bf00      	nop
 8001380:	3740      	adds	r7, #64	@ 0x40
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a04      	ldr	r2, [pc, #16]	@ (80013a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d101      	bne.n	800139e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800139a:	f003 f883 	bl	80044a4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800139e:	bf00      	nop
 80013a0:	3708      	adds	r7, #8
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40012c00 	.word	0x40012c00

080013ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013b0:	b672      	cpsid	i
}
 80013b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b4:	bf00      	nop
 80013b6:	e7fd      	b.n	80013b4 <Error_Handler+0x8>

080013b8 <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2200      	movs	r2, #0
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4618      	mov	r0, r3
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr

080013d8 <_ZN3ros3MsgC1Ev>:

namespace ros
{

/* Base Message Type */
class Msg
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	4a04      	ldr	r2, [pc, #16]	@ (80013f4 <_ZN3ros3MsgC1Ev+0x1c>)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc80      	pop	{r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	0800e894 	.word	0x0800e894

080013f8 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
      data()
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff ffe8 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 8001408:	4a06      	ldr	r2, [pc, #24]	@ (8001424 <_ZN8std_msgs4TimeC1Ev+0x2c>)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	3304      	adds	r3, #4
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff ffd0 	bl	80013b8 <_ZN3ros4TimeC1Ev>
    {
    }
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	0800e87c 	.word	0x0800e87c

08001428 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001428:	b480      	push	{r7}
 800142a:	b085      	sub	sp, #20
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6859      	ldr	r1, [r3, #4]
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	683a      	ldr	r2, [r7, #0]
 800143e:	4413      	add	r3, r2
 8001440:	b2ca      	uxtb	r2, r1
 8001442:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	0a19      	lsrs	r1, r3, #8
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	3301      	adds	r3, #1
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	4413      	add	r3, r2
 8001452:	b2ca      	uxtb	r2, r1
 8001454:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	0c19      	lsrs	r1, r3, #16
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	3302      	adds	r3, #2
 8001460:	683a      	ldr	r2, [r7, #0]
 8001462:	4413      	add	r3, r2
 8001464:	b2ca      	uxtb	r2, r1
 8001466:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	0e19      	lsrs	r1, r3, #24
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	3303      	adds	r3, #3
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	4413      	add	r3, r2
 8001476:	b2ca      	uxtb	r2, r1
 8001478:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	3304      	adds	r3, #4
 800147e:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6899      	ldr	r1, [r3, #8]
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	683a      	ldr	r2, [r7, #0]
 8001488:	4413      	add	r3, r2
 800148a:	b2ca      	uxtb	r2, r1
 800148c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	0a19      	lsrs	r1, r3, #8
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	3301      	adds	r3, #1
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	4413      	add	r3, r2
 800149c:	b2ca      	uxtb	r2, r1
 800149e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	0c19      	lsrs	r1, r3, #16
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	3302      	adds	r3, #2
 80014aa:	683a      	ldr	r2, [r7, #0]
 80014ac:	4413      	add	r3, r2
 80014ae:	b2ca      	uxtb	r2, r1
 80014b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	0e19      	lsrs	r1, r3, #24
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	3303      	adds	r3, #3
 80014bc:	683a      	ldr	r2, [r7, #0]
 80014be:	4413      	add	r3, r2
 80014c0:	b2ca      	uxtb	r2, r1
 80014c2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	3304      	adds	r3, #4
 80014c8:	60fb      	str	r3, [r7, #12]
      return offset;
 80014ca:	68fb      	ldr	r3, [r7, #12]
    }
 80014cc:	4618      	mov	r0, r3
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80014d6:	b480      	push	{r7}
 80014d8:	b085      	sub	sp, #20
 80014da:	af00      	add	r7, sp, #0
 80014dc:	6078      	str	r0, [r7, #4]
 80014de:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	683a      	ldr	r2, [r7, #0]
 80014e8:	4413      	add	r3, r2
 80014ea:	781b      	ldrb	r3, [r3, #0]
 80014ec:	461a      	mov	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685a      	ldr	r2, [r3, #4]
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	3301      	adds	r3, #1
 80014fa:	6839      	ldr	r1, [r7, #0]
 80014fc:	440b      	add	r3, r1
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	021b      	lsls	r3, r3, #8
 8001502:	431a      	orrs	r2, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685a      	ldr	r2, [r3, #4]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3302      	adds	r3, #2
 8001510:	6839      	ldr	r1, [r7, #0]
 8001512:	440b      	add	r3, r1
 8001514:	781b      	ldrb	r3, [r3, #0]
 8001516:	041b      	lsls	r3, r3, #16
 8001518:	431a      	orrs	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	3303      	adds	r3, #3
 8001526:	6839      	ldr	r1, [r7, #0]
 8001528:	440b      	add	r3, r1
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	061b      	lsls	r3, r3, #24
 800152e:	431a      	orrs	r2, r3
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3304      	adds	r3, #4
 8001538:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	683a      	ldr	r2, [r7, #0]
 800153e:	4413      	add	r3, r2
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	3301      	adds	r3, #1
 8001550:	6839      	ldr	r1, [r7, #0]
 8001552:	440b      	add	r3, r1
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	431a      	orrs	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	3302      	adds	r3, #2
 8001566:	6839      	ldr	r1, [r7, #0]
 8001568:	440b      	add	r3, r1
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	041b      	lsls	r3, r3, #16
 800156e:	431a      	orrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689a      	ldr	r2, [r3, #8]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	3303      	adds	r3, #3
 800157c:	6839      	ldr	r1, [r7, #0]
 800157e:	440b      	add	r3, r1
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	061b      	lsls	r3, r3, #24
 8001584:	431a      	orrs	r2, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3304      	adds	r3, #4
 800158e:	60fb      	str	r3, [r7, #12]
     return offset;
 8001590:	68fb      	ldr	r3, [r7, #12]
    }
 8001592:	4618      	mov	r0, r3
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <_ZN8std_msgs4Time7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Time"; };
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	4b02      	ldr	r3, [pc, #8]	@ (80015b0 <_ZN8std_msgs4Time7getTypeEv+0x14>)
 80015a6:	4618      	mov	r0, r3
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr
 80015b0:	0800e4fc 	.word	0x0800e4fc

080015b4 <_ZN8std_msgs4Time6getMD5Ev>:
    virtual const char * getMD5() override { return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	4b02      	ldr	r3, [pc, #8]	@ (80015c8 <_ZN8std_msgs4Time6getMD5Ev+0x14>)
 80015be:	4618      	mov	r0, r3
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bc80      	pop	{r7}
 80015c6:	4770      	bx	lr
 80015c8:	0800e50c 	.word	0x0800e50c

080015cc <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fefe 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 80015dc:	4a0b      	ldr	r2, [pc, #44]	@ (800160c <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	601a      	str	r2, [r3, #0]
      topic_id(0),
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	809a      	strh	r2, [r3, #4]
      topic_name(""),
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a09      	ldr	r2, [pc, #36]	@ (8001610 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80015ec:	609a      	str	r2, [r3, #8]
      message_type(""),
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a07      	ldr	r2, [pc, #28]	@ (8001610 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80015f2:	60da      	str	r2, [r3, #12]
      md5sum(""),
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	4a06      	ldr	r2, [pc, #24]	@ (8001610 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 80015f8:	611a      	str	r2, [r3, #16]
      buffer_size(0)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	615a      	str	r2, [r3, #20]
    {
    }
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	4618      	mov	r0, r3
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	0800e864 	.word	0x0800e864
 8001610:	0800e530 	.word	0x0800e530

08001614 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	8899      	ldrh	r1, [r3, #4]
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	683a      	ldr	r2, [r7, #0]
 800162a:	4413      	add	r3, r2
 800162c:	b2ca      	uxtb	r2, r1
 800162e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	889b      	ldrh	r3, [r3, #4]
 8001634:	0a1b      	lsrs	r3, r3, #8
 8001636:	b299      	uxth	r1, r3
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	3301      	adds	r3, #1
 800163c:	683a      	ldr	r2, [r7, #0]
 800163e:	4413      	add	r3, r2
 8001640:	b2ca      	uxtb	r2, r1
 8001642:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	3302      	adds	r3, #2
 8001648:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fd7e 	bl	8000150 <strlen>
 8001654:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	4413      	add	r3, r2
 800165c:	69b9      	ldr	r1, [r7, #24]
 800165e:	4618      	mov	r0, r3
 8001660:	f001 fc5e 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	3304      	adds	r3, #4
 8001668:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	683a      	ldr	r2, [r7, #0]
 800166e:	18d0      	adds	r0, r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4619      	mov	r1, r3
 8001678:	f00a ff07 	bl	800c48a <memcpy>
      offset += length_topic_name;
 800167c:	69fa      	ldr	r2, [r7, #28]
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	4413      	add	r3, r2
 8001682:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4618      	mov	r0, r3
 800168a:	f7fe fd61 	bl	8000150 <strlen>
 800168e:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	683a      	ldr	r2, [r7, #0]
 8001694:	4413      	add	r3, r2
 8001696:	6979      	ldr	r1, [r7, #20]
 8001698:	4618      	mov	r0, r3
 800169a:	f001 fc41 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	3304      	adds	r3, #4
 80016a2:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	18d0      	adds	r0, r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f00a feea 	bl	800c48a <memcpy>
      offset += length_message_type;
 80016b6:	69fa      	ldr	r2, [r7, #28]
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	4413      	add	r3, r2
 80016bc:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	691b      	ldr	r3, [r3, #16]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7fe fd44 	bl	8000150 <strlen>
 80016c8:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	4413      	add	r3, r2
 80016d0:	6939      	ldr	r1, [r7, #16]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f001 fc24 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	3304      	adds	r3, #4
 80016dc:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 80016de:	69fb      	ldr	r3, [r7, #28]
 80016e0:	683a      	ldr	r2, [r7, #0]
 80016e2:	18d0      	adds	r0, r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	691b      	ldr	r3, [r3, #16]
 80016e8:	693a      	ldr	r2, [r7, #16]
 80016ea:	4619      	mov	r1, r3
 80016ec:	f00a fecd 	bl	800c48a <memcpy>
      offset += length_md5sum;
 80016f0:	69fa      	ldr	r2, [r7, #28]
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	4413      	add	r3, r2
 80016f6:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 80016fe:	68f9      	ldr	r1, [r7, #12]
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	4413      	add	r3, r2
 8001706:	b2ca      	uxtb	r2, r1
 8001708:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	0a19      	lsrs	r1, r3, #8
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	3301      	adds	r3, #1
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	4413      	add	r3, r2
 8001716:	b2ca      	uxtb	r2, r1
 8001718:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	0c19      	lsrs	r1, r3, #16
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3302      	adds	r3, #2
 8001722:	683a      	ldr	r2, [r7, #0]
 8001724:	4413      	add	r3, r2
 8001726:	b2ca      	uxtb	r2, r1
 8001728:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	0e19      	lsrs	r1, r3, #24
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	3303      	adds	r3, #3
 8001732:	683a      	ldr	r2, [r7, #0]
 8001734:	4413      	add	r3, r2
 8001736:	b2ca      	uxtb	r2, r1
 8001738:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 800173a:	69fb      	ldr	r3, [r7, #28]
 800173c:	3304      	adds	r3, #4
 800173e:	61fb      	str	r3, [r7, #28]
      return offset;
 8001740:	69fb      	ldr	r3, [r7, #28]
    }
 8001742:	4618      	mov	r0, r3
 8001744:	3720      	adds	r7, #32
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 800174a:	b580      	push	{r7, lr}
 800174c:	b08a      	sub	sp, #40	@ 0x28
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
 8001752:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001754:	2300      	movs	r3, #0
 8001756:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 8001758:	69bb      	ldr	r3, [r7, #24]
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	4413      	add	r3, r2
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	461a      	mov	r2, r3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	889b      	ldrh	r3, [r3, #4]
 800176a:	b21a      	sxth	r2, r3
 800176c:	69bb      	ldr	r3, [r7, #24]
 800176e:	3301      	adds	r3, #1
 8001770:	6839      	ldr	r1, [r7, #0]
 8001772:	440b      	add	r3, r1
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	021b      	lsls	r3, r3, #8
 8001778:	b21b      	sxth	r3, r3
 800177a:	4313      	orrs	r3, r2
 800177c:	b21b      	sxth	r3, r3
 800177e:	b29a      	uxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8001784:	69bb      	ldr	r3, [r7, #24]
 8001786:	3302      	adds	r3, #2
 8001788:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800178a:	69bb      	ldr	r3, [r7, #24]
 800178c:	683a      	ldr	r2, [r7, #0]
 800178e:	441a      	add	r2, r3
 8001790:	f107 0314 	add.w	r3, r7, #20
 8001794:	4611      	mov	r1, r2
 8001796:	4618      	mov	r0, r3
 8001798:	f001 fbe0 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800179c:	69bb      	ldr	r3, [r7, #24]
 800179e:	3304      	adds	r3, #4
 80017a0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017a6:	e00b      	b.n	80017c0 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x76>
          inbuffer[k-1]=inbuffer[k];
 80017a8:	683a      	ldr	r2, [r7, #0]
 80017aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ac:	441a      	add	r2, r3
 80017ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b0:	3b01      	subs	r3, #1
 80017b2:	6839      	ldr	r1, [r7, #0]
 80017b4:	440b      	add	r3, r1
 80017b6:	7812      	ldrb	r2, [r2, #0]
 80017b8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 80017ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017bc:	3301      	adds	r3, #1
 80017be:	627b      	str	r3, [r7, #36]	@ 0x24
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	4413      	add	r3, r2
 80017c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017c8:	429a      	cmp	r2, r3
 80017ca:	d3ed      	bcc.n	80017a8 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5e>
      }
      inbuffer[offset+length_topic_name-1]=0;
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	4413      	add	r3, r2
 80017d2:	3b01      	subs	r3, #1
 80017d4:	683a      	ldr	r2, [r7, #0]
 80017d6:	4413      	add	r3, r2
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	3b01      	subs	r3, #1
 80017e0:	683a      	ldr	r2, [r7, #0]
 80017e2:	441a      	add	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	4413      	add	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 80017f0:	69bb      	ldr	r3, [r7, #24]
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	441a      	add	r2, r3
 80017f6:	f107 0310 	add.w	r3, r7, #16
 80017fa:	4611      	mov	r1, r2
 80017fc:	4618      	mov	r0, r3
 80017fe:	f001 fbad 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001802:	69bb      	ldr	r3, [r7, #24]
 8001804:	3304      	adds	r3, #4
 8001806:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	623b      	str	r3, [r7, #32]
 800180c:	e00b      	b.n	8001826 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xdc>
          inbuffer[k-1]=inbuffer[k];
 800180e:	683a      	ldr	r2, [r7, #0]
 8001810:	6a3b      	ldr	r3, [r7, #32]
 8001812:	441a      	add	r2, r3
 8001814:	6a3b      	ldr	r3, [r7, #32]
 8001816:	3b01      	subs	r3, #1
 8001818:	6839      	ldr	r1, [r7, #0]
 800181a:	440b      	add	r3, r1
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 8001820:	6a3b      	ldr	r3, [r7, #32]
 8001822:	3301      	adds	r3, #1
 8001824:	623b      	str	r3, [r7, #32]
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	4413      	add	r3, r2
 800182c:	6a3a      	ldr	r2, [r7, #32]
 800182e:	429a      	cmp	r2, r3
 8001830:	d3ed      	bcc.n	800180e <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc4>
      }
      inbuffer[offset+length_message_type-1]=0;
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	4413      	add	r3, r2
 8001838:	3b01      	subs	r3, #1
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	4413      	add	r3, r2
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	3b01      	subs	r3, #1
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	441a      	add	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	4413      	add	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	683a      	ldr	r2, [r7, #0]
 800185a:	441a      	add	r2, r3
 800185c:	f107 030c 	add.w	r3, r7, #12
 8001860:	4611      	mov	r1, r2
 8001862:	4618      	mov	r0, r3
 8001864:	f001 fb7a 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	3304      	adds	r3, #4
 800186c:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	61fb      	str	r3, [r7, #28]
 8001872:	e00b      	b.n	800188c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x142>
          inbuffer[k-1]=inbuffer[k];
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	441a      	add	r2, r3
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3b01      	subs	r3, #1
 800187e:	6839      	ldr	r1, [r7, #0]
 8001880:	440b      	add	r3, r1
 8001882:	7812      	ldrb	r2, [r2, #0]
 8001884:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3301      	adds	r3, #1
 800188a:	61fb      	str	r3, [r7, #28]
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4413      	add	r3, r2
 8001892:	69fa      	ldr	r2, [r7, #28]
 8001894:	429a      	cmp	r2, r3
 8001896:	d3ed      	bcc.n	8001874 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x12a>
      }
      inbuffer[offset+length_md5sum-1]=0;
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	4413      	add	r3, r2
 800189e:	3b01      	subs	r3, #1
 80018a0:	683a      	ldr	r2, [r7, #0]
 80018a2:	4413      	add	r3, r2
 80018a4:	2200      	movs	r2, #0
 80018a6:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	441a      	add	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4413      	add	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	6839      	ldr	r1, [r7, #0]
 80018c6:	440a      	add	r2, r1
 80018c8:	7812      	ldrb	r2, [r2, #0]
 80018ca:	4313      	orrs	r3, r2
 80018cc:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	69bb      	ldr	r3, [r7, #24]
 80018d2:	3301      	adds	r3, #1
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	440b      	add	r3, r1
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	021b      	lsls	r3, r3, #8
 80018dc:	4313      	orrs	r3, r2
 80018de:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	69bb      	ldr	r3, [r7, #24]
 80018e4:	3302      	adds	r3, #2
 80018e6:	6839      	ldr	r1, [r7, #0]
 80018e8:	440b      	add	r3, r1
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	041b      	lsls	r3, r3, #16
 80018ee:	4313      	orrs	r3, r2
 80018f0:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80018f2:	68ba      	ldr	r2, [r7, #8]
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	3303      	adds	r3, #3
 80018f8:	6839      	ldr	r1, [r7, #0]
 80018fa:	440b      	add	r3, r1
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	061b      	lsls	r3, r3, #24
 8001900:	4313      	orrs	r3, r2
 8001902:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8001904:	68ba      	ldr	r2, [r7, #8]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	3304      	adds	r3, #4
 800190e:	61bb      	str	r3, [r7, #24]
     return offset;
 8001910:	69bb      	ldr	r3, [r7, #24]
    }
 8001912:	4618      	mov	r0, r3
 8001914:	3728      	adds	r7, #40	@ 0x28
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    virtual const char * getType() override { return "rosserial_msgs/TopicInfo"; };
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	4b02      	ldr	r3, [pc, #8]	@ (8001930 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x14>)
 8001926:	4618      	mov	r0, r3
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	0800e534 	.word	0x0800e534

08001934 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    virtual const char * getMD5() override { return "0ad51f88fc44892f8c10684077646005"; };
 8001934:	b480      	push	{r7}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	4b02      	ldr	r3, [pc, #8]	@ (8001948 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x14>)
 800193e:	4618      	mov	r0, r3
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	0800e550 	.word	0x0800e550

0800194c <_ZN14rosserial_msgs3LogC1Ev>:
	};
	enum {
		FATAL = 4
	};

	Log() :
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
			level(0), msg("") {
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fd3e 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 800195c:	4a06      	ldr	r2, [pc, #24]	@ (8001978 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2200      	movs	r2, #0
 8001966:	711a      	strb	r2, [r3, #4]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	4a04      	ldr	r2, [pc, #16]	@ (800197c <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 800196c:	609a      	str	r2, [r3, #8]
	}
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4618      	mov	r0, r3
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	0800e84c 	.word	0x0800e84c
 800197c:	0800e530 	.word	0x0800e530

08001980 <_ZNK14rosserial_msgs3Log9serializeEPh>:

	virtual int serialize(unsigned char *outbuffer) const override
 8001980:	b580      	push	{r7, lr}
 8001982:	b084      	sub	sp, #16
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 800198a:	2300      	movs	r3, #0
 800198c:	60fb      	str	r3, [r7, #12]
		*(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	683a      	ldr	r2, [r7, #0]
 8001992:	4413      	add	r3, r2
 8001994:	687a      	ldr	r2, [r7, #4]
 8001996:	7912      	ldrb	r2, [r2, #4]
 8001998:	701a      	strb	r2, [r3, #0]
		offset += sizeof(this->level);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	3301      	adds	r3, #1
 800199e:	60fb      	str	r3, [r7, #12]
		uint32_t length_msg = strlen(this->msg);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7fe fbd3 	bl	8000150 <strlen>
 80019aa:	60b8      	str	r0, [r7, #8]
		varToArr(outbuffer + offset, length_msg);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	683a      	ldr	r2, [r7, #0]
 80019b0:	4413      	add	r3, r2
 80019b2:	68b9      	ldr	r1, [r7, #8]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f001 fab3 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
		offset += 4;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	3304      	adds	r3, #4
 80019be:	60fb      	str	r3, [r7, #12]
		memcpy(outbuffer + offset, this->msg, length_msg);
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	18d0      	adds	r0, r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	4619      	mov	r1, r3
 80019ce:	f00a fd5c 	bl	800c48a <memcpy>
		offset += length_msg;
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	4413      	add	r3, r2
 80019d8:	60fb      	str	r3, [r7, #12]
		return offset;
 80019da:	68fb      	ldr	r3, [r7, #12]
	}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <_ZN14rosserial_msgs3Log11deserializeEPh>:

	virtual int deserialize(unsigned char *inbuffer) override
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
		this->level = ((uint8_t) (*(inbuffer + offset)));
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	4413      	add	r3, r2
 80019f8:	781a      	ldrb	r2, [r3, #0]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	711a      	strb	r2, [r3, #4]
		offset += sizeof(this->level);
 80019fe:	693b      	ldr	r3, [r7, #16]
 8001a00:	3301      	adds	r3, #1
 8001a02:	613b      	str	r3, [r7, #16]
		uint32_t length_msg;
		arrToVar(length_msg, (inbuffer + offset));
 8001a04:	693b      	ldr	r3, [r7, #16]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	441a      	add	r2, r3
 8001a0a:	f107 030c 	add.w	r3, r7, #12
 8001a0e:	4611      	mov	r1, r2
 8001a10:	4618      	mov	r0, r3
 8001a12:	f001 faa3 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
		offset += 4;
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	3304      	adds	r3, #4
 8001a1a:	613b      	str	r3, [r7, #16]
		for (unsigned int k = offset; k < offset + length_msg; ++k) {
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e00b      	b.n	8001a3a <_ZN14rosserial_msgs3Log11deserializeEPh+0x56>
			inbuffer[k - 1] = inbuffer[k];
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	441a      	add	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	6839      	ldr	r1, [r7, #0]
 8001a2e:	440b      	add	r3, r1
 8001a30:	7812      	ldrb	r2, [r2, #0]
 8001a32:	701a      	strb	r2, [r3, #0]
		for (unsigned int k = offset; k < offset + length_msg; ++k) {
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	3301      	adds	r3, #1
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	4413      	add	r3, r2
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d3ed      	bcc.n	8001a22 <_ZN14rosserial_msgs3Log11deserializeEPh+0x3e>
		}
		inbuffer[offset + length_msg - 1] = 0;
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	4413      	add	r3, r2
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	683a      	ldr	r2, [r7, #0]
 8001a50:	4413      	add	r3, r2
 8001a52:	2200      	movs	r2, #0
 8001a54:	701a      	strb	r2, [r3, #0]
		this->msg = (char*) (inbuffer + offset - 1);
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	683a      	ldr	r2, [r7, #0]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	609a      	str	r2, [r3, #8]
		offset += length_msg;
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	4413      	add	r3, r2
 8001a68:	613b      	str	r3, [r7, #16]
		return offset;
 8001a6a:	693b      	ldr	r3, [r7, #16]
	}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	3718      	adds	r7, #24
 8001a70:	46bd      	mov	sp, r7
 8001a72:	bd80      	pop	{r7, pc}

08001a74 <_ZN14rosserial_msgs3Log7getTypeEv>:

	virtual const char* getType() override {
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
		return "rosserial_msgs/Log";
 8001a7c:	4b02      	ldr	r3, [pc, #8]	@ (8001a88 <_ZN14rosserial_msgs3Log7getTypeEv+0x14>)
	}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	370c      	adds	r7, #12
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	0800e574 	.word	0x0800e574

08001a8c <_ZN14rosserial_msgs3Log6getMD5Ev>:
	;
	virtual const char* getMD5() override {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
		return "11abd731c25933261cd6183bd12d6295";
 8001a94:	4b02      	ldr	r3, [pc, #8]	@ (8001aa0 <_ZN14rosserial_msgs3Log6getMD5Ev+0x14>)
	}
 8001a96:	4618      	mov	r0, r3
 8001a98:	370c      	adds	r7, #12
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr
 8001aa0:	0800e588 	.word	0x0800e588

08001aa4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
      ints_length(0), st_ints(), ints(nullptr),
      floats_length(0), st_floats(), floats(nullptr),
      strings_length(0), st_strings(), strings(nullptr)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff fc92 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 8001ab4:	4a11      	ldr	r2, [pc, #68]	@ (8001afc <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x58>)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	601a      	str	r2, [r3, #0]
      ints_length(0), st_ints(), ints(nullptr),
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2200      	movs	r2, #0
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	60da      	str	r2, [r3, #12]
      floats_length(0), st_floats(), floats(nullptr),
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	611a      	str	r2, [r3, #16]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f04f 0200 	mov.w	r2, #0
 8001ad8:	615a      	str	r2, [r3, #20]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
      strings_length(0), st_strings(), strings(nullptr)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	621a      	str	r2, [r3, #32]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	625a      	str	r2, [r3, #36]	@ 0x24
    {
    }
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	0800e834 	.word	0x0800e834

08001b00 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b08a      	sub	sp, #40	@ 0x28
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	627b      	str	r3, [r7, #36]	@ 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6859      	ldr	r1, [r3, #4]
 8001b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b14:	683a      	ldr	r2, [r7, #0]
 8001b16:	4413      	add	r3, r2
 8001b18:	b2ca      	uxtb	r2, r1
 8001b1a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	0a19      	lsrs	r1, r3, #8
 8001b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b24:	3301      	adds	r3, #1
 8001b26:	683a      	ldr	r2, [r7, #0]
 8001b28:	4413      	add	r3, r2
 8001b2a:	b2ca      	uxtb	r2, r1
 8001b2c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	0c19      	lsrs	r1, r3, #16
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	3302      	adds	r3, #2
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	b2ca      	uxtb	r2, r1
 8001b3e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	0e19      	lsrs	r1, r3, #24
 8001b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b48:	3303      	adds	r3, #3
 8001b4a:	683a      	ldr	r2, [r7, #0]
 8001b4c:	4413      	add	r3, r2
 8001b4e:	b2ca      	uxtb	r2, r1
 8001b50:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	3304      	adds	r3, #4
 8001b56:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8001b58:	2300      	movs	r3, #0
 8001b5a:	623b      	str	r3, [r7, #32]
 8001b5c:	e02a      	b.n	8001bb4 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xb4>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68da      	ldr	r2, [r3, #12]
 8001b62:	6a3b      	ldr	r3, [r7, #32]
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8001b6c:	6939      	ldr	r1, [r7, #16]
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	4413      	add	r3, r2
 8001b74:	b2ca      	uxtb	r2, r1
 8001b76:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	0a19      	lsrs	r1, r3, #8
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7e:	3301      	adds	r3, #1
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	4413      	add	r3, r2
 8001b84:	b2ca      	uxtb	r2, r1
 8001b86:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	0c19      	lsrs	r1, r3, #16
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	3302      	adds	r3, #2
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	b2ca      	uxtb	r2, r1
 8001b96:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	0e19      	lsrs	r1, r3, #24
 8001b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b9e:	3303      	adds	r3, #3
 8001ba0:	683a      	ldr	r2, [r7, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b2ca      	uxtb	r2, r1
 8001ba6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001baa:	3304      	adds	r3, #4
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8001bae:	6a3b      	ldr	r3, [r7, #32]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	623b      	str	r3, [r7, #32]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	6a3a      	ldr	r2, [r7, #32]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d3cf      	bcc.n	8001b5e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	6919      	ldr	r1, [r3, #16]
 8001bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc4:	683a      	ldr	r2, [r7, #0]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	b2ca      	uxtb	r2, r1
 8001bca:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	0a19      	lsrs	r1, r3, #8
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	683a      	ldr	r2, [r7, #0]
 8001bd8:	4413      	add	r3, r2
 8001bda:	b2ca      	uxtb	r2, r1
 8001bdc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	691b      	ldr	r3, [r3, #16]
 8001be2:	0c19      	lsrs	r1, r3, #16
 8001be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be6:	3302      	adds	r3, #2
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	4413      	add	r3, r2
 8001bec:	b2ca      	uxtb	r2, r1
 8001bee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	691b      	ldr	r3, [r3, #16]
 8001bf4:	0e19      	lsrs	r1, r3, #24
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	3303      	adds	r3, #3
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	b2ca      	uxtb	r2, r1
 8001c00:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8001c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c04:	3304      	adds	r3, #4
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61fb      	str	r3, [r7, #28]
 8001c0c:	e02a      	b.n	8001c64 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x164>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699a      	ldr	r2, [r3, #24]
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8001c1c:	68f9      	ldr	r1, [r7, #12]
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	4413      	add	r3, r2
 8001c24:	b2ca      	uxtb	r2, r1
 8001c26:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	0a19      	lsrs	r1, r3, #8
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	3301      	adds	r3, #1
 8001c30:	683a      	ldr	r2, [r7, #0]
 8001c32:	4413      	add	r3, r2
 8001c34:	b2ca      	uxtb	r2, r1
 8001c36:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	0c19      	lsrs	r1, r3, #16
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3e:	3302      	adds	r3, #2
 8001c40:	683a      	ldr	r2, [r7, #0]
 8001c42:	4413      	add	r3, r2
 8001c44:	b2ca      	uxtb	r2, r1
 8001c46:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	0e19      	lsrs	r1, r3, #24
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4e:	3303      	adds	r3, #3
 8001c50:	683a      	ldr	r2, [r7, #0]
 8001c52:	4413      	add	r3, r2
 8001c54:	b2ca      	uxtb	r2, r1
 8001c56:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8001c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5a:	3304      	adds	r3, #4
 8001c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	3301      	adds	r3, #1
 8001c62:	61fb      	str	r3, [r7, #28]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	69fa      	ldr	r2, [r7, #28]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d3cf      	bcc.n	8001c0e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10e>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	69d9      	ldr	r1, [r3, #28]
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	b2ca      	uxtb	r2, r1
 8001c7a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69db      	ldr	r3, [r3, #28]
 8001c80:	0a19      	lsrs	r1, r3, #8
 8001c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c84:	3301      	adds	r3, #1
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b2ca      	uxtb	r2, r1
 8001c8c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	69db      	ldr	r3, [r3, #28]
 8001c92:	0c19      	lsrs	r1, r3, #16
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	3302      	adds	r3, #2
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	b2ca      	uxtb	r2, r1
 8001c9e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
 8001ca4:	0e19      	lsrs	r1, r3, #24
 8001ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca8:	3303      	adds	r3, #3
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	4413      	add	r3, r2
 8001cae:	b2ca      	uxtb	r2, r1
 8001cb0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001cb8:	2300      	movs	r3, #0
 8001cba:	61bb      	str	r3, [r7, #24]
 8001cbc:	e027      	b.n	8001d0e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x20e>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	4413      	add	r3, r2
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7fe fa40 	bl	8000150 <strlen>
 8001cd0:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	4413      	add	r3, r2
 8001cd8:	6979      	ldr	r1, [r7, #20]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f001 f920 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8001ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	627b      	str	r3, [r7, #36]	@ 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	18d0      	adds	r0, r2, r3
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001cf0:	69bb      	ldr	r3, [r7, #24]
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4413      	add	r3, r2
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	4619      	mov	r1, r3
 8001cfc:	f00a fbc5 	bl	800c48a <memcpy>
      offset += length_stringsi;
 8001d00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	4413      	add	r3, r2
 8001d06:	627b      	str	r3, [r7, #36]	@ 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	61bb      	str	r3, [r7, #24]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	69db      	ldr	r3, [r3, #28]
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d3d2      	bcc.n	8001cbe <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1be>
      }
      return offset;
 8001d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3728      	adds	r7, #40	@ 0x28
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b08e      	sub	sp, #56	@ 0x38
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
 8001d2a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	637b      	str	r3, [r7, #52]	@ 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	4413      	add	r3, r2
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	4413      	add	r3, r2
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	021b      	lsls	r3, r3, #8
 8001d46:	6a3a      	ldr	r2, [r7, #32]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d4e:	3302      	adds	r3, #2
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	4413      	add	r3, r2
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	041b      	lsls	r3, r3, #16
 8001d58:	6a3a      	ldr	r2, [r7, #32]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001d5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d60:	3303      	adds	r3, #3
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	4413      	add	r3, r2
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	061b      	lsls	r3, r3, #24
 8001d6a:	6a3a      	ldr	r2, [r7, #32]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8001d70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d72:	3304      	adds	r3, #4
 8001d74:	637b      	str	r3, [r7, #52]	@ 0x34
      if(ints_lengthT > ints_length)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	6a3a      	ldr	r2, [r7, #32]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d90a      	bls.n	8001d96 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68da      	ldr	r2, [r3, #12]
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4610      	mov	r0, r2
 8001d8c:	f009 fd38 	bl	800b800 <realloc>
 8001d90:	4602      	mov	r2, r0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6a3a      	ldr	r2, [r7, #32]
 8001d9a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	633b      	str	r3, [r7, #48]	@ 0x30
 8001da0:	e035      	b.n	8001e0e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xec>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001daa:	6839      	ldr	r1, [r7, #0]
 8001dac:	440a      	add	r2, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db8:	3301      	adds	r3, #1
 8001dba:	6839      	ldr	r1, [r7, #0]
 8001dbc:	440b      	add	r3, r1
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	021b      	lsls	r3, r3, #8
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001dc6:	697a      	ldr	r2, [r7, #20]
 8001dc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001dca:	3302      	adds	r3, #2
 8001dcc:	6839      	ldr	r1, [r7, #0]
 8001dce:	440b      	add	r3, r1
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	041b      	lsls	r3, r3, #16
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001dd8:	697a      	ldr	r2, [r7, #20]
 8001dda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ddc:	3303      	adds	r3, #3
 8001dde:	6839      	ldr	r1, [r7, #0]
 8001de0:	440b      	add	r3, r1
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	061b      	lsls	r3, r3, #24
 8001de6:	4313      	orrs	r3, r2
 8001de8:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8001dea:	697a      	ldr	r2, [r7, #20]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8001df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001df2:	3304      	adds	r3, #4
 8001df4:	637b      	str	r3, [r7, #52]	@ 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	68da      	ldr	r2, [r3, #12]
 8001dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	4413      	add	r3, r2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	3208      	adds	r2, #8
 8001e04:	6812      	ldr	r2, [r2, #0]
 8001e06:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8001e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d3c4      	bcc.n	8001da2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x80>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001e18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e1a:	683a      	ldr	r2, [r7, #0]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e24:	3301      	adds	r3, #1
 8001e26:	683a      	ldr	r2, [r7, #0]
 8001e28:	4413      	add	r3, r2
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	69fa      	ldr	r2, [r7, #28]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001e34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e36:	3302      	adds	r3, #2
 8001e38:	683a      	ldr	r2, [r7, #0]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	041b      	lsls	r3, r3, #16
 8001e40:	69fa      	ldr	r2, [r7, #28]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e48:	3303      	adds	r3, #3
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	061b      	lsls	r3, r3, #24
 8001e52:	69fa      	ldr	r2, [r7, #28]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8001e58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(floats_lengthT > floats_length)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d90a      	bls.n	8001e7e <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	699a      	ldr	r2, [r3, #24]
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4619      	mov	r1, r3
 8001e72:	4610      	mov	r0, r2
 8001e74:	f009 fcc4 	bl	800b800 <realloc>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	69fa      	ldr	r2, [r7, #28]
 8001e82:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8001e84:	2300      	movs	r3, #0
 8001e86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e88:	e035      	b.n	8001ef6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1d4>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001e92:	6839      	ldr	r1, [r7, #0]
 8001e94:	440a      	add	r2, r1
 8001e96:	7812      	ldrb	r2, [r2, #0]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8001e9c:	693a      	ldr	r2, [r7, #16]
 8001e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	6839      	ldr	r1, [r7, #0]
 8001ea4:	440b      	add	r3, r1
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	021b      	lsls	r3, r3, #8
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eb2:	3302      	adds	r3, #2
 8001eb4:	6839      	ldr	r1, [r7, #0]
 8001eb6:	440b      	add	r3, r1
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	041b      	lsls	r3, r3, #16
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8001ec0:	693a      	ldr	r2, [r7, #16]
 8001ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ec4:	3303      	adds	r3, #3
 8001ec6:	6839      	ldr	r1, [r7, #0]
 8001ec8:	440b      	add	r3, r1
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	061b      	lsls	r3, r3, #24
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8001ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eda:	3304      	adds	r3, #4
 8001edc:	637b      	str	r3, [r7, #52]	@ 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	699a      	ldr	r2, [r3, #24]
 8001ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	3214      	adds	r2, #20
 8001eec:	6812      	ldr	r2, [r2, #0]
 8001eee:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8001ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d3c4      	bcc.n	8001e8a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x168>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8001f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	4413      	add	r3, r2
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8001f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	4413      	add	r3, r2
 8001f12:	781b      	ldrb	r3, [r3, #0]
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	69ba      	ldr	r2, [r7, #24]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8001f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f1e:	3302      	adds	r3, #2
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	4413      	add	r3, r2
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	041b      	lsls	r3, r3, #16
 8001f28:	69ba      	ldr	r2, [r7, #24]
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8001f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f30:	3303      	adds	r3, #3
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	4413      	add	r3, r2
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	061b      	lsls	r3, r3, #24
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8001f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f42:	3304      	adds	r3, #4
 8001f44:	637b      	str	r3, [r7, #52]	@ 0x34
      if(strings_lengthT > strings_length)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d90a      	bls.n	8001f66 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f009 fc50 	bl	800b800 <realloc>
 8001f60:	4602      	mov	r2, r0
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	625a      	str	r2, [r3, #36]	@ 0x24
      strings_length = strings_lengthT;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f70:	e03e      	b.n	8001ff0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2ce>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8001f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f74:	683a      	ldr	r2, [r7, #0]
 8001f76:	441a      	add	r2, r3
 8001f78:	f107 030c 	add.w	r3, r7, #12
 8001f7c:	4611      	mov	r1, r2
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 ffec 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8001f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f86:	3304      	adds	r3, #4
 8001f88:	637b      	str	r3, [r7, #52]	@ 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f8e:	e00b      	b.n	8001fa8 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x286>
          inbuffer[k-1]=inbuffer[k];
 8001f90:	683a      	ldr	r2, [r7, #0]
 8001f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f94:	441a      	add	r2, r3
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	6839      	ldr	r1, [r7, #0]
 8001f9c:	440b      	add	r3, r1
 8001f9e:	7812      	ldrb	r2, [r2, #0]
 8001fa0:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fa8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	4413      	add	r3, r2
 8001fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d3ed      	bcc.n	8001f90 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x26e>
      }
      inbuffer[offset+length_st_strings-1]=0;
 8001fb4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	4413      	add	r3, r2
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 8001fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc6:	3b01      	subs	r3, #1
 8001fc8:	683a      	ldr	r2, [r7, #0]
 8001fca:	441a      	add	r2, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8001fd0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	637b      	str	r3, [r7, #52]	@ 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	3220      	adds	r2, #32
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8001fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fec:	3301      	adds	r3, #1
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d3bb      	bcc.n	8001f72 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x250>
      }
     return offset;
 8001ffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3738      	adds	r7, #56	@ 0x38
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    virtual const char * getType() override { return REQUESTPARAM; };
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	4b02      	ldr	r3, [pc, #8]	@ (8002018 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x14>)
 800200e:	4618      	mov	r0, r3
 8002010:	370c      	adds	r7, #12
 8002012:	46bd      	mov	sp, r7
 8002014:	bc80      	pop	{r7}
 8002016:	4770      	bx	lr
 8002018:	0800e758 	.word	0x0800e758

0800201c <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    virtual const char * getMD5() override { return "9f0e98bda65981986ddf53afa7a40e49"; };
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	4b02      	ldr	r3, [pc, #8]	@ (8002030 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x14>)
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr
 8002030:	0800e5ac 	.word	0x0800e5ac

08002034 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
 8002040:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	601a      	str	r2, [r3, #0]
    msg_(msg),
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	605a      	str	r2, [r3, #4]
    endpoint_(endpoint) {};
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	611a      	str	r2, [r3, #16]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	bc80      	pop	{r7}
 800205e:	4770      	bx	lr

08002060 <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68d8      	ldr	r0, [r3, #12]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	687a      	ldr	r2, [r7, #4]
 8002078:	6891      	ldr	r1, [r2, #8]
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	4798      	blx	r3
 800207e:	4603      	mov	r3, r0
  };
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691b      	ldr	r3, [r3, #16]
  }
 8002094:	4618      	mov	r0, r3
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	bc80      	pop	{r7}
 800209c:	4770      	bx	lr

0800209e <_ZN13STM32Hardware10getRdmaIndEv>:
    UART_HandleTypeDef *huart;

    const static uint16_t rbuflen = 512;
    uint8_t rbuf[rbuflen];
    uint32_t rind;
    inline uint32_t getRdmaInd(void){ return (rbuflen - __HAL_DMA_GET_COUNTER(huart->hdmarx)) & (rbuflen - 1); }
 800209e:	b480      	push	{r7}
 80020a0:	b083      	sub	sp, #12
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	6078      	str	r0, [r7, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80020b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b8:	4618      	mov	r0, r3
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	bc80      	pop	{r7}
 80020c0:	4770      	bx	lr
	...

080020c4 <_ZN13STM32HardwareC1Ev>:
    const static uint16_t tbuflen = 512;
    uint8_t tbuf[tbuflen];
    uint32_t twind, tfind;

  public:
    STM32Hardware():
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
      huart(&huart1), rind(0), twind(0), tfind(0){
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a0a      	ldr	r2, [pc, #40]	@ (80020f8 <_ZN13STM32HardwareC1Ev+0x34>)
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2200      	movs	r2, #0
 80020e6:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
    }
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20001684 	.word	0x20001684

080020fc <_ZN13STM32Hardware4initEv>:

    STM32Hardware(UART_HandleTypeDef *huart_):
      huart(huart_), rind(0), twind(0), tfind(0){
    }
  
    void init(){
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
      reset_rbuf();
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f804 	bl	8002112 <_ZN13STM32Hardware10reset_rbufEv>
    }
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <_ZN13STM32Hardware10reset_rbufEv>:

    void reset_rbuf(void){
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
      HAL_UART_Receive_DMA(huart, rbuf, rbuflen);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6818      	ldr	r0, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3304      	adds	r3, #4
 8002122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002126:	4619      	mov	r1, r3
 8002128:	f004 fb2e 	bl	8006788 <HAL_UART_Receive_DMA>
    }
 800212c:	bf00      	nop
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <_ZN13STM32Hardware4readEv>:

    int read(){
 8002134:	b590      	push	{r4, r7, lr}
 8002136:	b085      	sub	sp, #20
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
      int c = -1;
 800213c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002140:	60fb      	str	r3, [r7, #12]
      if(rind != getRdmaInd()){
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f8d3 4204 	ldr.w	r4, [r3, #516]	@ 0x204
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7ff ffa8 	bl	800209e <_ZN13STM32Hardware10getRdmaIndEv>
 800214e:	4603      	mov	r3, r0
 8002150:	429c      	cmp	r4, r3
 8002152:	bf14      	ite	ne
 8002154:	2301      	movne	r3, #1
 8002156:	2300      	moveq	r3, #0
 8002158:	b2db      	uxtb	r3, r3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d012      	beq.n	8002184 <_ZN13STM32Hardware4readEv+0x50>
        c = rbuf[rind++];
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002164:	1c59      	adds	r1, r3, #1
 8002166:	687a      	ldr	r2, [r7, #4]
 8002168:	f8c2 1204 	str.w	r1, [r2, #516]	@ 0x204
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	4413      	add	r3, r2
 8002170:	791b      	ldrb	r3, [r3, #4]
 8002172:	60fb      	str	r3, [r7, #12]
        rind &= rbuflen - 1;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800217a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
      }
      return c;
 8002184:	68fb      	ldr	r3, [r7, #12]
    }
 8002186:	4618      	mov	r0, r3
 8002188:	3714      	adds	r7, #20
 800218a:	46bd      	mov	sp, r7
 800218c:	bd90      	pop	{r4, r7, pc}
	...

08002190 <_ZN13STM32Hardware5flushEv>:

    void flush(void){
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
      static bool mutex = false;

      if((huart->gState == HAL_UART_STATE_READY) && !mutex){
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b20      	cmp	r3, #32
 80021a4:	d108      	bne.n	80021b8 <_ZN13STM32Hardware5flushEv+0x28>
 80021a6:	4b28      	ldr	r3, [pc, #160]	@ (8002248 <_ZN13STM32Hardware5flushEv+0xb8>)
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	f083 0301 	eor.w	r3, r3, #1
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <_ZN13STM32Hardware5flushEv+0x28>
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <_ZN13STM32Hardware5flushEv+0x2a>
 80021b8:	2300      	movs	r3, #0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d03f      	beq.n	800223e <_ZN13STM32Hardware5flushEv+0xae>
        mutex = true;
 80021be:	4b22      	ldr	r3, [pc, #136]	@ (8002248 <_ZN13STM32Hardware5flushEv+0xb8>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	701a      	strb	r2, [r3, #0]

        if(twind != tfind){
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d031      	beq.n	8002238 <_ZN13STM32Hardware5flushEv+0xa8>
            uint16_t len = tfind < twind ? twind - tfind : tbuflen - tfind;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f8d3 240c 	ldr.w	r2, [r3, #1036]	@ 0x40c
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d20a      	bcs.n	80021fa <_ZN13STM32Hardware5flushEv+0x6a>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	e006      	b.n	8002208 <_ZN13STM32Hardware5flushEv+0x78>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8002200:	b29b      	uxth	r3, r3
 8002202:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8002206:	b29b      	uxth	r3, r3
 8002208:	81fb      	strh	r3, [r7, #14]
            HAL_UART_Transmit_DMA(huart, &(tbuf[tfind]), len);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6818      	ldr	r0, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8002214:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	4413      	add	r3, r2
 800221c:	89fa      	ldrh	r2, [r7, #14]
 800221e:	4619      	mov	r1, r3
 8002220:	f004 fa42 	bl	80066a8 <HAL_UART_Transmit_DMA>
            tfind = (tfind + len) & (tbuflen - 1);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f8d3 240c 	ldr.w	r2, [r3, #1036]	@ 0x40c
 800222a:	89fb      	ldrh	r3, [r7, #14]
 800222c:	4413      	add	r3, r2
 800222e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	f8c3 240c 	str.w	r2, [r3, #1036]	@ 0x40c
        }
        mutex = false;
 8002238:	4b03      	ldr	r3, [pc, #12]	@ (8002248 <_ZN13STM32Hardware5flushEv+0xb8>)
 800223a:	2200      	movs	r2, #0
 800223c:	701a      	strb	r2, [r3, #0]
      }
    }
 800223e:	bf00      	nop
 8002240:	3710      	adds	r7, #16
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000b48 	.word	0x20000b48

0800224c <_ZN13STM32Hardware5writeEPhi>:

    void write(uint8_t* data, int length){
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
      uint16_t n = length;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	b29b      	uxth	r3, r3
 800225c:	82bb      	strh	r3, [r7, #20]
      n = n <= tbuflen ? n : tbuflen;
 800225e:	8abb      	ldrh	r3, [r7, #20]
 8002260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002264:	d803      	bhi.n	800226e <_ZN13STM32Hardware5writeEPhi+0x22>
 8002266:	f107 0314 	add.w	r3, r7, #20
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	e001      	b.n	8002272 <_ZN13STM32Hardware5writeEPhi+0x26>
 800226e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002272:	82bb      	strh	r3, [r7, #20]

      uint16_t n_tail = n <= (tbuflen - twind) ? n : tbuflen - twind;
 8002274:	8abb      	ldrh	r3, [r7, #20]
 8002276:	461a      	mov	r2, r3
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 800227e:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8002282:	4293      	cmp	r3, r2
 8002284:	bf28      	it	cs
 8002286:	4613      	movcs	r3, r2
 8002288:	82fb      	strh	r3, [r7, #22]
      memcpy(&(tbuf[twind]), data, n_tail);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8002290:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	8afa      	ldrh	r2, [r7, #22]
 800229a:	68b9      	ldr	r1, [r7, #8]
 800229c:	4618      	mov	r0, r3
 800229e:	f00a f8f4 	bl	800c48a <memcpy>
      twind = (twind + n) & (tbuflen - 1);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80022a8:	8aba      	ldrh	r2, [r7, #20]
 80022aa:	4413      	add	r3, r2
 80022ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

      if(n != n_tail){
 80022b6:	8abb      	ldrh	r3, [r7, #20]
 80022b8:	8afa      	ldrh	r2, [r7, #22]
 80022ba:	429a      	cmp	r2, r3
 80022bc:	d00c      	beq.n	80022d8 <_ZN13STM32Hardware5writeEPhi+0x8c>
        memcpy(tbuf, &(data[n_tail]), n - n_tail);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f503 7002 	add.w	r0, r3, #520	@ 0x208
 80022c4:	8afb      	ldrh	r3, [r7, #22]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	18d1      	adds	r1, r2, r3
 80022ca:	8abb      	ldrh	r3, [r7, #20]
 80022cc:	461a      	mov	r2, r3
 80022ce:	8afb      	ldrh	r3, [r7, #22]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	461a      	mov	r2, r3
 80022d4:	f00a f8d9 	bl	800c48a <memcpy>
      }

      flush();
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f7ff ff59 	bl	8002190 <_ZN13STM32Hardware5flushEv>
    }
 80022de:	bf00      	nop
 80022e0:	3718      	adds	r7, #24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}

080022e6 <_ZN13STM32Hardware4timeEv>:

    unsigned long time(){ return HAL_GetTick();; }
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b082      	sub	sp, #8
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	f002 f8eb 	bl	80044c8 <HAL_GetTick>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4618      	mov	r0, r3
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <_ZN8std_msgs6StringC1Ev>:
class String: public ros::Msg {
public:
	typedef const char *_data_type;
	_data_type data;

	String() :
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
			data("") {
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff f866 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 800230c:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <_ZN8std_msgs6StringC1Ev+0x28>)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	601a      	str	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a04      	ldr	r2, [pc, #16]	@ (8002328 <_ZN8std_msgs6StringC1Ev+0x2c>)
 8002316:	605a      	str	r2, [r3, #4]
	}
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	0800e7f0 	.word	0x0800e7f0
 8002328:	0800e530 	.word	0x0800e530

0800232c <_ZNK8std_msgs6String9serializeEPh>:

	virtual int serialize(unsigned char *outbuffer) const override
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	60fb      	str	r3, [r7, #12]
		uint32_t length_data = strlen(this->data);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	4618      	mov	r0, r3
 8002340:	f7fd ff06 	bl	8000150 <strlen>
 8002344:	60b8      	str	r0, [r7, #8]
		varToArr(outbuffer + offset, length_data);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	4413      	add	r3, r2
 800234c:	68b9      	ldr	r1, [r7, #8]
 800234e:	4618      	mov	r0, r3
 8002350:	f000 fde6 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
		offset += 4;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	3304      	adds	r3, #4
 8002358:	60fb      	str	r3, [r7, #12]
		memcpy(outbuffer + offset, this->data, length_data);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	683a      	ldr	r2, [r7, #0]
 800235e:	18d0      	adds	r0, r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	68ba      	ldr	r2, [r7, #8]
 8002366:	4619      	mov	r1, r3
 8002368:	f00a f88f 	bl	800c48a <memcpy>
		offset += length_data;
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	4413      	add	r3, r2
 8002372:	60fb      	str	r3, [r7, #12]
		return offset;
 8002374:	68fb      	ldr	r3, [r7, #12]
	}
 8002376:	4618      	mov	r0, r3
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <_ZN8std_msgs6String11deserializeEPh>:

	virtual int deserialize(unsigned char *inbuffer) override
 800237e:	b580      	push	{r7, lr}
 8002380:	b086      	sub	sp, #24
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
 8002386:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	613b      	str	r3, [r7, #16]
		uint32_t length_data;
		arrToVar(length_data, (inbuffer + offset));
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	441a      	add	r2, r3
 8002392:	f107 030c 	add.w	r3, r7, #12
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f000 fddf 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
		offset += 4;
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	3304      	adds	r3, #4
 80023a2:	613b      	str	r3, [r7, #16]
		for (unsigned int k = offset; k < offset + length_data; ++k) {
 80023a4:	693b      	ldr	r3, [r7, #16]
 80023a6:	617b      	str	r3, [r7, #20]
 80023a8:	e00b      	b.n	80023c2 <_ZN8std_msgs6String11deserializeEPh+0x44>
			inbuffer[k - 1] = inbuffer[k];
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	441a      	add	r2, r3
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6839      	ldr	r1, [r7, #0]
 80023b6:	440b      	add	r3, r1
 80023b8:	7812      	ldrb	r2, [r2, #0]
 80023ba:	701a      	strb	r2, [r3, #0]
		for (unsigned int k = offset; k < offset + length_data; ++k) {
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	3301      	adds	r3, #1
 80023c0:	617b      	str	r3, [r7, #20]
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4413      	add	r3, r2
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d3ed      	bcc.n	80023aa <_ZN8std_msgs6String11deserializeEPh+0x2c>
		}
		inbuffer[offset + length_data - 1] = 0;
 80023ce:	693a      	ldr	r2, [r7, #16]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4413      	add	r3, r2
 80023d4:	3b01      	subs	r3, #1
 80023d6:	683a      	ldr	r2, [r7, #0]
 80023d8:	4413      	add	r3, r2
 80023da:	2200      	movs	r2, #0
 80023dc:	701a      	strb	r2, [r3, #0]
		this->data = (char*) (inbuffer + offset - 1);
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	3b01      	subs	r3, #1
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	441a      	add	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	605a      	str	r2, [r3, #4]
		offset += length_data;
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4413      	add	r3, r2
 80023f0:	613b      	str	r3, [r7, #16]
		return offset;
 80023f2:	693b      	ldr	r3, [r7, #16]
	}
 80023f4:	4618      	mov	r0, r3
 80023f6:	3718      	adds	r7, #24
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}

080023fc <_ZN8std_msgs6String7getTypeEv>:

	virtual const char* getType() override {
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
		return "std_msgs/String";
 8002404:	4b02      	ldr	r3, [pc, #8]	@ (8002410 <_ZN8std_msgs6String7getTypeEv+0x14>)
	}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	0800e5d0 	.word	0x0800e5d0

08002414 <_ZN8std_msgs6String6getMD5Ev>:
	;
	virtual const char* getMD5() override {
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
		return "992ce8a1687cec8c8bd883ec73ca41d1";
 800241c:	4b02      	ldr	r3, [pc, #8]	@ (8002428 <_ZN8std_msgs6String6getMD5Ev+0x14>)
	}
 800241e:	4618      	mov	r0, r3
 8002420:	370c      	adds	r7, #12
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr
 8002428:	0800e5e0 	.word	0x0800e5e0

0800242c <_ZN8std_msgs19MultiArrayDimensionC1Ev>:
	typedef uint32_t _size_type;
	_size_type size;
	typedef uint32_t _stride_type;
	_stride_type stride;

	MultiArrayDimension() :
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
			label(""), size(0), stride(0) {
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4618      	mov	r0, r3
 8002438:	f7fe ffce 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 800243c:	4a08      	ldr	r2, [pc, #32]	@ (8002460 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x34>)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <_ZN8std_msgs19MultiArrayDimensionC1Ev+0x38>)
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	609a      	str	r2, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	60da      	str	r2, [r3, #12]
	}
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	0800e7d8 	.word	0x0800e7d8
 8002464:	0800e530 	.word	0x0800e530

08002468 <_ZNK8std_msgs19MultiArrayDimension9serializeEPh>:

	virtual int serialize(unsigned char *outbuffer) const override
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 8002472:	2300      	movs	r3, #0
 8002474:	60fb      	str	r3, [r7, #12]
		uint32_t length_label = strlen(this->label);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	f7fd fe68 	bl	8000150 <strlen>
 8002480:	60b8      	str	r0, [r7, #8]
		varToArr(outbuffer + offset, length_label);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	4413      	add	r3, r2
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	4618      	mov	r0, r3
 800248c:	f000 fd48 	bl	8002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
		offset += 4;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3304      	adds	r3, #4
 8002494:	60fb      	str	r3, [r7, #12]
		memcpy(outbuffer + offset, this->label, length_label);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	683a      	ldr	r2, [r7, #0]
 800249a:	18d0      	adds	r0, r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	68ba      	ldr	r2, [r7, #8]
 80024a2:	4619      	mov	r1, r3
 80024a4:	f009 fff1 	bl	800c48a <memcpy>
		offset += length_label;
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	4413      	add	r3, r2
 80024ae:	60fb      	str	r3, [r7, #12]
		*(outbuffer + offset + 0) = (this->size >> (8 * 0)) & 0xFF;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6899      	ldr	r1, [r3, #8]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	4413      	add	r3, r2
 80024ba:	b2ca      	uxtb	r2, r1
 80024bc:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 1) = (this->size >> (8 * 1)) & 0xFF;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	0a19      	lsrs	r1, r3, #8
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	3301      	adds	r3, #1
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	4413      	add	r3, r2
 80024cc:	b2ca      	uxtb	r2, r1
 80024ce:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 2) = (this->size >> (8 * 2)) & 0xFF;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	0c19      	lsrs	r1, r3, #16
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	3302      	adds	r3, #2
 80024da:	683a      	ldr	r2, [r7, #0]
 80024dc:	4413      	add	r3, r2
 80024de:	b2ca      	uxtb	r2, r1
 80024e0:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 3) = (this->size >> (8 * 3)) & 0xFF;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	0e19      	lsrs	r1, r3, #24
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	3303      	adds	r3, #3
 80024ec:	683a      	ldr	r2, [r7, #0]
 80024ee:	4413      	add	r3, r2
 80024f0:	b2ca      	uxtb	r2, r1
 80024f2:	701a      	strb	r2, [r3, #0]
		offset += sizeof(this->size);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	3304      	adds	r3, #4
 80024f8:	60fb      	str	r3, [r7, #12]
		*(outbuffer + offset + 0) = (this->stride >> (8 * 0)) & 0xFF;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68d9      	ldr	r1, [r3, #12]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	683a      	ldr	r2, [r7, #0]
 8002502:	4413      	add	r3, r2
 8002504:	b2ca      	uxtb	r2, r1
 8002506:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 1) = (this->stride >> (8 * 1)) & 0xFF;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	0a19      	lsrs	r1, r3, #8
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	3301      	adds	r3, #1
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	4413      	add	r3, r2
 8002516:	b2ca      	uxtb	r2, r1
 8002518:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 2) = (this->stride >> (8 * 2)) & 0xFF;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	0c19      	lsrs	r1, r3, #16
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	3302      	adds	r3, #2
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	4413      	add	r3, r2
 8002528:	b2ca      	uxtb	r2, r1
 800252a:	701a      	strb	r2, [r3, #0]
		*(outbuffer + offset + 3) = (this->stride >> (8 * 3)) & 0xFF;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	0e19      	lsrs	r1, r3, #24
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	3303      	adds	r3, #3
 8002536:	683a      	ldr	r2, [r7, #0]
 8002538:	4413      	add	r3, r2
 800253a:	b2ca      	uxtb	r2, r1
 800253c:	701a      	strb	r2, [r3, #0]
		offset += sizeof(this->stride);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	3304      	adds	r3, #4
 8002542:	60fb      	str	r3, [r7, #12]
		return offset;
 8002544:	68fb      	ldr	r3, [r7, #12]
	}
 8002546:	4618      	mov	r0, r3
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}

0800254e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>:

	virtual int deserialize(unsigned char *inbuffer) override
 800254e:	b580      	push	{r7, lr}
 8002550:	b086      	sub	sp, #24
 8002552:	af00      	add	r7, sp, #0
 8002554:	6078      	str	r0, [r7, #4]
 8002556:	6039      	str	r1, [r7, #0]
	{
		int offset = 0;
 8002558:	2300      	movs	r3, #0
 800255a:	613b      	str	r3, [r7, #16]
		uint32_t length_label;
		arrToVar(length_label, (inbuffer + offset));
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	683a      	ldr	r2, [r7, #0]
 8002560:	441a      	add	r2, r3
 8002562:	f107 030c 	add.w	r3, r7, #12
 8002566:	4611      	mov	r1, r2
 8002568:	4618      	mov	r0, r3
 800256a:	f000 fcf7 	bl	8002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
		offset += 4;
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	3304      	adds	r3, #4
 8002572:	613b      	str	r3, [r7, #16]
		for (unsigned int k = offset; k < offset + length_label; ++k) {
 8002574:	693b      	ldr	r3, [r7, #16]
 8002576:	617b      	str	r3, [r7, #20]
 8002578:	e00b      	b.n	8002592 <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x44>
			inbuffer[k - 1] = inbuffer[k];
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	441a      	add	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3b01      	subs	r3, #1
 8002584:	6839      	ldr	r1, [r7, #0]
 8002586:	440b      	add	r3, r1
 8002588:	7812      	ldrb	r2, [r2, #0]
 800258a:	701a      	strb	r2, [r3, #0]
		for (unsigned int k = offset; k < offset + length_label; ++k) {
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	3301      	adds	r3, #1
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4413      	add	r3, r2
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	429a      	cmp	r2, r3
 800259c:	d3ed      	bcc.n	800257a <_ZN8std_msgs19MultiArrayDimension11deserializeEPh+0x2c>
		}
		inbuffer[offset + length_label - 1] = 0;
 800259e:	693a      	ldr	r2, [r7, #16]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	4413      	add	r3, r2
 80025a4:	3b01      	subs	r3, #1
 80025a6:	683a      	ldr	r2, [r7, #0]
 80025a8:	4413      	add	r3, r2
 80025aa:	2200      	movs	r2, #0
 80025ac:	701a      	strb	r2, [r3, #0]
		this->label = (char*) (inbuffer + offset - 1);
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	3b01      	subs	r3, #1
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	441a      	add	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	605a      	str	r2, [r3, #4]
		offset += length_label;
 80025ba:	693a      	ldr	r2, [r7, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	4413      	add	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
		this->size = ((uint32_t) (*(inbuffer + offset)));
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	4413      	add	r3, r2
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	609a      	str	r2, [r3, #8]
		this->size |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	3301      	adds	r3, #1
 80025d8:	6839      	ldr	r1, [r7, #0]
 80025da:	440b      	add	r3, r1
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	021b      	lsls	r3, r3, #8
 80025e0:	431a      	orrs	r2, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	609a      	str	r2, [r3, #8]
		this->size |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	3302      	adds	r3, #2
 80025ee:	6839      	ldr	r1, [r7, #0]
 80025f0:	440b      	add	r3, r1
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	041b      	lsls	r3, r3, #16
 80025f6:	431a      	orrs	r2, r3
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	609a      	str	r2, [r3, #8]
		this->size |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	3303      	adds	r3, #3
 8002604:	6839      	ldr	r1, [r7, #0]
 8002606:	440b      	add	r3, r1
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	061b      	lsls	r3, r3, #24
 800260c:	431a      	orrs	r2, r3
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	609a      	str	r2, [r3, #8]
		offset += sizeof(this->size);
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	3304      	adds	r3, #4
 8002616:	613b      	str	r3, [r7, #16]
		this->stride = ((uint32_t) (*(inbuffer + offset)));
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	683a      	ldr	r2, [r7, #0]
 800261c:	4413      	add	r3, r2
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	60da      	str	r2, [r3, #12]
		this->stride |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	68da      	ldr	r2, [r3, #12]
 800262a:	693b      	ldr	r3, [r7, #16]
 800262c:	3301      	adds	r3, #1
 800262e:	6839      	ldr	r1, [r7, #0]
 8002630:	440b      	add	r3, r1
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	021b      	lsls	r3, r3, #8
 8002636:	431a      	orrs	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	60da      	str	r2, [r3, #12]
		this->stride |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	68da      	ldr	r2, [r3, #12]
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	3302      	adds	r3, #2
 8002644:	6839      	ldr	r1, [r7, #0]
 8002646:	440b      	add	r3, r1
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	041b      	lsls	r3, r3, #16
 800264c:	431a      	orrs	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	60da      	str	r2, [r3, #12]
		this->stride |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	68da      	ldr	r2, [r3, #12]
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	3303      	adds	r3, #3
 800265a:	6839      	ldr	r1, [r7, #0]
 800265c:	440b      	add	r3, r1
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	061b      	lsls	r3, r3, #24
 8002662:	431a      	orrs	r2, r3
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	60da      	str	r2, [r3, #12]
		offset += sizeof(this->stride);
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	3304      	adds	r3, #4
 800266c:	613b      	str	r3, [r7, #16]
		return offset;
 800266e:	693b      	ldr	r3, [r7, #16]
	}
 8002670:	4618      	mov	r0, r3
 8002672:	3718      	adds	r7, #24
 8002674:	46bd      	mov	sp, r7
 8002676:	bd80      	pop	{r7, pc}

08002678 <_ZN8std_msgs19MultiArrayDimension7getTypeEv>:

	virtual const char* getType() override {
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
		return "std_msgs/MultiArrayDimension";
 8002680:	4b02      	ldr	r3, [pc, #8]	@ (800268c <_ZN8std_msgs19MultiArrayDimension7getTypeEv+0x14>)
	}
 8002682:	4618      	mov	r0, r3
 8002684:	370c      	adds	r7, #12
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr
 800268c:	0800e604 	.word	0x0800e604

08002690 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev>:
	;
	virtual const char* getMD5() override {
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
		return "4cd0c83a8683deae40ecdac60e53bfa8";
 8002698:	4b02      	ldr	r3, [pc, #8]	@ (80026a4 <_ZN8std_msgs19MultiArrayDimension6getMD5Ev+0x14>)
	}
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	bc80      	pop	{r7}
 80026a2:	4770      	bx	lr
 80026a4:	0800e624 	.word	0x0800e624

080026a8 <_ZN8std_msgs16MultiArrayLayoutC1Ev>:
      _dim_type st_dim;
      _dim_type * dim;
      typedef uint32_t _data_offset_type;
      _data_offset_type data_offset;

    MultiArrayLayout():
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b082      	sub	sp, #8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
      dim_length(0), st_dim(), dim(nullptr),
      data_offset(0)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7fe fe90 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 80026b8:	4a0a      	ldr	r2, [pc, #40]	@ (80026e4 <_ZN8std_msgs16MultiArrayLayoutC1Ev+0x3c>)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	601a      	str	r2, [r3, #0]
      dim_length(0), st_dim(), dim(nullptr),
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	605a      	str	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3308      	adds	r3, #8
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff feaf 	bl	800242c <_ZN8std_msgs19MultiArrayDimensionC1Ev>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
      data_offset(0)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
    {
    }
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	0800e7c0 	.word	0x0800e7c0

080026e8 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
 80026f0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->dim_length >> (8 * 0)) & 0xFF;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6859      	ldr	r1, [r3, #4]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	4413      	add	r3, r2
 8002700:	b2ca      	uxtb	r2, r1
 8002702:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->dim_length >> (8 * 1)) & 0xFF;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	0a19      	lsrs	r1, r3, #8
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	3301      	adds	r3, #1
 800270e:	683a      	ldr	r2, [r7, #0]
 8002710:	4413      	add	r3, r2
 8002712:	b2ca      	uxtb	r2, r1
 8002714:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->dim_length >> (8 * 2)) & 0xFF;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	0c19      	lsrs	r1, r3, #16
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	3302      	adds	r3, #2
 8002720:	683a      	ldr	r2, [r7, #0]
 8002722:	4413      	add	r3, r2
 8002724:	b2ca      	uxtb	r2, r1
 8002726:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->dim_length >> (8 * 3)) & 0xFF;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	0e19      	lsrs	r1, r3, #24
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	3303      	adds	r3, #3
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	4413      	add	r3, r2
 8002736:	b2ca      	uxtb	r2, r1
 8002738:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->dim_length);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	3304      	adds	r3, #4
 800273e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002740:	2300      	movs	r3, #0
 8002742:	60bb      	str	r3, [r7, #8]
 8002744:	e017      	b.n	8002776 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x8e>
      offset += this->dim[i].serialize(outbuffer + offset);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	011b      	lsls	r3, r3, #4
 800274e:	18d0      	adds	r0, r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	699a      	ldr	r2, [r3, #24]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	4413      	add	r3, r2
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	68fa      	ldr	r2, [r7, #12]
 8002760:	6839      	ldr	r1, [r7, #0]
 8002762:	440a      	add	r2, r1
 8002764:	4611      	mov	r1, r2
 8002766:	4798      	blx	r3
 8002768:	4602      	mov	r2, r0
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	4413      	add	r3, r2
 800276e:	60fb      	str	r3, [r7, #12]
      for( uint32_t i = 0; i < dim_length; i++){
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	3301      	adds	r3, #1
 8002774:	60bb      	str	r3, [r7, #8]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	429a      	cmp	r2, r3
 800277e:	d3e2      	bcc.n	8002746 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh+0x5e>
      }
      *(outbuffer + offset + 0) = (this->data_offset >> (8 * 0)) & 0xFF;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	69d9      	ldr	r1, [r3, #28]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	4413      	add	r3, r2
 800278a:	b2ca      	uxtb	r2, r1
 800278c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_offset >> (8 * 1)) & 0xFF;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	0a19      	lsrs	r1, r3, #8
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	3301      	adds	r3, #1
 8002798:	683a      	ldr	r2, [r7, #0]
 800279a:	4413      	add	r3, r2
 800279c:	b2ca      	uxtb	r2, r1
 800279e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_offset >> (8 * 2)) & 0xFF;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	0c19      	lsrs	r1, r3, #16
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	3302      	adds	r3, #2
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	4413      	add	r3, r2
 80027ae:	b2ca      	uxtb	r2, r1
 80027b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_offset >> (8 * 3)) & 0xFF;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	69db      	ldr	r3, [r3, #28]
 80027b6:	0e19      	lsrs	r1, r3, #24
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	3303      	adds	r3, #3
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	4413      	add	r3, r2
 80027c0:	b2ca      	uxtb	r2, r1
 80027c2:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_offset);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	3304      	adds	r3, #4
 80027c8:	60fb      	str	r3, [r7, #12]
      return offset;
 80027ca:	68fb      	ldr	r3, [r7, #12]
    }
 80027cc:	4618      	mov	r0, r3
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}

080027d4 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80027de:	2300      	movs	r3, #0
 80027e0:	617b      	str	r3, [r7, #20]
      uint32_t dim_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	683a      	ldr	r2, [r7, #0]
 80027e6:	4413      	add	r3, r2
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	4413      	add	r3, r2
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	4313      	orrs	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	3302      	adds	r3, #2
 8002802:	683a      	ldr	r2, [r7, #0]
 8002804:	4413      	add	r3, r2
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	041b      	lsls	r3, r3, #16
 800280a:	68fa      	ldr	r2, [r7, #12]
 800280c:	4313      	orrs	r3, r2
 800280e:	60fb      	str	r3, [r7, #12]
      dim_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3303      	adds	r3, #3
 8002814:	683a      	ldr	r2, [r7, #0]
 8002816:	4413      	add	r3, r2
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	061b      	lsls	r3, r3, #24
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	4313      	orrs	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->dim_length);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	3304      	adds	r3, #4
 8002826:	617b      	str	r3, [r7, #20]
      if(dim_lengthT > dim_length)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	68fa      	ldr	r2, [r7, #12]
 800282e:	429a      	cmp	r2, r3
 8002830:	d90a      	bls.n	8002848 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x74>
        this->dim = (std_msgs::MultiArrayDimension*)realloc(this->dim, dim_lengthT * sizeof(std_msgs::MultiArrayDimension));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	699a      	ldr	r2, [r3, #24]
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	4619      	mov	r1, r3
 800283c:	4610      	mov	r0, r2
 800283e:	f008 ffdf 	bl	800b800 <realloc>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	619a      	str	r2, [r3, #24]
      dim_length = dim_lengthT;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < dim_length; i++){
 800284e:	2300      	movs	r3, #0
 8002850:	613b      	str	r3, [r7, #16]
 8002852:	e01a      	b.n	800288a <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0xb6>
      offset += this->st_dim.deserialize(inbuffer + offset);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	f103 0008 	add.w	r0, r3, #8
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	4413      	add	r3, r2
 8002860:	4619      	mov	r1, r3
 8002862:	f7ff fe74 	bl	800254e <_ZN8std_msgs19MultiArrayDimension11deserializeEPh>
 8002866:	4602      	mov	r2, r0
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	4413      	add	r3, r2
 800286c:	617b      	str	r3, [r7, #20]
        memcpy( &(this->dim[i]), &(this->st_dim), sizeof(std_msgs::MultiArrayDimension));
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699a      	ldr	r2, [r3, #24]
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	18d0      	adds	r0, r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3308      	adds	r3, #8
 800287c:	2210      	movs	r2, #16
 800287e:	4619      	mov	r1, r3
 8002880:	f009 fe03 	bl	800c48a <memcpy>
      for( uint32_t i = 0; i < dim_length; i++){
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	3301      	adds	r3, #1
 8002888:	613b      	str	r3, [r7, #16]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	693a      	ldr	r2, [r7, #16]
 8002890:	429a      	cmp	r2, r3
 8002892:	d3df      	bcc.n	8002854 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh+0x80>
      }
      this->data_offset =  ((uint32_t) (*(inbuffer + offset)));
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	4413      	add	r3, r2
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	461a      	mov	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69da      	ldr	r2, [r3, #28]
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	3301      	adds	r3, #1
 80028aa:	6839      	ldr	r1, [r7, #0]
 80028ac:	440b      	add	r3, r1
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	021b      	lsls	r3, r3, #8
 80028b2:	431a      	orrs	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69da      	ldr	r2, [r3, #28]
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	3302      	adds	r3, #2
 80028c0:	6839      	ldr	r1, [r7, #0]
 80028c2:	440b      	add	r3, r1
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	041b      	lsls	r3, r3, #16
 80028c8:	431a      	orrs	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	61da      	str	r2, [r3, #28]
      this->data_offset |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	69da      	ldr	r2, [r3, #28]
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3303      	adds	r3, #3
 80028d6:	6839      	ldr	r1, [r7, #0]
 80028d8:	440b      	add	r3, r1
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	061b      	lsls	r3, r3, #24
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->data_offset);
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	3304      	adds	r3, #4
 80028e8:	617b      	str	r3, [r7, #20]
     return offset;
 80028ea:	697b      	ldr	r3, [r7, #20]
    }
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <_ZN8std_msgs16MultiArrayLayout7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/MultiArrayLayout"; };
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	4b02      	ldr	r3, [pc, #8]	@ (8002908 <_ZN8std_msgs16MultiArrayLayout7getTypeEv+0x14>)
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	bc80      	pop	{r7}
 8002906:	4770      	bx	lr
 8002908:	0800e648 	.word	0x0800e648

0800290c <_ZN8std_msgs16MultiArrayLayout6getMD5Ev>:
    virtual const char * getMD5() override { return "0fed2a11c13e11c5571b4e2a995a91a3"; };
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	4b02      	ldr	r3, [pc, #8]	@ (8002920 <_ZN8std_msgs16MultiArrayLayout6getMD5Ev+0x14>)
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	bc80      	pop	{r7}
 800291e:	4770      	bx	lr
 8002920:	0800e664 	.word	0x0800e664

08002924 <_ZN8std_msgs17Float32MultiArrayC1Ev>:
      uint32_t data_length;
      typedef float _data_type;
      _data_type st_data;
      _data_type * data;

    Float32MultiArray():
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
      layout(),
      data_length(0), st_data(), data(nullptr)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4618      	mov	r0, r3
 8002930:	f7fe fd52 	bl	80013d8 <_ZN3ros3MsgC1Ev>
 8002934:	4a0b      	ldr	r2, [pc, #44]	@ (8002964 <_ZN8std_msgs17Float32MultiArrayC1Ev+0x40>)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	601a      	str	r2, [r3, #0]
      layout(),
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3304      	adds	r3, #4
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff feb2 	bl	80026a8 <_ZN8std_msgs16MultiArrayLayoutC1Ev>
      data_length(0), st_data(), data(nullptr)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	625a      	str	r2, [r3, #36]	@ 0x24
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	629a      	str	r2, [r3, #40]	@ 0x28
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	62da      	str	r2, [r3, #44]	@ 0x2c
    {
    }
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4618      	mov	r0, r3
 800295c:	3708      	adds	r7, #8
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	0800e7a8 	.word	0x0800e7a8

08002968 <_ZNK8std_msgs17Float32MultiArray9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002972:	2300      	movs	r3, #0
 8002974:	617b      	str	r3, [r7, #20]
      offset += this->layout.serialize(outbuffer + offset);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	1d18      	adds	r0, r3, #4
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	683a      	ldr	r2, [r7, #0]
 800297e:	4413      	add	r3, r2
 8002980:	4619      	mov	r1, r3
 8002982:	f7ff feb1 	bl	80026e8 <_ZNK8std_msgs16MultiArrayLayout9serializeEPh>
 8002986:	4602      	mov	r2, r0
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	4413      	add	r3, r2
 800298c:	617b      	str	r3, [r7, #20]
      *(outbuffer + offset + 0) = (this->data_length >> (8 * 0)) & 0xFF;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	683a      	ldr	r2, [r7, #0]
 8002996:	4413      	add	r3, r2
 8002998:	b2ca      	uxtb	r2, r1
 800299a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data_length >> (8 * 1)) & 0xFF;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a0:	0a19      	lsrs	r1, r3, #8
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	3301      	adds	r3, #1
 80029a6:	683a      	ldr	r2, [r7, #0]
 80029a8:	4413      	add	r3, r2
 80029aa:	b2ca      	uxtb	r2, r1
 80029ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data_length >> (8 * 2)) & 0xFF;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b2:	0c19      	lsrs	r1, r3, #16
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	3302      	adds	r3, #2
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	4413      	add	r3, r2
 80029bc:	b2ca      	uxtb	r2, r1
 80029be:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data_length >> (8 * 3)) & 0xFF;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c4:	0e19      	lsrs	r1, r3, #24
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	3303      	adds	r3, #3
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	4413      	add	r3, r2
 80029ce:	b2ca      	uxtb	r2, r1
 80029d0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data_length);
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3304      	adds	r3, #4
 80029d6:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < data_length; i++){
 80029d8:	2300      	movs	r3, #0
 80029da:	613b      	str	r3, [r7, #16]
 80029dc:	e02a      	b.n	8002a34 <_ZNK8std_msgs17Float32MultiArray9serializeEPh+0xcc>
      union {
        float real;
        uint32_t base;
      } u_datai;
      u_datai.real = this->data[i];
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_datai.base >> (8 * 0)) & 0xFF;
 80029ec:	68f9      	ldr	r1, [r7, #12]
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	683a      	ldr	r2, [r7, #0]
 80029f2:	4413      	add	r3, r2
 80029f4:	b2ca      	uxtb	r2, r1
 80029f6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_datai.base >> (8 * 1)) & 0xFF;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	0a19      	lsrs	r1, r3, #8
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	3301      	adds	r3, #1
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	4413      	add	r3, r2
 8002a04:	b2ca      	uxtb	r2, r1
 8002a06:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_datai.base >> (8 * 2)) & 0xFF;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	0c19      	lsrs	r1, r3, #16
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3302      	adds	r3, #2
 8002a10:	683a      	ldr	r2, [r7, #0]
 8002a12:	4413      	add	r3, r2
 8002a14:	b2ca      	uxtb	r2, r1
 8002a16:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_datai.base >> (8 * 3)) & 0xFF;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	0e19      	lsrs	r1, r3, #24
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	3303      	adds	r3, #3
 8002a20:	683a      	ldr	r2, [r7, #0]
 8002a22:	4413      	add	r3, r2
 8002a24:	b2ca      	uxtb	r2, r1
 8002a26:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data[i]);
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	3304      	adds	r3, #4
 8002a2c:	617b      	str	r3, [r7, #20]
      for( uint32_t i = 0; i < data_length; i++){
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	3301      	adds	r3, #1
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d3cf      	bcc.n	80029de <_ZNK8std_msgs17Float32MultiArray9serializeEPh+0x76>
      }
      return offset;
 8002a3e:	697b      	ldr	r3, [r7, #20]
    }
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <_ZN8std_msgs17Float32MultiArray11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
      offset += this->layout.deserialize(inbuffer + offset);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	1d18      	adds	r0, r3, #4
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	683a      	ldr	r2, [r7, #0]
 8002a5e:	4413      	add	r3, r2
 8002a60:	4619      	mov	r1, r3
 8002a62:	f7ff feb7 	bl	80027d4 <_ZN8std_msgs16MultiArrayLayout11deserializeEPh>
 8002a66:	4602      	mov	r2, r0
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	617b      	str	r3, [r7, #20]
      uint32_t data_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	4413      	add	r3, r2
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	4413      	add	r3, r2
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	021b      	lsls	r3, r3, #8
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	3302      	adds	r3, #2
 8002a8e:	683a      	ldr	r2, [r7, #0]
 8002a90:	4413      	add	r3, r2
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	041b      	lsls	r3, r3, #16
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	60fb      	str	r3, [r7, #12]
      data_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	3303      	adds	r3, #3
 8002aa0:	683a      	ldr	r2, [r7, #0]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	061b      	lsls	r3, r3, #24
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]
      offset += sizeof(this->data_length);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	617b      	str	r3, [r7, #20]
      if(data_lengthT > data_length)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ab8:	68fa      	ldr	r2, [r7, #12]
 8002aba:	429a      	cmp	r2, r3
 8002abc:	d90a      	bls.n	8002ad4 <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x8c>
        this->data = (float*)realloc(this->data, data_lengthT * sizeof(float));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	009b      	lsls	r3, r3, #2
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	4610      	mov	r0, r2
 8002aca:	f008 fe99 	bl	800b800 <realloc>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	62da      	str	r2, [r3, #44]	@ 0x2c
      data_length = data_lengthT;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	625a      	str	r2, [r3, #36]	@ 0x24
      for( uint32_t i = 0; i < data_length; i++){
 8002ada:	2300      	movs	r3, #0
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	e035      	b.n	8002b4c <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x104>
      union {
        float real;
        uint32_t base;
      } u_st_data;
      u_st_data.base = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	6839      	ldr	r1, [r7, #0]
 8002aea:	440a      	add	r2, r1
 8002aec:	7812      	ldrb	r2, [r2, #0]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	3301      	adds	r3, #1
 8002af8:	6839      	ldr	r1, [r7, #0]
 8002afa:	440b      	add	r3, r1
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	021b      	lsls	r3, r3, #8
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002b04:	68ba      	ldr	r2, [r7, #8]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	3302      	adds	r3, #2
 8002b0a:	6839      	ldr	r1, [r7, #0]
 8002b0c:	440b      	add	r3, r1
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	041b      	lsls	r3, r3, #16
 8002b12:	4313      	orrs	r3, r2
 8002b14:	60bb      	str	r3, [r7, #8]
      u_st_data.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002b16:	68ba      	ldr	r2, [r7, #8]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	3303      	adds	r3, #3
 8002b1c:	6839      	ldr	r1, [r7, #0]
 8002b1e:	440b      	add	r3, r1
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	061b      	lsls	r3, r3, #24
 8002b24:	4313      	orrs	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
      this->st_data = u_st_data.real;
 8002b28:	68ba      	ldr	r2, [r7, #8]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	629a      	str	r2, [r3, #40]	@ 0x28
      offset += sizeof(this->st_data);
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	3304      	adds	r3, #4
 8002b32:	617b      	str	r3, [r7, #20]
        memcpy( &(this->data[i]), &(this->st_data), sizeof(float));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	4413      	add	r3, r2
 8002b3e:	687a      	ldr	r2, [r7, #4]
 8002b40:	3228      	adds	r2, #40	@ 0x28
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < data_length; i++){
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	613b      	str	r3, [r7, #16]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b50:	693a      	ldr	r2, [r7, #16]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d3c4      	bcc.n	8002ae0 <_ZN8std_msgs17Float32MultiArray11deserializeEPh+0x98>
      }
     return offset;
 8002b56:	697b      	ldr	r3, [r7, #20]
    }
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <_ZN8std_msgs17Float32MultiArray7getTypeEv>:

    virtual const char * getType() override { return "std_msgs/Float32MultiArray"; };
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	4b02      	ldr	r3, [pc, #8]	@ (8002b74 <_ZN8std_msgs17Float32MultiArray7getTypeEv+0x14>)
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr
 8002b74:	0800e688 	.word	0x0800e688

08002b78 <_ZN8std_msgs17Float32MultiArray6getMD5Ev>:
    virtual const char * getMD5() override { return "6a40e0ffa6a17a503ac3f8616991b1f6"; };
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	4b02      	ldr	r3, [pc, #8]	@ (8002b8c <_ZN8std_msgs17Float32MultiArray6getMD5Ev+0x14>)
 8002b82:	4618      	mov	r0, r3
 8002b84:	370c      	adds	r7, #12
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bc80      	pop	{r7}
 8002b8a:	4770      	bx	lr
 8002b8c:	0800e6a4 	.word	0x0800e6a4

08002b90 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	4a04      	ldr	r2, [pc, #16]	@ (8002bac <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	0800e820 	.word	0x0800e820

08002bb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>:
template<class Hardware,
         int MAX_SUBSCRIBERS = 25,
         int MAX_PUBLISHERS = 25,
         int INPUT_SIZE = 512,
         int OUTPUT_SIZE = 512>
class NodeHandle_ : public NodeHandleBase_
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff ffe8 	bl	8002b90 <_ZN3ros15NodeHandleBase_C1Ev>
 8002bc0:	4a36      	ldr	r2, [pc, #216]	@ (8002c9c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev+0xec>)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	3304      	adds	r3, #4
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fa7a 	bl	80020c4 <_ZN13STM32HardwareC1Ev>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	f8c3 2420 	str.w	r2, [r3, #1056]	@ 0x420
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8002bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f009 fbb6 	bl	800c36e <memset>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 8002c08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f009 fbad 	bl	800c36e <memset>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f603 0324 	addw	r3, r3, #2084	@ 0x824
 8002c1a:	2264      	movs	r2, #100	@ 0x64
 8002c1c:	2100      	movs	r1, #0
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f009 fba5 	bl	800c36e <memset>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f603 0388 	addw	r3, r3, #2184	@ 0x888
 8002c2a:	2264      	movs	r2, #100	@ 0x64
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f009 fb9d 	bl	800c36e <memset>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	f8c3 28f4 	str.w	r2, [r3, #2292]	@ 0x8f4
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2200      	movs	r2, #0
 8002c68:	f8c3 2904 	str.w	r2, [r3, #2308]	@ 0x904
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2200      	movs	r2, #0
 8002c70:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f8c3 290c 	str.w	r2, [r3, #2316]	@ 0x90c
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	f883 2910 	strb.w	r2, [r3, #2320]	@ 0x910
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f603 1314 	addw	r3, r3, #2324	@ 0x914
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe ff0a 	bl	8001aa4 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	0800e794 	.word	0x0800e794

08002ca0 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE>:

double vel_left = 0;
double vel_right = 0;

void stringCallback(const std_msgs::Float32MultiArray& msg)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]

	double vel_left = msg.data[0];
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7fd fbba 	bl	8000428 <__aeabi_f2d>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double vel_right = msg.data[1];
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc0:	3304      	adds	r3, #4
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fd fbaf 	bl	8000428 <__aeabi_f2d>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if ((vel_left == 0) &&(vel_right == 0)){
 8002cd2:	f04f 0200 	mov.w	r2, #0
 8002cd6:	f04f 0300 	mov.w	r3, #0
 8002cda:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002cde:	f7fd fe63 	bl	80009a8 <__aeabi_dcmpeq>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d01c      	beq.n	8002d22 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x82>
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002cf4:	f7fd fe58 	bl	80009a8 <__aeabi_dcmpeq>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d011      	beq.n	8002d22 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x82>
		command = 0;
 8002cfe:	4b34      	ldr	r3, [pc, #208]	@ (8002dd0 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x130>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	701a      	strb	r2, [r3, #0]
		left_vel =0;
 8002d04:	4933      	ldr	r1, [pc, #204]	@ (8002dd4 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x134>)
 8002d06:	f04f 0200 	mov.w	r2, #0
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	e9c1 2300 	strd	r2, r3, [r1]
		right_vel = 0;
 8002d12:	4931      	ldr	r1, [pc, #196]	@ (8002dd8 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x138>)
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	e9c1 2300 	strd	r2, r3, [r1]
 8002d20:	e048      	b.n	8002db4 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x114>
	}
	else {
		command = 1;
 8002d22:	4b2b      	ldr	r3, [pc, #172]	@ (8002dd0 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x130>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	701a      	strb	r2, [r3, #0]
		left_vel = roundf((vel_left/60)*495);
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	4b2b      	ldr	r3, [pc, #172]	@ (8002ddc <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x13c>)
 8002d2e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d32:	f7fd fcfb 	bl	800072c <__aeabi_ddiv>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	a322      	add	r3, pc, #136	@ (adr r3, 8002dc8 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x128>)
 8002d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d44:	f7fd fbc8 	bl	80004d8 <__aeabi_dmul>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	460b      	mov	r3, r1
 8002d4c:	4610      	mov	r0, r2
 8002d4e:	4619      	mov	r1, r3
 8002d50:	f7fd feba 	bl	8000ac8 <__aeabi_d2f>
 8002d54:	4603      	mov	r3, r0
 8002d56:	4618      	mov	r0, r3
 8002d58:	f007 fe8e 	bl	800aa78 <roundf>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fd fb62 	bl	8000428 <__aeabi_f2d>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	491a      	ldr	r1, [pc, #104]	@ (8002dd4 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x134>)
 8002d6a:	e9c1 2300 	strd	r2, r3, [r1]
		right_vel = roundf((vel_right/60)*495);
 8002d6e:	f04f 0200 	mov.w	r2, #0
 8002d72:	4b1a      	ldr	r3, [pc, #104]	@ (8002ddc <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x13c>)
 8002d74:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002d78:	f7fd fcd8 	bl	800072c <__aeabi_ddiv>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	460b      	mov	r3, r1
 8002d80:	4610      	mov	r0, r2
 8002d82:	4619      	mov	r1, r3
 8002d84:	a310      	add	r3, pc, #64	@ (adr r3, 8002dc8 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x128>)
 8002d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8a:	f7fd fba5 	bl	80004d8 <__aeabi_dmul>
 8002d8e:	4602      	mov	r2, r0
 8002d90:	460b      	mov	r3, r1
 8002d92:	4610      	mov	r0, r2
 8002d94:	4619      	mov	r1, r3
 8002d96:	f7fd fe97 	bl	8000ac8 <__aeabi_d2f>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f007 fe6b 	bl	800aa78 <roundf>
 8002da2:	4603      	mov	r3, r0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7fd fb3f 	bl	8000428 <__aeabi_f2d>
 8002daa:	4602      	mov	r2, r0
 8002dac:	460b      	mov	r3, r1
 8002dae:	490a      	ldr	r1, [pc, #40]	@ (8002dd8 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x138>)
 8002db0:	e9c1 2300 	strd	r2, r3, [r1]
	}
	osSemaphoreRelease (myVelWriteBinarySem01Handle);
 8002db4:	4b0a      	ldr	r3, [pc, #40]	@ (8002de0 <_Z14stringCallbackRKN8std_msgs17Float32MultiArrayE+0x140>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f005 f8cf 	bl	8007f5c <osSemaphoreRelease>

}
 8002dbe:	bf00      	nop
 8002dc0:	3718      	adds	r7, #24
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	00000000 	.word	0x00000000
 8002dcc:	407ef000 	.word	0x407ef000
 8002dd0:	20000b30 	.word	0x20000b30
 8002dd4:	20000b38 	.word	0x20000b38
 8002dd8:	20000b40 	.word	0x20000b40
 8002ddc:	404e0000 	.word	0x404e0000
 8002de0:	20000234 	.word	0x20000234

08002de4 <HAL_UART_TxCpltCallback>:

ros::Subscriber<std_msgs::Float32MultiArray> listener("wheel_velocity", &stringCallback);


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  nh.getHardware()->flush();
 8002dec:	4805      	ldr	r0, [pc, #20]	@ (8002e04 <HAL_UART_TxCpltCallback+0x20>)
 8002dee:	f000 f90f 	bl	8003010 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8002df2:	4603      	mov	r3, r0
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7ff f9cb 	bl	8002190 <_ZN13STM32Hardware5flushEv>
}
 8002dfa:	bf00      	nop
 8002dfc:	3708      	adds	r7, #8
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000b60 	.word	0x20000b60

08002e08 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  nh.getHardware()->reset_rbuf();
 8002e10:	4805      	ldr	r0, [pc, #20]	@ (8002e28 <HAL_UART_RxCpltCallback+0x20>)
 8002e12:	f000 f8fd 	bl	8003010 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>
 8002e16:	4603      	mov	r3, r0
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f97a 	bl	8002112 <_ZN13STM32Hardware10reset_rbufEv>
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000b60 	.word	0x20000b60

08002e2c <setup>:



void setup(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  nh.initNode();
 8002e30:	4806      	ldr	r0, [pc, #24]	@ (8002e4c <setup+0x20>)
 8002e32:	f000 f8f8 	bl	8003026 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>
  nh.subscribe(listener);
 8002e36:	4906      	ldr	r1, [pc, #24]	@ (8002e50 <setup+0x24>)
 8002e38:	4804      	ldr	r0, [pc, #16]	@ (8002e4c <setup+0x20>)
 8002e3a:	f000 f911 	bl	8003060 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>
  nh.advertise(chatter);
 8002e3e:	4905      	ldr	r1, [pc, #20]	@ (8002e54 <setup+0x28>)
 8002e40:	4802      	ldr	r0, [pc, #8]	@ (8002e4c <setup+0x20>)
 8002e42:	f000 f937 	bl	80030b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>
}
 8002e46:	bf00      	nop
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20000b60 	.word	0x20000b60
 8002e50:	200014b8 	.word	0x200014b8
 8002e54:	200014a4 	.word	0x200014a4

08002e58 <loop>:
double internal_real_left_vel = 0;
double internal_real_right_vel = 0;
char str[100];

void loop(void)
{
 8002e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e5c:	b086      	sub	sp, #24
 8002e5e:	af06      	add	r7, sp, #24
//	if(osSemaphoreWait (myVelReadBinarySem02Handle,  0) == pdTRUE){
//		internal_real_left_vel = real_left_vel;
//		internal_real_right_vel = real_right_vel;
//	}

	std::sprintf(str, "[%f,%f],[%f,%f]", real_left_vel,real_right_vel,left_vel*60.0/495,right_vel*60.0/495);
 8002e60:	4b25      	ldr	r3, [pc, #148]	@ (8002ef8 <loop+0xa0>)
 8002e62:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002e66:	4b25      	ldr	r3, [pc, #148]	@ (8002efc <loop+0xa4>)
 8002e68:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002e6c:	4b24      	ldr	r3, [pc, #144]	@ (8002f00 <loop+0xa8>)
 8002e6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e72:	f04f 0200 	mov.w	r2, #0
 8002e76:	4b23      	ldr	r3, [pc, #140]	@ (8002f04 <loop+0xac>)
 8002e78:	f7fd fb2e 	bl	80004d8 <__aeabi_dmul>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4610      	mov	r0, r2
 8002e82:	4619      	mov	r1, r3
 8002e84:	a31a      	add	r3, pc, #104	@ (adr r3, 8002ef0 <loop+0x98>)
 8002e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e8a:	f7fd fc4f 	bl	800072c <__aeabi_ddiv>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	460b      	mov	r3, r1
 8002e92:	4692      	mov	sl, r2
 8002e94:	469b      	mov	fp, r3
 8002e96:	4b1c      	ldr	r3, [pc, #112]	@ (8002f08 <loop+0xb0>)
 8002e98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002e9c:	f04f 0200 	mov.w	r2, #0
 8002ea0:	4b18      	ldr	r3, [pc, #96]	@ (8002f04 <loop+0xac>)
 8002ea2:	f7fd fb19 	bl	80004d8 <__aeabi_dmul>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4610      	mov	r0, r2
 8002eac:	4619      	mov	r1, r3
 8002eae:	a310      	add	r3, pc, #64	@ (adr r3, 8002ef0 <loop+0x98>)
 8002eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb4:	f7fd fc3a 	bl	800072c <__aeabi_ddiv>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ec0:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8002ec4:	e9cd 4500 	strd	r4, r5, [sp]
 8002ec8:	4642      	mov	r2, r8
 8002eca:	464b      	mov	r3, r9
 8002ecc:	490f      	ldr	r1, [pc, #60]	@ (8002f0c <loop+0xb4>)
 8002ece:	4810      	ldr	r0, [pc, #64]	@ (8002f10 <loop+0xb8>)
 8002ed0:	f009 f9ea 	bl	800c2a8 <siprintf>
	str_msg.data = str;
 8002ed4:	4b0f      	ldr	r3, [pc, #60]	@ (8002f14 <loop+0xbc>)
 8002ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8002f10 <loop+0xb8>)
 8002ed8:	605a      	str	r2, [r3, #4]
	chatter.publish(&str_msg);
 8002eda:	490e      	ldr	r1, [pc, #56]	@ (8002f14 <loop+0xbc>)
 8002edc:	480e      	ldr	r0, [pc, #56]	@ (8002f18 <loop+0xc0>)
 8002ede:	f7ff f8bf 	bl	8002060 <_ZN3ros9Publisher7publishEPKNS_3MsgE>

	nh.spinOnce();
 8002ee2:	480e      	ldr	r0, [pc, #56]	@ (8002f1c <loop+0xc4>)
 8002ee4:	f000 f915 	bl	8003112 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>
	//HAL_Delay(100);
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ef0:	00000000 	.word	0x00000000
 8002ef4:	407ef000 	.word	0x407ef000
 8002ef8:	20000b50 	.word	0x20000b50
 8002efc:	20000b58 	.word	0x20000b58
 8002f00:	20000b38 	.word	0x20000b38
 8002f04:	404e0000 	.word	0x404e0000
 8002f08:	20000b40 	.word	0x20000b40
 8002f0c:	0800e6c8 	.word	0x0800e6c8
 8002f10:	200014fc 	.word	0x200014fc
 8002f14:	2000149c 	.word	0x2000149c
 8002f18:	200014a4 	.word	0x200014a4
 8002f1c:	20000b60 	.word	0x20000b60

08002f20 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:
    return 8;
  }

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	e00c      	b.n	8002f4a <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x2a>
      arr[i] = (var >> (8 * i));
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	fa22 f103 	lsr.w	r1, r2, r3
 8002f3a:	687a      	ldr	r2, [r7, #4]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4413      	add	r3, r2
 8002f40:	b2ca      	uxtb	r2, r1
 8002f42:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	3301      	adds	r3, #1
 8002f48:	60fb      	str	r3, [r7, #12]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2b03      	cmp	r3, #3
 8002f4e:	d9ef      	bls.n	8002f30 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x10>
  }
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	3714      	adds	r7, #20
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr

08002f5c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 8002f5c:	b480      	push	{r7}
 8002f5e:	b085      	sub	sp, #20
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	e010      	b.n	8002f94 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x38>
      var |= (arr[i] << (8 * i));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6839      	ldr	r1, [r7, #0]
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	440a      	add	r2, r1
 8002f7c:	7812      	ldrb	r2, [r2, #0]
 8002f7e:	4611      	mov	r1, r2
 8002f80:	68fa      	ldr	r2, [r7, #12]
 8002f82:	00d2      	lsls	r2, r2, #3
 8002f84:	fa01 f202 	lsl.w	r2, r1, r2
 8002f88:	431a      	orrs	r2, r3
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	3301      	adds	r3, #1
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d9eb      	bls.n	8002f72 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x16>
  }
 8002f9a:	bf00      	nop
 8002f9c:	bf00      	nop
 8002f9e:	3714      	adds	r7, #20
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr
	...

08002fa8 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	4a04      	ldr	r2, [pc, #16]	@ (8002fc4 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4618      	mov	r0, r3
 8002fba:	370c      	adds	r7, #12
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	0800e808 	.word	0x0800e808

08002fc8 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	60f8      	str	r0, [r7, #12]
 8002fd0:	60b9      	str	r1, [r7, #8]
 8002fd2:	607a      	str	r2, [r7, #4]
 8002fd4:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f7ff ffe5 	bl	8002fa8 <_ZN3ros11Subscriber_C1Ev>
 8002fde:	4a0b      	ldr	r2, [pc, #44]	@ (800300c <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei+0x44>)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	330c      	adds	r3, #12
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7ff fc9b 	bl	8002924 <_ZN8std_msgs17Float32MultiArrayC1Ev>
    cb_(cb),
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	63da      	str	r2, [r3, #60]	@ 0x3c
    endpoint_(endpoint)
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	641a      	str	r2, [r3, #64]	@ 0x40
  {
    topic_ = topic_name;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	68ba      	ldr	r2, [r7, #8]
 8002ffe:	609a      	str	r2, [r3, #8]
  };
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4618      	mov	r0, r3
 8003004:	3710      	adds	r7, #16
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	0800e77c 	.word	0x0800e77c

08003010 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE11getHardwareEv>:

  /*
   * Setup Functions
   */
public:
  Hardware* getHardware()
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  {
    return &hardware_;
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	3304      	adds	r3, #4
  }
 800301c:	4618      	mov	r0, r3
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr

08003026 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8initNodeEv>:

  /* Start serial, initialize buffers */
  void initNode()
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3304      	adds	r3, #4
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff f862 	bl	80020fc <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
    bytes_ = 0;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
    index_ = 0;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
    topic_ = 0;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	f8c3 28f4 	str.w	r2, [r3, #2292]	@ 0x8f4
  };
 8003058:	bf00      	nop
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E>:
    }
    return false;
  }

  /* Register a new subscriber */
  bool subscribe(Subscriber_& s)
 8003060:	b480      	push	{r7}
 8003062:	b085      	sub	sp, #20
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800306a:	2300      	movs	r3, #0
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	e018      	b.n	80030a2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x42>
    {
      if (subscribers[i] == 0) // empty slot
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68fa      	ldr	r2, [r7, #12]
 8003074:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10d      	bne.n	800309c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x3c>
      {
        subscribers[i] = &s;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003088:	6839      	ldr	r1, [r7, #0]
 800308a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        s.id_ = i + 100;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	605a      	str	r2, [r3, #4]
        return true;
 8003098:	2301      	movs	r3, #1
 800309a:	e006      	b.n	80030aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x4a>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	3301      	adds	r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2b18      	cmp	r3, #24
 80030a6:	dde3      	ble.n	8003070 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9subscribeERNS_11Subscriber_E+0x10>
      }
    }
    return false;
 80030a8:	2300      	movs	r3, #0
  }
 80030aa:	4618      	mov	r0, r3
 80030ac:	3714      	adds	r7, #20
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80030be:	2300      	movs	r3, #0
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	e01d      	b.n	8003100 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x4c>
      if (publishers[i] == 0) // empty slot
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	4413      	add	r3, r2
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d111      	bne.n	80030fa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	683a      	ldr	r2, [r7, #0]
 80030e4:	605a      	str	r2, [r3, #4]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f103 027d 	add.w	r2, r3, #125	@ 0x7d
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	60da      	str	r2, [r3, #12]
        return true;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e006      	b.n	8003108 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x54>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	3301      	adds	r3, #1
 80030fe:	60fb      	str	r3, [r7, #12]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2b18      	cmp	r3, #24
 8003104:	ddde      	ble.n	80030c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9advertiseERNS_9PublisherE+0x10>
    return false;
 8003106:	2300      	movs	r3, #0
  }
 8003108:	4618      	mov	r0, r3
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	bc80      	pop	{r7}
 8003110:	4770      	bx	lr

08003112 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv>:
  virtual int spinOnce() override
 8003112:	b580      	push	{r7, lr}
 8003114:	b084      	sub	sp, #16
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	3304      	adds	r3, #4
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff f8e1 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 8003124:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f8d3 3908 	ldr.w	r3, [r3, #2312]	@ 0x908
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	1ad3      	subs	r3, r2, r3
 8003130:	f642 22f8 	movw	r2, #11000	@ 0x2af8
 8003134:	4293      	cmp	r3, r2
 8003136:	d903      	bls.n	8003140 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2e>
      configured_ = false;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
    if (mode_ != MODE_FIRST_FF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003146:	2b00      	cmp	r3, #0
 8003148:	d009      	beq.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f8d3 390c 	ldr.w	r3, [r3, #2316]	@ 0x90c
 8003150:	68fa      	ldr	r2, [r7, #12]
 8003152:	429a      	cmp	r2, r3
 8003154:	d903      	bls.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
      if (spin_timeout_ > 0)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8003164:	2b00      	cmp	r3, #0
 8003166:	d014      	beq.n	8003192 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	3304      	adds	r3, #4
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff f8ba 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 8003172:	4602      	mov	r2, r0
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	1ad2      	subs	r2, r2, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800317e:	429a      	cmp	r2, r3
 8003180:	bf8c      	ite	hi
 8003182:	2301      	movhi	r3, #1
 8003184:	2300      	movls	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x80>
          return SPIN_TIMEOUT;
 800318c:	f06f 0301 	mvn.w	r3, #1
 8003190:	e194      	b.n	80034bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      int data = hardware_.read();
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	3304      	adds	r3, #4
 8003196:	4618      	mov	r0, r3
 8003198:	f7fe ffcc 	bl	8002134 <_ZN13STM32Hardware4readEv>
 800319c:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f2c0 8174 	blt.w	800348e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x37c>
      checksum_ += data;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	f8d3 28fc 	ldr.w	r2, [r3, #2300]	@ 0x8fc
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	441a      	add	r2, r3
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 80031bc:	2b07      	cmp	r3, #7
 80031be:	d11e      	bne.n	80031fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0xec>
        message_in[index_++] = data;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 80031c6:	1c59      	adds	r1, r3, #1
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	f8c2 18f8 	str.w	r1, [r2, #2296]	@ 0x8f8
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	b2d1      	uxtb	r1, r2
 80031d2:	687a      	ldr	r2, [r7, #4]
 80031d4:	4413      	add	r3, r2
 80031d6:	460a      	mov	r2, r1
 80031d8:	f883 2424 	strb.w	r2, [r3, #1060]	@ 0x424
        bytes_--;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	@ 0x8f0
 80031e2:	1e5a      	subs	r2, r3, #1
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	@ 0x8f0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1b4      	bne.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2208      	movs	r2, #8
 80031f8:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 80031fc:	e7af      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003204:	2b00      	cmp	r3, #0
 8003206:	d128      	bne.n	800325a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x148>
        if (data == 0xff)
 8003208:	68bb      	ldr	r3, [r7, #8]
 800320a:	2bff      	cmp	r3, #255	@ 0xff
 800320c:	d10d      	bne.n	800322a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x118>
          mode_++;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f103 0214 	add.w	r2, r3, #20
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f8c3 290c 	str.w	r2, [r3, #2316]	@ 0x90c
 8003228:	e799      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	3304      	adds	r3, #4
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff f859 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 8003234:	4602      	mov	r2, r0
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800323e:	4293      	cmp	r3, r2
 8003240:	bf8c      	ite	hi
 8003242:	2301      	movhi	r3, #1
 8003244:	2300      	movls	r3, #0
 8003246:	b2db      	uxtb	r3, r3
 8003248:	2b00      	cmp	r3, #0
 800324a:	d088      	beq.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          configured_ = false;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
          return SPIN_TIMEOUT;
 8003254:	f06f 0301 	mvn.w	r3, #1
 8003258:	e130      	b.n	80034bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
      else if (mode_ == MODE_PROTOCOL_VER)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003260:	2b01      	cmp	r3, #1
 8003262:	d118      	bne.n	8003296 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x184>
        if (data == PROTOCOL_VER)
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	2bfe      	cmp	r3, #254	@ 0xfe
 8003268:	d107      	bne.n	800327a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x168>
          mode_++;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003270:	1c5a      	adds	r2, r3, #1
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 8003278:	e771      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
          if (configured_ == false)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3900 	ldrb.w	r3, [r3, #2304]	@ 0x900
 8003288:	2b00      	cmp	r3, #0
 800328a:	f47f af68 	bne.w	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f918 	bl	80034c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
 8003294:	e763      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 800329c:	2b02      	cmp	r3, #2
 800329e:	d113      	bne.n	80032c8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1b6>
        bytes_ = data;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
        index_ = 0;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8
        mode_++;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
        checksum_ = data;               /* first byte for calculating size checksum */
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
 80032c6:	e74a      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 80032ce:	2b03      	cmp	r3, #3
 80032d0:	d110      	bne.n	80032f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x1e2>
        bytes_ += data << 8;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	@ 0x8f0
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	021b      	lsls	r3, r3, #8
 80032dc:	441a      	add	r2, r3
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
        mode_++;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 80032ea:	1c5a      	adds	r2, r3, #1
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 80032f2:	e734      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 80032fa:	2b04      	cmp	r3, #4
 80032fc:	d116      	bne.n	800332c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x21a>
        if ((checksum_ % 256) == 255)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	@ 0x8fc
 8003304:	425a      	negs	r2, r3
 8003306:	b2db      	uxtb	r3, r3
 8003308:	b2d2      	uxtb	r2, r2
 800330a:	bf58      	it	pl
 800330c:	4253      	negpl	r3, r2
 800330e:	2bff      	cmp	r3, #255	@ 0xff
 8003310:	d107      	bne.n	8003322 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x210>
          mode_++;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 8003320:	e71d      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 800332a:	e718      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003332:	2b05      	cmp	r3, #5
 8003334:	d10f      	bne.n	8003356 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x244>
        topic_ = data;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	f8c3 28f4 	str.w	r2, [r3, #2292]	@ 0x8f4
        mode_++;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003344:	1c5a      	adds	r2, r3, #1
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
        checksum_ = data;               /* first byte included in checksum */
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	f8c3 28fc 	str.w	r2, [r3, #2300]	@ 0x8fc
 8003354:	e703      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 800335c:	2b06      	cmp	r3, #6
 800335e:	d117      	bne.n	8003390 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x27e>
        topic_ += data << 8;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f8d3 28f4 	ldr.w	r2, [r3, #2292]	@ 0x8f4
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	021b      	lsls	r3, r3, #8
 800336a:	441a      	add	r2, r3
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f8c3 28f4 	str.w	r2, [r3, #2292]	@ 0x8f4
        mode_ = MODE_MESSAGE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2207      	movs	r2, #7
 8003376:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
        if (bytes_ == 0)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	@ 0x8f0
 8003380:	2b00      	cmp	r3, #0
 8003382:	f47f aeec 	bne.w	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2208      	movs	r2, #8
 800338a:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
 800338e:	e6e6      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	@ 0x8ec
 8003396:	2b08      	cmp	r3, #8
 8003398:	f47f aee1 	bne.w	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f8c3 28ec 	str.w	r2, [r3, #2284]	@ 0x8ec
        if ((checksum_ % 256) == 255)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	@ 0x8fc
 80033aa:	425a      	negs	r2, r3
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	bf58      	it	pl
 80033b2:	4253      	negpl	r3, r2
 80033b4:	2bff      	cmp	r3, #255	@ 0xff
 80033b6:	f47f aed2 	bne.w	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d110      	bne.n	80033e6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2d4>
            requestSyncTime();
 80033c4:	6878      	ldr	r0, [r7, #4]
 80033c6:	f000 f87d 	bl	80034c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
            negotiateTopics();
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f000 f898 	bl	8003500 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	f8c3 2904 	str.w	r2, [r3, #2308]	@ 0x904
            last_sync_receive_time = c_time;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68fa      	ldr	r2, [r7, #12]
 80033dc:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
            return SPIN_ERR;
 80033e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033e4:	e06a      	b.n	80034bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3aa>
          else if (topic_ == TopicInfo::ID_TIME)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 80033ec:	2b0a      	cmp	r3, #10
 80033ee:	d107      	bne.n	8003400 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x2ee>
            syncTime(message_in);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 80033f6:	4619      	mov	r1, r3
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f961 	bl	80036c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>
 80033fe:	e6ae      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 8003406:	2b06      	cmp	r3, #6
 8003408:	d10e      	bne.n	8003428 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x316>
            req_param_resp.deserialize(message_in);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f603 1214 	addw	r2, r3, #2324	@ 0x914
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f203 4324 	addw	r3, r3, #1060	@ 0x424
 8003416:	4619      	mov	r1, r3
 8003418:	4610      	mov	r0, r2
 800341a:	f7fe fc82 	bl	8001d22 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_received = true;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2910 	strb.w	r2, [r3, #2320]	@ 0x910
 8003426:	e69a      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 800342e:	2b0b      	cmp	r3, #11
 8003430:	d104      	bne.n	800343c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x32a>
            configured_ = false;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
 800343a:	e690      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 8003442:	f1a3 0264 	sub.w	r2, r3, #100	@ 0x64
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f202 2222 	addw	r2, r2, #546	@ 0x222
 800344c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003450:	2b00      	cmp	r3, #0
 8003452:	f43f ae84 	beq.w	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 800345c:	f1a3 0264 	sub.w	r2, r3, #100	@ 0x64
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003466:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f8d3 38f4 	ldr.w	r3, [r3, #2292]	@ 0x8f4
 8003470:	f1a3 0264 	sub.w	r2, r3, #100	@ 0x64
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	f202 2222 	addw	r2, r2, #546	@ 0x222
 800347a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	f202 4224 	addw	r2, r2, #1060	@ 0x424
 8003488:	4611      	mov	r1, r2
 800348a:	4798      	blx	r3
    while (true)
 800348c:	e667      	b.n	800315e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x4c>
        break;
 800348e:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3900 	ldrb.w	r3, [r3, #2304]	@ 0x900
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00f      	beq.n	80034ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	f8d3 3904 	ldr.w	r3, [r3, #2308]	@ 0x904
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d906      	bls.n	80034ba <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8spinOnceEv+0x3a8>
      requestSyncTime();
 80034ac:	6878      	ldr	r0, [r7, #4]
 80034ae:	f000 f809 	bl	80034c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	f8c3 2904 	str.w	r2, [r3, #2308]	@ 0x904
    return SPIN_OK;
 80034ba:	2300      	movs	r3, #0
  }
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15requestSyncTimeEv>:
  void requestSyncTime()
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80034cc:	f107 030c 	add.w	r3, r7, #12
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7fd ff91 	bl	80013f8 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f107 020c 	add.w	r2, r7, #12
 80034e0:	210a      	movs	r1, #10
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	4798      	blx	r3
    rt_time = hardware_.time();
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	3304      	adds	r3, #4
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fe fefb 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 80034f0:	4602      	mov	r2, r0
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f8c3 2414 	str.w	r2, [r3, #1044]	@ 0x414
  }
 80034f8:	bf00      	nop
 80034fa:	3718      	adds	r7, #24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}

08003500 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv>:
    bool v = advertise(srv.pub);
    bool w = subscribe(srv);
    return v && w;
  }

  void negotiateTopics()
 8003500:	b590      	push	{r4, r7, lr}
 8003502:	b08b      	sub	sp, #44	@ 0x2c
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 8003508:	f107 030c 	add.w	r3, r7, #12
 800350c:	4618      	mov	r0, r3
 800350e:	f7fe f85d 	bl	80015cc <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 8003512:	2300      	movs	r3, #0
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
 8003516:	e062      	b.n	80035de <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xde>
    {
      if (publishers[i] != 0) // non-empty slot
 8003518:	687a      	ldr	r2, [r7, #4]
 800351a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351c:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4413      	add	r3, r2
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d056      	beq.n	80035d8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xd8>
      {
        ti.topic_id = publishers[i]->id_;
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800352e:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	4413      	add	r3, r2
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	b29b      	uxth	r3, r3
 800353c:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003542:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 8003550:	687a      	ldr	r2, [r7, #4]
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	6859      	ldr	r1, [r3, #4]
 8003560:	687a      	ldr	r2, [r7, #4]
 8003562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003564:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	4413      	add	r3, r2
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	3308      	adds	r3, #8
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4608      	mov	r0, r1
 8003578:	4798      	blx	r3
 800357a:	4603      	mov	r3, r0
 800357c:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003582:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	6859      	ldr	r1, [r3, #4]
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003592:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	4413      	add	r3, r2
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	330c      	adds	r3, #12
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	4608      	mov	r0, r1
 80035a6:	4798      	blx	r3
 80035a8:	4603      	mov	r3, r0
 80035aa:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 80035ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80035b0:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681c      	ldr	r4, [r3, #0]
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035bc:	f503 7302 	add.w	r3, r3, #520	@ 0x208
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4413      	add	r3, r2
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fd5e 	bl	8002088 <_ZN3ros9Publisher15getEndpointTypeEv>
 80035cc:	4601      	mov	r1, r0
 80035ce:	f107 030c 	add.w	r3, r7, #12
 80035d2:	461a      	mov	r2, r3
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80035d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035da:	3301      	adds	r3, #1
 80035dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	2b18      	cmp	r3, #24
 80035e2:	dd99      	ble.n	8003518 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x18>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80035e4:	2300      	movs	r3, #0
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e8:	e05e      	b.n	80036a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a8>
    {
      if (subscribers[i] != 0) // non-empty slot
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035ee:	f202 2222 	addw	r2, r2, #546	@ 0x222
 80035f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d053      	beq.n	80036a2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0x1a2>
      {
        ti.topic_id = subscribers[i]->id_;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035fe:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	b29b      	uxth	r3, r3
 800360a:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003610:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003620:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800362c:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	3308      	adds	r3, #8
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4608      	mov	r0, r1
 800363c:	4798      	blx	r3
 800363e:	4603      	mov	r3, r0
 8003640:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003646:	f202 2222 	addw	r2, r2, #546	@ 0x222
 800364a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003652:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	330c      	adds	r3, #12
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4608      	mov	r0, r1
 8003662:	4798      	blx	r3
 8003664:	4603      	mov	r3, r0
 8003666:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8003668:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800366c:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681c      	ldr	r4, [r3, #0]
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003678:	f202 2222 	addw	r2, r2, #546	@ 0x222
 800367c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003684:	f202 2222 	addw	r2, r2, #546	@ 0x222
 8003688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	3304      	adds	r3, #4
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4608      	mov	r0, r1
 8003694:	4798      	blx	r3
 8003696:	4601      	mov	r1, r0
 8003698:	f107 030c 	add.w	r3, r7, #12
 800369c:	461a      	mov	r2, r3
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80036a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a4:	3301      	adds	r3, #1
 80036a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80036a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036aa:	2b18      	cmp	r3, #24
 80036ac:	dd9d      	ble.n	80035ea <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE15negotiateTopicsEv+0xea>
      }
    }
    configured_ = true;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 2900 	strb.w	r2, [r3, #2304]	@ 0x900
  }
 80036b6:	bf00      	nop
 80036b8:	372c      	adds	r7, #44	@ 0x2c
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd90      	pop	{r4, r7, pc}
	...

080036c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 80036ca:	f107 0308 	add.w	r3, r7, #8
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7fd fe92 	bl	80013f8 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	3304      	adds	r3, #4
 80036d8:	4618      	mov	r0, r3
 80036da:	f7fe fe04 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 80036de:	4602      	mov	r2, r0
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	f8d3 3414 	ldr.w	r3, [r3, #1044]	@ 0x414
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 80036ea:	f107 0308 	add.w	r3, r7, #8
 80036ee:	6839      	ldr	r1, [r7, #0]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7fd fef0 	bl	80014d6 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	4915      	ldr	r1, [pc, #84]	@ (8003750 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 80036fc:	fba1 1303 	umull	r1, r3, r1, r3
 8003700:	099b      	lsrs	r3, r3, #6
 8003702:	4413      	add	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 8003706:	6939      	ldr	r1, [r7, #16]
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4b11      	ldr	r3, [pc, #68]	@ (8003750 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x90>)
 800370c:	fba3 0302 	umull	r0, r3, r3, r2
 8003710:	099b      	lsrs	r3, r3, #6
 8003712:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003716:	fb00 f303 	mul.w	r3, r0, r3
 800371a:	1ad3      	subs	r3, r2, r3
 800371c:	4a0d      	ldr	r2, [pc, #52]	@ (8003754 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8syncTimeEPh+0x94>)
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	440b      	add	r3, r1
 8003724:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8003726:	f107 0308 	add.w	r3, r7, #8
 800372a:	3304      	adds	r3, #4
 800372c:	4619      	mov	r1, r3
 800372e:	6878      	ldr	r0, [r7, #4]
 8003730:	f000 f8a6 	bl	8003880 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3304      	adds	r3, #4
 8003738:	4618      	mov	r0, r3
 800373a:	f7fe fdd4 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 800373e:	4602      	mov	r2, r0
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
  }
 8003746:	bf00      	nop
 8003748:	3718      	adds	r7, #24
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	10624dd3 	.word	0x10624dd3
 8003754:	000f4240 	.word	0x000f4240

08003758 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg) override
 8003758:	b580      	push	{r7, lr}
 800375a:	b088      	sub	sp, #32
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b63      	cmp	r3, #99	@ 0x63
 8003768:	dd09      	ble.n	800377e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	f893 3900 	ldrb.w	r3, [r3, #2304]	@ 0x900
 8003770:	f083 0301 	eor.w	r3, r3, #1
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 800377a:	2300      	movs	r3, #0
 800377c:	e079      	b.n	8003872 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	68fa      	ldr	r2, [r7, #12]
 8003786:	f202 6224 	addw	r2, r2, #1572	@ 0x624
 800378a:	3207      	adds	r2, #7
 800378c:	4611      	mov	r1, r2
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	4798      	blx	r3
 8003792:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	22ff      	movs	r2, #255	@ 0xff
 8003798:	f883 2624 	strb.w	r2, [r3, #1572]	@ 0x624
    message_out[1] = PROTOCOL_VER;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	22fe      	movs	r2, #254	@ 0xfe
 80037a0:	f883 2625 	strb.w	r2, [r3, #1573]	@ 0x625
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f883 2626 	strb.w	r2, [r3, #1574]	@ 0x626
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	0a1b      	lsrs	r3, r3, #8
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	b2da      	uxtb	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f883 2627 	strb.w	r2, [r3, #1575]	@ 0x627
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	f893 2626 	ldrb.w	r2, [r3, #1574]	@ 0x626
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f893 3627 	ldrb.w	r3, [r3, #1575]	@ 0x627
 80037ca:	4413      	add	r3, r2
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	43db      	mvns	r3, r3
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f883 2628 	strb.w	r2, [r3, #1576]	@ 0x628
    message_out[5] = (uint8_t)((int16_t)id & 255);
 80037d8:	68bb      	ldr	r3, [r7, #8]
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f883 2629 	strb.w	r2, [r3, #1577]	@ 0x629
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	b21b      	sxth	r3, r3
 80037e6:	121b      	asrs	r3, r3, #8
 80037e8:	b21b      	sxth	r3, r3
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	f883 262a 	strb.w	r2, [r3, #1578]	@ 0x62a

    /* calculate checksum */
    int chk = 0;
 80037f2:	2300      	movs	r3, #0
 80037f4:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 80037f6:	2305      	movs	r3, #5
 80037f8:	61bb      	str	r3, [r7, #24]
 80037fa:	e00c      	b.n	8003816 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xbe>
      chk += message_out[i];
 80037fc:	68fa      	ldr	r2, [r7, #12]
 80037fe:	69bb      	ldr	r3, [r7, #24]
 8003800:	4413      	add	r3, r2
 8003802:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	461a      	mov	r2, r3
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4413      	add	r3, r2
 800380e:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	3301      	adds	r3, #1
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	3306      	adds	r3, #6
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	429a      	cmp	r2, r3
 800381e:	dded      	ble.n	80037fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0xa4>
    l += 7;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	3307      	adds	r3, #7
 8003824:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	425a      	negs	r2, r3
 800382a:	b2db      	uxtb	r3, r3
 800382c:	b2d2      	uxtb	r2, r2
 800382e:	bf58      	it	pl
 8003830:	4253      	negpl	r3, r2
 8003832:	b2da      	uxtb	r2, r3
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	1c59      	adds	r1, r3, #1
 8003838:	6179      	str	r1, [r7, #20]
 800383a:	43d2      	mvns	r2, r2
 800383c:	b2d1      	uxtb	r1, r2
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	4413      	add	r3, r2
 8003842:	460a      	mov	r2, r1
 8003844:	f883 2624 	strb.w	r2, [r3, #1572]	@ 0x624

    if (l <= OUTPUT_SIZE)
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800384e:	dc0a      	bgt.n	8003866 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1d18      	adds	r0, r3, #4
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f203 6324 	addw	r3, r3, #1572	@ 0x624
 800385a:	697a      	ldr	r2, [r7, #20]
 800385c:	4619      	mov	r1, r3
 800385e:	f7fe fcf5 	bl	800224c <_ZN13STM32Hardware5writeEPhi>
      return l;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	e005      	b.n	8003872 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8003866:	4905      	ldr	r1, [pc, #20]	@ (800387c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE7publishEiPKNS_3MsgE+0x124>)
 8003868:	68f8      	ldr	r0, [r7, #12]
 800386a:	f000 f849 	bl	8003900 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>
      return -1;
 800386e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    }
  }
 8003872:	4618      	mov	r0, r3
 8003874:	3720      	adds	r7, #32
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	0800e6d8 	.word	0x0800e6d8

08003880 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE>:
  void setNow(const Time & new_now)
 8003880:	b580      	push	{r7, lr}
 8003882:	b084      	sub	sp, #16
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	4618      	mov	r0, r3
 8003890:	f7fe fd29 	bl	80022e6 <_ZN13STM32Hardware4timeEv>
 8003894:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	4915      	ldr	r1, [pc, #84]	@ (80038f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 800389e:	fba1 1303 	umull	r1, r3, r1, r3
 80038a2:	099b      	lsrs	r3, r3, #6
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	1e5a      	subs	r2, r3, #1
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	6859      	ldr	r1, [r3, #4]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	4b0f      	ldr	r3, [pc, #60]	@ (80038f4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x74>)
 80038b6:	fba3 0302 	umull	r0, r3, r3, r2
 80038ba:	099b      	lsrs	r3, r3, #6
 80038bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80038c0:	fb00 f303 	mul.w	r3, r0, r3
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	4a0c      	ldr	r2, [pc, #48]	@ (80038f8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x78>)
 80038c8:	fb02 f303 	mul.w	r3, r2, r3
 80038cc:	1aca      	subs	r2, r1, r3
 80038ce:	4b0b      	ldr	r3, [pc, #44]	@ (80038fc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE6setNowERKNS_4TimeE+0x7c>)
 80038d0:	4413      	add	r3, r2
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	f8c2 341c 	str.w	r3, [r2, #1052]	@ 0x41c
    normalizeSecNSec(sec_offset, nsec_offset);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f503 6283 	add.w	r2, r3, #1048	@ 0x418
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80038e4:	4619      	mov	r1, r3
 80038e6:	4610      	mov	r0, r2
 80038e8:	f000 fc3e 	bl	8004168 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 80038ec:	bf00      	nop
 80038ee:	3710      	adds	r7, #16
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	10624dd3 	.word	0x10624dd3
 80038f8:	000f4240 	.word	0x000f4240
 80038fc:	3b9aca00 	.word	0x3b9aca00

08003900 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	2103      	movs	r1, #3
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f804 	bl	800391c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>
  }
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE3logEcPKc>:
  void log(char byte, const char * msg)
 800391c:	b580      	push	{r7, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	460b      	mov	r3, r1
 8003926:	607a      	str	r2, [r7, #4]
 8003928:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 800392a:	f107 0314 	add.w	r3, r7, #20
 800392e:	4618      	mov	r0, r3
 8003930:	f7fe f80c 	bl	800194c <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8003934:	7afb      	ldrb	r3, [r7, #11]
 8003936:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f107 0214 	add.w	r2, r7, #20
 8003946:	2107      	movs	r1, #7
 8003948:	68f8      	ldr	r0, [r7, #12]
 800394a:	4798      	blx	r3
  }
 800394c:	bf00      	nop
 800394e:	3720      	adds	r7, #32
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}

08003954 <_Z41__static_initialization_and_destruction_0ii>:
 8003954:	b580      	push	{r7, lr}
 8003956:	b082      	sub	sp, #8
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2b01      	cmp	r3, #1
 8003962:	d116      	bne.n	8003992 <_Z41__static_initialization_and_destruction_0ii+0x3e>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800396a:	4293      	cmp	r3, r2
 800396c:	d111      	bne.n	8003992 <_Z41__static_initialization_and_destruction_0ii+0x3e>
ros::NodeHandle nh;
 800396e:	480b      	ldr	r0, [pc, #44]	@ (800399c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8003970:	f7ff f91e 	bl	8002bb0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EEC1Ev>
std_msgs::String str_msg;
 8003974:	480a      	ldr	r0, [pc, #40]	@ (80039a0 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8003976:	f7fe fcc1 	bl	80022fc <_ZN8std_msgs6StringC1Ev>
ros::Publisher chatter("stm32_to_pc", &str_msg);
 800397a:	2300      	movs	r3, #0
 800397c:	4a08      	ldr	r2, [pc, #32]	@ (80039a0 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800397e:	4909      	ldr	r1, [pc, #36]	@ (80039a4 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8003980:	4809      	ldr	r0, [pc, #36]	@ (80039a8 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8003982:	f7fe fb57 	bl	8002034 <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<std_msgs::Float32MultiArray> listener("wheel_velocity", &stringCallback);
 8003986:	2301      	movs	r3, #1
 8003988:	4a08      	ldr	r2, [pc, #32]	@ (80039ac <_Z41__static_initialization_and_destruction_0ii+0x58>)
 800398a:	4909      	ldr	r1, [pc, #36]	@ (80039b0 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 800398c:	4809      	ldr	r0, [pc, #36]	@ (80039b4 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 800398e:	f7ff fb1b 	bl	8002fc8 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvEC1EPKcPFvRKS2_Ei>
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000b60 	.word	0x20000b60
 80039a0:	2000149c 	.word	0x2000149c
 80039a4:	0800e714 	.word	0x0800e714
 80039a8:	200014a4 	.word	0x200014a4
 80039ac:	08002ca1 	.word	0x08002ca1
 80039b0:	0800e720 	.word	0x0800e720
 80039b4:	200014b8 	.word	0x200014b8

080039b8 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE8callbackEPh>:

  virtual void callback(unsigned char* data) override
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	330c      	adds	r3, #12
 80039c6:	6839      	ldr	r1, [r7, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff f83d 	bl	8002a48 <_ZN8std_msgs17Float32MultiArray11deserializeEPh>
    this->cb_(msg);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	320c      	adds	r2, #12
 80039d6:	4610      	mov	r0, r2
 80039d8:	4798      	blx	r3
  }
 80039da:	bf00      	nop
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5() override
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType() override
 80039e2:	b480      	push	{r7}
 80039e4:	b083      	sub	sp, #12
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  }
 80039ee:	4618      	mov	r0, r3
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bc80      	pop	{r7}
 80039f6:	4770      	bx	lr

080039f8 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE10getMsgTypeEv>:
  virtual const char * getMsgType() override
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	330c      	adds	r3, #12
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f8ab 	bl	8002b60 <_ZN8std_msgs17Float32MultiArray7getTypeEv>
 8003a0a:	4603      	mov	r3, r0
  }
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3708      	adds	r7, #8
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <_ZN3ros10SubscriberIN8std_msgs17Float32MultiArrayEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5() override
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	330c      	adds	r3, #12
 8003a20:	4618      	mov	r0, r3
 8003a22:	f7ff f8a9 	bl	8002b78 <_ZN8std_msgs17Float32MultiArray6getMD5Ev>
 8003a26:	4603      	mov	r3, r0
  }
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi512ELi512EE9connectedEv>:
  virtual bool connected() override
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
    return configured_;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 3900 	ldrb.w	r3, [r3, #2304]	@ 0x900
  };
 8003a3e:	4618      	mov	r0, r3
 8003a40:	370c      	adds	r7, #12
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <_GLOBAL__sub_I_real_left_vel>:
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003a50:	2001      	movs	r0, #1
 8003a52:	f7ff ff7f 	bl	8003954 <_Z41__static_initialization_and_destruction_0ii>
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003a5e:	4b18      	ldr	r3, [pc, #96]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a60:	699b      	ldr	r3, [r3, #24]
 8003a62:	4a17      	ldr	r2, [pc, #92]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	6193      	str	r3, [r2, #24]
 8003a6a:	4b15      	ldr	r3, [pc, #84]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	f003 0301 	and.w	r3, r3, #1
 8003a72:	60bb      	str	r3, [r7, #8]
 8003a74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a76:	4b12      	ldr	r3, [pc, #72]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	4a11      	ldr	r2, [pc, #68]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	61d3      	str	r3, [r2, #28]
 8003a82:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac0 <HAL_MspInit+0x68>)
 8003a84:	69db      	ldr	r3, [r3, #28]
 8003a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8a:	607b      	str	r3, [r7, #4]
 8003a8c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a8e:	2200      	movs	r2, #0
 8003a90:	210f      	movs	r1, #15
 8003a92:	f06f 0001 	mvn.w	r0, #1
 8003a96:	f000 fdd6 	bl	8004646 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HAL_MspInit+0x6c>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003aae:	60fb      	str	r3, [r7, #12]
 8003ab0:	4a04      	ldr	r2, [pc, #16]	@ (8003ac4 <HAL_MspInit+0x6c>)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ab6:	bf00      	nop
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	40010000 	.word	0x40010000

08003ac8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b08c      	sub	sp, #48	@ 0x30
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003ade:	4b2e      	ldr	r3, [pc, #184]	@ (8003b98 <HAL_InitTick+0xd0>)
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	4a2d      	ldr	r2, [pc, #180]	@ (8003b98 <HAL_InitTick+0xd0>)
 8003ae4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003ae8:	6193      	str	r3, [r2, #24]
 8003aea:	4b2b      	ldr	r3, [pc, #172]	@ (8003b98 <HAL_InitTick+0xd0>)
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003af2:	60bb      	str	r3, [r7, #8]
 8003af4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003af6:	f107 020c 	add.w	r2, r7, #12
 8003afa:	f107 0310 	add.w	r3, r7, #16
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f001 fdfb 	bl	80056fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003b06:	f001 fde5 	bl	80056d4 <HAL_RCC_GetPCLK2Freq>
 8003b0a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003b0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b0e:	4a23      	ldr	r2, [pc, #140]	@ (8003b9c <HAL_InitTick+0xd4>)
 8003b10:	fba2 2303 	umull	r2, r3, r2, r3
 8003b14:	0c9b      	lsrs	r3, r3, #18
 8003b16:	3b01      	subs	r3, #1
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003b1a:	4b21      	ldr	r3, [pc, #132]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b1c:	4a21      	ldr	r2, [pc, #132]	@ (8003ba4 <HAL_InitTick+0xdc>)
 8003b1e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003b20:	4b1f      	ldr	r3, [pc, #124]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b22:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003b26:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003b28:	4a1d      	ldr	r2, [pc, #116]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b2c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b34:	4b1a      	ldr	r3, [pc, #104]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b3a:	4b19      	ldr	r3, [pc, #100]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003b40:	4817      	ldr	r0, [pc, #92]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b42:	f001 fe29 	bl	8005798 <HAL_TIM_Base_Init>
 8003b46:	4603      	mov	r3, r0
 8003b48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003b4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d11b      	bne.n	8003b8c <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003b54:	4812      	ldr	r0, [pc, #72]	@ (8003ba0 <HAL_InitTick+0xd8>)
 8003b56:	f001 fe77 	bl	8005848 <HAL_TIM_Base_Start_IT>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003b60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d111      	bne.n	8003b8c <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003b68:	2019      	movs	r0, #25
 8003b6a:	f000 fd88 	bl	800467e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2b0f      	cmp	r3, #15
 8003b72:	d808      	bhi.n	8003b86 <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8003b74:	2200      	movs	r2, #0
 8003b76:	6879      	ldr	r1, [r7, #4]
 8003b78:	2019      	movs	r0, #25
 8003b7a:	f000 fd64 	bl	8004646 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8003ba8 <HAL_InitTick+0xe0>)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6013      	str	r3, [r2, #0]
 8003b84:	e002      	b.n	8003b8c <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003b8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3730      	adds	r7, #48	@ 0x30
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}
 8003b98:	40021000 	.word	0x40021000
 8003b9c:	431bde83 	.word	0x431bde83
 8003ba0:	20001560 	.word	0x20001560
 8003ba4:	40012c00 	.word	0x40012c00
 8003ba8:	20000024 	.word	0x20000024

08003bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003bac:	b480      	push	{r7}
 8003bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003bb0:	bf00      	nop
 8003bb2:	e7fd      	b.n	8003bb0 <NMI_Handler+0x4>

08003bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003bb8:	bf00      	nop
 8003bba:	e7fd      	b.n	8003bb8 <HardFault_Handler+0x4>

08003bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003bc0:	bf00      	nop
 8003bc2:	e7fd      	b.n	8003bc0 <MemManage_Handler+0x4>

08003bc4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003bc8:	bf00      	nop
 8003bca:	e7fd      	b.n	8003bc8 <BusFault_Handler+0x4>

08003bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003bd0:	bf00      	nop
 8003bd2:	e7fd      	b.n	8003bd0 <UsageFault_Handler+0x4>

08003bd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bc80      	pop	{r7}
 8003bde:	4770      	bx	lr

08003be0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003be4:	4802      	ldr	r0, [pc, #8]	@ (8003bf0 <DMA1_Channel4_IRQHandler+0x10>)
 8003be6:	f000 fec7 	bl	8004978 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003bea:	bf00      	nop
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20001758 	.word	0x20001758

08003bf4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003bf8:	4802      	ldr	r0, [pc, #8]	@ (8003c04 <DMA1_Channel5_IRQHandler+0x10>)
 8003bfa:	f000 febd 	bl	8004978 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8003bfe:	bf00      	nop
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	20001714 	.word	0x20001714

08003c08 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003c0c:	4802      	ldr	r0, [pc, #8]	@ (8003c18 <TIM1_UP_IRQHandler+0x10>)
 8003c0e:	f002 f88f 	bl	8005d30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003c12:	bf00      	nop
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20001560 	.word	0x20001560

08003c1c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003c20:	4802      	ldr	r0, [pc, #8]	@ (8003c2c <USART1_IRQHandler+0x10>)
 8003c22:	f002 fdd7 	bl	80067d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003c26:	bf00      	nop
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20001684 	.word	0x20001684

08003c30 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c30:	b480      	push	{r7}
 8003c32:	af00      	add	r7, sp, #0
  return 1;
 8003c34:	2301      	movs	r3, #1
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr

08003c3e <_kill>:

int _kill(int pid, int sig)
{
 8003c3e:	b580      	push	{r7, lr}
 8003c40:	b082      	sub	sp, #8
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
 8003c46:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c48:	f008 fbe4 	bl	800c414 <__errno>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	2216      	movs	r2, #22
 8003c50:	601a      	str	r2, [r3, #0]
  return -1;
 8003c52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}

08003c5e <_exit>:

void _exit (int status)
{
 8003c5e:	b580      	push	{r7, lr}
 8003c60:	b082      	sub	sp, #8
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c66:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f7ff ffe7 	bl	8003c3e <_kill>
  while (1) {}    /* Make sure we hang here */
 8003c70:	bf00      	nop
 8003c72:	e7fd      	b.n	8003c70 <_exit+0x12>

08003c74 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c80:	2300      	movs	r3, #0
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	e00a      	b.n	8003c9c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003c86:	f3af 8000 	nop.w
 8003c8a:	4601      	mov	r1, r0
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	60ba      	str	r2, [r7, #8]
 8003c92:	b2ca      	uxtb	r2, r1
 8003c94:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	3301      	adds	r3, #1
 8003c9a:	617b      	str	r3, [r7, #20]
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	dbf0      	blt.n	8003c86 <_read+0x12>
  }

  return len;
 8003ca4:	687b      	ldr	r3, [r7, #4]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3718      	adds	r7, #24
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}

08003cae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b086      	sub	sp, #24
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	60f8      	str	r0, [r7, #12]
 8003cb6:	60b9      	str	r1, [r7, #8]
 8003cb8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cba:	2300      	movs	r3, #0
 8003cbc:	617b      	str	r3, [r7, #20]
 8003cbe:	e009      	b.n	8003cd4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	60ba      	str	r2, [r7, #8]
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	3301      	adds	r3, #1
 8003cd2:	617b      	str	r3, [r7, #20]
 8003cd4:	697a      	ldr	r2, [r7, #20]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	dbf1      	blt.n	8003cc0 <_write+0x12>
  }
  return len;
 8003cdc:	687b      	ldr	r3, [r7, #4]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <_close>:

int _close(int file)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003cee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d0c:	605a      	str	r2, [r3, #4]
  return 0;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	4618      	mov	r0, r3
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	bc80      	pop	{r7}
 8003d18:	4770      	bx	lr

08003d1a <_isatty>:

int _isatty(int file)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	b083      	sub	sp, #12
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d22:	2301      	movs	r3, #1
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b085      	sub	sp, #20
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bc80      	pop	{r7}
 8003d44:	4770      	bx	lr
	...

08003d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d50:	4a14      	ldr	r2, [pc, #80]	@ (8003da4 <_sbrk+0x5c>)
 8003d52:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <_sbrk+0x60>)
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d5c:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <_sbrk+0x64>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d102      	bne.n	8003d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d64:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <_sbrk+0x64>)
 8003d66:	4a12      	ldr	r2, [pc, #72]	@ (8003db0 <_sbrk+0x68>)
 8003d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d6a:	4b10      	ldr	r3, [pc, #64]	@ (8003dac <_sbrk+0x64>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d207      	bcs.n	8003d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d78:	f008 fb4c 	bl	800c414 <__errno>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	220c      	movs	r2, #12
 8003d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d86:	e009      	b.n	8003d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d88:	4b08      	ldr	r3, [pc, #32]	@ (8003dac <_sbrk+0x64>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d8e:	4b07      	ldr	r3, [pc, #28]	@ (8003dac <_sbrk+0x64>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4413      	add	r3, r2
 8003d96:	4a05      	ldr	r2, [pc, #20]	@ (8003dac <_sbrk+0x64>)
 8003d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	20005000 	.word	0x20005000
 8003da8:	00000400 	.word	0x00000400
 8003dac:	200015a8 	.word	0x200015a8
 8003db0:	20002778 	.word	0x20002778

08003db4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003db8:	bf00      	nop
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bc80      	pop	{r7}
 8003dbe:	4770      	bx	lr

08003dc0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b08e      	sub	sp, #56	@ 0x38
 8003dc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
	PWM_Config pwm_config = {.pwm_resolution = 10, .pwm_freq = 1000, .pwm_input_freq = 72*1000000};
 8003dc6:	4a36      	ldr	r2, [pc, #216]	@ (8003ea0 <MX_TIM2_Init+0xe0>)
 8003dc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003dcc:	ca07      	ldmia	r2, {r0, r1, r2}
 8003dce:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint32_t PSC_value, ARR_value;
	calculate_pwm_values(&pwm_config, &PSC_value, &ARR_value);
 8003dd2:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8003dd6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003dda:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003dde:	4618      	mov	r0, r3
 8003de0:	f003 fcf2 	bl	80077c8 <calculate_pwm_values>
  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de4:	f107 031c 	add.w	r3, r7, #28
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003dee:	463b      	mov	r3, r7
 8003df0:	2200      	movs	r2, #0
 8003df2:	601a      	str	r2, [r3, #0]
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	609a      	str	r2, [r3, #8]
 8003df8:	60da      	str	r2, [r3, #12]
 8003dfa:	611a      	str	r2, [r3, #16]
 8003dfc:	615a      	str	r2, [r3, #20]
 8003dfe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003e00:	4b28      	ldr	r3, [pc, #160]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003e06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003e08:	4b26      	ldr	r3, [pc, #152]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e0e:	4b25      	ldr	r3, [pc, #148]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003e14:	4b23      	ldr	r3, [pc, #140]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e1c:	4b21      	ldr	r3, [pc, #132]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e22:	4b20      	ldr	r3, [pc, #128]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e24:	2200      	movs	r2, #0
 8003e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003e28:	481e      	ldr	r0, [pc, #120]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e2a:	f001 fd5f 	bl	80058ec <HAL_TIM_PWM_Init>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d001      	beq.n	8003e38 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8003e34:	f7fd faba 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003e40:	f107 031c 	add.w	r3, r7, #28
 8003e44:	4619      	mov	r1, r3
 8003e46:	4817      	ldr	r0, [pc, #92]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e48:	f002 fb6e 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d001      	beq.n	8003e56 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003e52:	f7fd faab 	bl	80013ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e56:	2360      	movs	r3, #96	@ 0x60
 8003e58:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e62:	2300      	movs	r3, #0
 8003e64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003e66:	463b      	mov	r3, r7
 8003e68:	2200      	movs	r2, #0
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	480d      	ldr	r0, [pc, #52]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e6e:	f002 f867 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 8003e72:	4603      	mov	r3, r0
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d001      	beq.n	8003e7c <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8003e78:	f7fd fa98 	bl	80013ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e7c:	463b      	mov	r3, r7
 8003e7e:	2204      	movs	r2, #4
 8003e80:	4619      	mov	r1, r3
 8003e82:	4808      	ldr	r0, [pc, #32]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e84:	f002 f85c 	bl	8005f40 <HAL_TIM_PWM_ConfigChannel>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d001      	beq.n	8003e92 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8003e8e:	f7fd fa8d 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003e92:	4804      	ldr	r0, [pc, #16]	@ (8003ea4 <MX_TIM2_Init+0xe4>)
 8003e94:	f000 f938 	bl	8004108 <HAL_TIM_MspPostInit>

}
 8003e98:	bf00      	nop
 8003e9a:	3738      	adds	r7, #56	@ 0x38
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	0800e730 	.word	0x0800e730
 8003ea4:	200015ac 	.word	0x200015ac

08003ea8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08c      	sub	sp, #48	@ 0x30
 8003eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003eae:	f107 030c 	add.w	r3, r7, #12
 8003eb2:	2224      	movs	r2, #36	@ 0x24
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f008 fa59 	bl	800c36e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ebc:	1d3b      	adds	r3, r7, #4
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003ec4:	4b20      	ldr	r3, [pc, #128]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ec6:	4a21      	ldr	r2, [pc, #132]	@ (8003f4c <MX_TIM3_Init+0xa4>)
 8003ec8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003eca:	4b1f      	ldr	r3, [pc, #124]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ecc:	2200      	movs	r2, #0
 8003ece:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003ed6:	4b1c      	ldr	r3, [pc, #112]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ed8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003edc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ede:	4b1a      	ldr	r3, [pc, #104]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ee4:	4b18      	ldr	r3, [pc, #96]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003eea:	2301      	movs	r3, #1
 8003eec:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003efe:	2300      	movs	r3, #0
 8003f00:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f02:	2301      	movs	r3, #1
 8003f04:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f06:	2300      	movs	r3, #0
 8003f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003f0e:	f107 030c 	add.w	r3, r7, #12
 8003f12:	4619      	mov	r1, r3
 8003f14:	480c      	ldr	r0, [pc, #48]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003f16:	f001 fddb 	bl	8005ad0 <HAL_TIM_Encoder_Init>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d001      	beq.n	8003f24 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8003f20:	f7fd fa44 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f24:	2300      	movs	r3, #0
 8003f26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003f2c:	1d3b      	adds	r3, r7, #4
 8003f2e:	4619      	mov	r1, r3
 8003f30:	4805      	ldr	r0, [pc, #20]	@ (8003f48 <MX_TIM3_Init+0xa0>)
 8003f32:	f002 faf9 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8003f3c:	f7fd fa36 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003f40:	bf00      	nop
 8003f42:	3730      	adds	r7, #48	@ 0x30
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	200015f4 	.word	0x200015f4
 8003f4c:	40000400 	.word	0x40000400

08003f50 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08c      	sub	sp, #48	@ 0x30
 8003f54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003f56:	f107 030c 	add.w	r3, r7, #12
 8003f5a:	2224      	movs	r2, #36	@ 0x24
 8003f5c:	2100      	movs	r1, #0
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f008 fa05 	bl	800c36e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f64:	1d3b      	adds	r3, r7, #4
 8003f66:	2200      	movs	r2, #0
 8003f68:	601a      	str	r2, [r3, #0]
 8003f6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003f6c:	4b20      	ldr	r3, [pc, #128]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f6e:	4a21      	ldr	r2, [pc, #132]	@ (8003ff4 <MX_TIM4_Init+0xa4>)
 8003f70:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003f72:	4b1f      	ldr	r3, [pc, #124]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f78:	4b1d      	ldr	r3, [pc, #116]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003f7e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f84:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f86:	4b1a      	ldr	r3, [pc, #104]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f8c:	4b18      	ldr	r3, [pc, #96]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003f92:	2301      	movs	r3, #1
 8003f94:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f96:	2300      	movs	r3, #0
 8003f98:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003faa:	2301      	movs	r3, #1
 8003fac:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003fb6:	f107 030c 	add.w	r3, r7, #12
 8003fba:	4619      	mov	r1, r3
 8003fbc:	480c      	ldr	r0, [pc, #48]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003fbe:	f001 fd87 	bl	8005ad0 <HAL_TIM_Encoder_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003fc8:	f7fd f9f0 	bl	80013ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fcc:	2300      	movs	r3, #0
 8003fce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003fd4:	1d3b      	adds	r3, r7, #4
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4805      	ldr	r0, [pc, #20]	@ (8003ff0 <MX_TIM4_Init+0xa0>)
 8003fda:	f002 faa5 	bl	8006528 <HAL_TIMEx_MasterConfigSynchronization>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8003fe4:	f7fd f9e2 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003fe8:	bf00      	nop
 8003fea:	3730      	adds	r7, #48	@ 0x30
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	2000163c 	.word	0x2000163c
 8003ff4:	40000800 	.word	0x40000800

08003ff8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b085      	sub	sp, #20
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004008:	d10b      	bne.n	8004022 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800400a:	4b08      	ldr	r3, [pc, #32]	@ (800402c <HAL_TIM_PWM_MspInit+0x34>)
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	4a07      	ldr	r2, [pc, #28]	@ (800402c <HAL_TIM_PWM_MspInit+0x34>)
 8004010:	f043 0301 	orr.w	r3, r3, #1
 8004014:	61d3      	str	r3, [r2, #28]
 8004016:	4b05      	ldr	r3, [pc, #20]	@ (800402c <HAL_TIM_PWM_MspInit+0x34>)
 8004018:	69db      	ldr	r3, [r3, #28]
 800401a:	f003 0301 	and.w	r3, r3, #1
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004022:	bf00      	nop
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	40021000 	.word	0x40021000

08004030 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b08a      	sub	sp, #40	@ 0x28
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004038:	f107 0318 	add.w	r3, r7, #24
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
 8004040:	605a      	str	r2, [r3, #4]
 8004042:	609a      	str	r2, [r3, #8]
 8004044:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a2a      	ldr	r2, [pc, #168]	@ (80040f4 <HAL_TIM_Encoder_MspInit+0xc4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d124      	bne.n	800409a <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004050:	4b29      	ldr	r3, [pc, #164]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8004052:	69db      	ldr	r3, [r3, #28]
 8004054:	4a28      	ldr	r2, [pc, #160]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8004056:	f043 0302 	orr.w	r3, r3, #2
 800405a:	61d3      	str	r3, [r2, #28]
 800405c:	4b26      	ldr	r3, [pc, #152]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800405e:	69db      	ldr	r3, [r3, #28]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	617b      	str	r3, [r7, #20]
 8004066:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004068:	4b23      	ldr	r3, [pc, #140]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 800406e:	f043 0304 	orr.w	r3, r3, #4
 8004072:	6193      	str	r3, [r2, #24]
 8004074:	4b20      	ldr	r3, [pc, #128]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 8004076:	699b      	ldr	r3, [r3, #24]
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	613b      	str	r3, [r7, #16]
 800407e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004080:	23c0      	movs	r3, #192	@ 0xc0
 8004082:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004084:	2300      	movs	r3, #0
 8004086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004088:	2300      	movs	r3, #0
 800408a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800408c:	f107 0318 	add.w	r3, r7, #24
 8004090:	4619      	mov	r1, r3
 8004092:	481a      	ldr	r0, [pc, #104]	@ (80040fc <HAL_TIM_Encoder_MspInit+0xcc>)
 8004094:	f000 fda4 	bl	8004be0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004098:	e028      	b.n	80040ec <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a18      	ldr	r2, [pc, #96]	@ (8004100 <HAL_TIM_Encoder_MspInit+0xd0>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d123      	bne.n	80040ec <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80040a4:	4b14      	ldr	r3, [pc, #80]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040a6:	69db      	ldr	r3, [r3, #28]
 80040a8:	4a13      	ldr	r2, [pc, #76]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040aa:	f043 0304 	orr.w	r3, r3, #4
 80040ae:	61d3      	str	r3, [r2, #28]
 80040b0:	4b11      	ldr	r3, [pc, #68]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040b2:	69db      	ldr	r3, [r3, #28]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040bc:	4b0e      	ldr	r3, [pc, #56]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	4a0d      	ldr	r2, [pc, #52]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040c2:	f043 0308 	orr.w	r3, r3, #8
 80040c6:	6193      	str	r3, [r2, #24]
 80040c8:	4b0b      	ldr	r3, [pc, #44]	@ (80040f8 <HAL_TIM_Encoder_MspInit+0xc8>)
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80040d4:	23c0      	movs	r3, #192	@ 0xc0
 80040d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80040d8:	2300      	movs	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040dc:	2300      	movs	r3, #0
 80040de:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040e0:	f107 0318 	add.w	r3, r7, #24
 80040e4:	4619      	mov	r1, r3
 80040e6:	4807      	ldr	r0, [pc, #28]	@ (8004104 <HAL_TIM_Encoder_MspInit+0xd4>)
 80040e8:	f000 fd7a 	bl	8004be0 <HAL_GPIO_Init>
}
 80040ec:	bf00      	nop
 80040ee:	3728      	adds	r7, #40	@ 0x28
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40000400 	.word	0x40000400
 80040f8:	40021000 	.word	0x40021000
 80040fc:	40010800 	.word	0x40010800
 8004100:	40000800 	.word	0x40000800
 8004104:	40010c00 	.word	0x40010c00

08004108 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b088      	sub	sp, #32
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004110:	f107 0310 	add.w	r3, r7, #16
 8004114:	2200      	movs	r2, #0
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	605a      	str	r2, [r3, #4]
 800411a:	609a      	str	r2, [r3, #8]
 800411c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004126:	d117      	bne.n	8004158 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004128:	4b0d      	ldr	r3, [pc, #52]	@ (8004160 <HAL_TIM_MspPostInit+0x58>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	4a0c      	ldr	r2, [pc, #48]	@ (8004160 <HAL_TIM_MspPostInit+0x58>)
 800412e:	f043 0304 	orr.w	r3, r3, #4
 8004132:	6193      	str	r3, [r2, #24]
 8004134:	4b0a      	ldr	r3, [pc, #40]	@ (8004160 <HAL_TIM_MspPostInit+0x58>)
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	f003 0304 	and.w	r3, r3, #4
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004140:	2303      	movs	r3, #3
 8004142:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004144:	2302      	movs	r3, #2
 8004146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004148:	2302      	movs	r3, #2
 800414a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800414c:	f107 0310 	add.w	r3, r7, #16
 8004150:	4619      	mov	r1, r3
 8004152:	4804      	ldr	r0, [pc, #16]	@ (8004164 <HAL_TIM_MspPostInit+0x5c>)
 8004154:	f000 fd44 	bl	8004be0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004158:	bf00      	nop
 800415a:	3720      	adds	r7, #32
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	40021000 	.word	0x40021000
 8004164:	40010800 	.word	0x40010800

08004168 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	0a5a      	lsrs	r2, r3, #9
 8004178:	490f      	ldr	r1, [pc, #60]	@ (80041b8 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 800417a:	fba1 1202 	umull	r1, r2, r1, r2
 800417e:	09d2      	lsrs	r2, r2, #7
 8004180:	490e      	ldr	r1, [pc, #56]	@ (80041bc <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 8004182:	fb01 f202 	mul.w	r2, r1, r2
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	0a5b      	lsrs	r3, r3, #9
 8004190:	4a09      	ldr	r2, [pc, #36]	@ (80041b8 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 8004192:	fba2 2303 	umull	r2, r3, r2, r3
 8004196:	09db      	lsrs	r3, r3, #7
 8004198:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	441a      	add	r2, r3
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	601a      	str	r2, [r3, #0]
}
 80041ac:	bf00      	nop
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bc80      	pop	{r7}
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	00044b83 	.word	0x00044b83
 80041bc:	3b9aca00 	.word	0x3b9aca00

080041c0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041c4:	4b11      	ldr	r3, [pc, #68]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041c6:	4a12      	ldr	r2, [pc, #72]	@ (8004210 <MX_USART1_UART_Init+0x50>)
 80041c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 80041ca:	4b10      	ldr	r3, [pc, #64]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041cc:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80041d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041d2:	4b0e      	ldr	r3, [pc, #56]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80041d8:	4b0c      	ldr	r3, [pc, #48]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041da:	2200      	movs	r2, #0
 80041dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80041de:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041e4:	4b09      	ldr	r3, [pc, #36]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041e6:	220c      	movs	r2, #12
 80041e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041ea:	4b08      	ldr	r3, [pc, #32]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041f0:	4b06      	ldr	r3, [pc, #24]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041f6:	4805      	ldr	r0, [pc, #20]	@ (800420c <MX_USART1_UART_Init+0x4c>)
 80041f8:	f002 fa06 	bl	8006608 <HAL_UART_Init>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d001      	beq.n	8004206 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004202:	f7fd f8d3 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004206:	bf00      	nop
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	20001684 	.word	0x20001684
 8004210:	40013800 	.word	0x40013800

08004214 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004218:	4b11      	ldr	r3, [pc, #68]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 800421a:	4a12      	ldr	r2, [pc, #72]	@ (8004264 <MX_USART2_UART_Init+0x50>)
 800421c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800421e:	4b10      	ldr	r3, [pc, #64]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 8004220:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004224:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004226:	4b0e      	ldr	r3, [pc, #56]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 8004228:	2200      	movs	r2, #0
 800422a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800422c:	4b0c      	ldr	r3, [pc, #48]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 800422e:	2200      	movs	r2, #0
 8004230:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004232:	4b0b      	ldr	r3, [pc, #44]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 8004234:	2200      	movs	r2, #0
 8004236:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004238:	4b09      	ldr	r3, [pc, #36]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 800423a:	220c      	movs	r2, #12
 800423c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800423e:	4b08      	ldr	r3, [pc, #32]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 8004240:	2200      	movs	r2, #0
 8004242:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 8004246:	2200      	movs	r2, #0
 8004248:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800424a:	4805      	ldr	r0, [pc, #20]	@ (8004260 <MX_USART2_UART_Init+0x4c>)
 800424c:	f002 f9dc 	bl	8006608 <HAL_UART_Init>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004256:	f7fd f8a9 	bl	80013ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800425a:	bf00      	nop
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	200016cc 	.word	0x200016cc
 8004264:	40004400 	.word	0x40004400

08004268 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b08a      	sub	sp, #40	@ 0x28
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004270:	f107 0318 	add.w	r3, r7, #24
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a62      	ldr	r2, [pc, #392]	@ (800440c <HAL_UART_MspInit+0x1a4>)
 8004284:	4293      	cmp	r3, r2
 8004286:	f040 8087 	bne.w	8004398 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800428a:	4b61      	ldr	r3, [pc, #388]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	4a60      	ldr	r2, [pc, #384]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 8004290:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004294:	6193      	str	r3, [r2, #24]
 8004296:	4b5e      	ldr	r3, [pc, #376]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 8004298:	699b      	ldr	r3, [r3, #24]
 800429a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800429e:	617b      	str	r3, [r7, #20]
 80042a0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042a2:	4b5b      	ldr	r3, [pc, #364]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	4a5a      	ldr	r2, [pc, #360]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80042a8:	f043 0304 	orr.w	r3, r3, #4
 80042ac:	6193      	str	r3, [r2, #24]
 80042ae:	4b58      	ldr	r3, [pc, #352]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	613b      	str	r3, [r7, #16]
 80042b8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80042ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80042be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042c0:	2302      	movs	r3, #2
 80042c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042c4:	2303      	movs	r3, #3
 80042c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042c8:	f107 0318 	add.w	r3, r7, #24
 80042cc:	4619      	mov	r1, r3
 80042ce:	4851      	ldr	r0, [pc, #324]	@ (8004414 <HAL_UART_MspInit+0x1ac>)
 80042d0:	f000 fc86 	bl	8004be0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80042d4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042da:	2300      	movs	r3, #0
 80042dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042de:	2300      	movs	r3, #0
 80042e0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042e2:	f107 0318 	add.w	r3, r7, #24
 80042e6:	4619      	mov	r1, r3
 80042e8:	484a      	ldr	r0, [pc, #296]	@ (8004414 <HAL_UART_MspInit+0x1ac>)
 80042ea:	f000 fc79 	bl	8004be0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80042ee:	4b4a      	ldr	r3, [pc, #296]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 80042f0:	4a4a      	ldr	r2, [pc, #296]	@ (800441c <HAL_UART_MspInit+0x1b4>)
 80042f2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80042f4:	4b48      	ldr	r3, [pc, #288]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80042fa:	4b47      	ldr	r3, [pc, #284]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004300:	4b45      	ldr	r3, [pc, #276]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004302:	2280      	movs	r2, #128	@ 0x80
 8004304:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004306:	4b44      	ldr	r3, [pc, #272]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004308:	2200      	movs	r2, #0
 800430a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800430c:	4b42      	ldr	r3, [pc, #264]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 800430e:	2200      	movs	r2, #0
 8004310:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004312:	4b41      	ldr	r3, [pc, #260]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004314:	2200      	movs	r2, #0
 8004316:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004318:	4b3f      	ldr	r3, [pc, #252]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 800431a:	2200      	movs	r2, #0
 800431c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800431e:	483e      	ldr	r0, [pc, #248]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004320:	f000 f9bc 	bl	800469c <HAL_DMA_Init>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800432a:	f7fd f83f 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a39      	ldr	r2, [pc, #228]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004332:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004334:	4a38      	ldr	r2, [pc, #224]	@ (8004418 <HAL_UART_MspInit+0x1b0>)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800433a:	4b39      	ldr	r3, [pc, #228]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 800433c:	4a39      	ldr	r2, [pc, #228]	@ (8004424 <HAL_UART_MspInit+0x1bc>)
 800433e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004340:	4b37      	ldr	r3, [pc, #220]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004342:	2210      	movs	r2, #16
 8004344:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004346:	4b36      	ldr	r3, [pc, #216]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004348:	2200      	movs	r2, #0
 800434a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800434c:	4b34      	ldr	r3, [pc, #208]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 800434e:	2280      	movs	r2, #128	@ 0x80
 8004350:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004352:	4b33      	ldr	r3, [pc, #204]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004354:	2200      	movs	r2, #0
 8004356:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004358:	4b31      	ldr	r3, [pc, #196]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 800435a:	2200      	movs	r2, #0
 800435c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800435e:	4b30      	ldr	r3, [pc, #192]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004360:	2200      	movs	r2, #0
 8004362:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004364:	4b2e      	ldr	r3, [pc, #184]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004366:	2200      	movs	r2, #0
 8004368:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800436a:	482d      	ldr	r0, [pc, #180]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 800436c:	f000 f996 	bl	800469c <HAL_DMA_Init>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8004376:	f7fd f819 	bl	80013ac <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a28      	ldr	r2, [pc, #160]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 800437e:	639a      	str	r2, [r3, #56]	@ 0x38
 8004380:	4a27      	ldr	r2, [pc, #156]	@ (8004420 <HAL_UART_MspInit+0x1b8>)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004386:	2200      	movs	r2, #0
 8004388:	2105      	movs	r1, #5
 800438a:	2025      	movs	r0, #37	@ 0x25
 800438c:	f000 f95b 	bl	8004646 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004390:	2025      	movs	r0, #37	@ 0x25
 8004392:	f000 f974 	bl	800467e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004396:	e034      	b.n	8004402 <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART2)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a22      	ldr	r2, [pc, #136]	@ (8004428 <HAL_UART_MspInit+0x1c0>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d12f      	bne.n	8004402 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 80043a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043ac:	61d3      	str	r3, [r2, #28]
 80043ae:	4b18      	ldr	r3, [pc, #96]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043b0:	69db      	ldr	r3, [r3, #28]
 80043b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043b6:	60fb      	str	r3, [r7, #12]
 80043b8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043ba:	4b15      	ldr	r3, [pc, #84]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	4a14      	ldr	r2, [pc, #80]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043c0:	f043 0304 	orr.w	r3, r3, #4
 80043c4:	6193      	str	r3, [r2, #24]
 80043c6:	4b12      	ldr	r3, [pc, #72]	@ (8004410 <HAL_UART_MspInit+0x1a8>)
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	f003 0304 	and.w	r3, r3, #4
 80043ce:	60bb      	str	r3, [r7, #8]
 80043d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80043d2:	2304      	movs	r3, #4
 80043d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d6:	2302      	movs	r3, #2
 80043d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043da:	2303      	movs	r3, #3
 80043dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043de:	f107 0318 	add.w	r3, r7, #24
 80043e2:	4619      	mov	r1, r3
 80043e4:	480b      	ldr	r0, [pc, #44]	@ (8004414 <HAL_UART_MspInit+0x1ac>)
 80043e6:	f000 fbfb 	bl	8004be0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80043ea:	2308      	movs	r3, #8
 80043ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f6:	f107 0318 	add.w	r3, r7, #24
 80043fa:	4619      	mov	r1, r3
 80043fc:	4805      	ldr	r0, [pc, #20]	@ (8004414 <HAL_UART_MspInit+0x1ac>)
 80043fe:	f000 fbef 	bl	8004be0 <HAL_GPIO_Init>
}
 8004402:	bf00      	nop
 8004404:	3728      	adds	r7, #40	@ 0x28
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	40013800 	.word	0x40013800
 8004410:	40021000 	.word	0x40021000
 8004414:	40010800 	.word	0x40010800
 8004418:	20001714 	.word	0x20001714
 800441c:	40020058 	.word	0x40020058
 8004420:	20001758 	.word	0x20001758
 8004424:	40020044 	.word	0x40020044
 8004428:	40004400 	.word	0x40004400

0800442c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800442c:	f7ff fcc2 	bl	8003db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004430:	480b      	ldr	r0, [pc, #44]	@ (8004460 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004432:	490c      	ldr	r1, [pc, #48]	@ (8004464 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004434:	4a0c      	ldr	r2, [pc, #48]	@ (8004468 <LoopFillZerobss+0x16>)
  movs r3, #0
 8004436:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004438:	e002      	b.n	8004440 <LoopCopyDataInit>

0800443a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800443a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800443c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800443e:	3304      	adds	r3, #4

08004440 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004440:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004442:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004444:	d3f9      	bcc.n	800443a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004446:	4a09      	ldr	r2, [pc, #36]	@ (800446c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8004448:	4c09      	ldr	r4, [pc, #36]	@ (8004470 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800444a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800444c:	e001      	b.n	8004452 <LoopFillZerobss>

0800444e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800444e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004450:	3204      	adds	r2, #4

08004452 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004452:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004454:	d3fb      	bcc.n	800444e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004456:	f007 ffe3 	bl	800c420 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800445a:	f7fc fe8d 	bl	8001178 <main>
  bx lr
 800445e:	4770      	bx	lr
  ldr r0, =_sdata
 8004460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004464:	20000208 	.word	0x20000208
  ldr r2, =_sidata
 8004468:	0800ec84 	.word	0x0800ec84
  ldr r2, =_sbss
 800446c:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 8004470:	20002774 	.word	0x20002774

08004474 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004474:	e7fe      	b.n	8004474 <ADC1_2_IRQHandler>
	...

08004478 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800447c:	4b08      	ldr	r3, [pc, #32]	@ (80044a0 <HAL_Init+0x28>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a07      	ldr	r2, [pc, #28]	@ (80044a0 <HAL_Init+0x28>)
 8004482:	f043 0310 	orr.w	r3, r3, #16
 8004486:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004488:	2003      	movs	r0, #3
 800448a:	f000 f8d1 	bl	8004630 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800448e:	200f      	movs	r0, #15
 8004490:	f7ff fb1a 	bl	8003ac8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004494:	f7ff fae0 	bl	8003a58 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	4618      	mov	r0, r3
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40022000 	.word	0x40022000

080044a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044a4:	b480      	push	{r7}
 80044a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044a8:	4b05      	ldr	r3, [pc, #20]	@ (80044c0 <HAL_IncTick+0x1c>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	4b05      	ldr	r3, [pc, #20]	@ (80044c4 <HAL_IncTick+0x20>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4413      	add	r3, r2
 80044b4:	4a03      	ldr	r2, [pc, #12]	@ (80044c4 <HAL_IncTick+0x20>)
 80044b6:	6013      	str	r3, [r2, #0]
}
 80044b8:	bf00      	nop
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bc80      	pop	{r7}
 80044be:	4770      	bx	lr
 80044c0:	20000028 	.word	0x20000028
 80044c4:	2000179c 	.word	0x2000179c

080044c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  return uwTick;
 80044cc:	4b02      	ldr	r3, [pc, #8]	@ (80044d8 <HAL_GetTick+0x10>)
 80044ce:	681b      	ldr	r3, [r3, #0]
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bc80      	pop	{r7}
 80044d6:	4770      	bx	lr
 80044d8:	2000179c 	.word	0x2000179c

080044dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80044f8:	4013      	ands	r3, r2
 80044fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800450c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800450e:	4a04      	ldr	r2, [pc, #16]	@ (8004520 <__NVIC_SetPriorityGrouping+0x44>)
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	60d3      	str	r3, [r2, #12]
}
 8004514:	bf00      	nop
 8004516:	3714      	adds	r7, #20
 8004518:	46bd      	mov	sp, r7
 800451a:	bc80      	pop	{r7}
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	e000ed00 	.word	0xe000ed00

08004524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004524:	b480      	push	{r7}
 8004526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004528:	4b04      	ldr	r3, [pc, #16]	@ (800453c <__NVIC_GetPriorityGrouping+0x18>)
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	0a1b      	lsrs	r3, r3, #8
 800452e:	f003 0307 	and.w	r3, r3, #7
}
 8004532:	4618      	mov	r0, r3
 8004534:	46bd      	mov	sp, r7
 8004536:	bc80      	pop	{r7}
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	e000ed00 	.word	0xe000ed00

08004540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800454a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	db0b      	blt.n	800456a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004552:	79fb      	ldrb	r3, [r7, #7]
 8004554:	f003 021f 	and.w	r2, r3, #31
 8004558:	4906      	ldr	r1, [pc, #24]	@ (8004574 <__NVIC_EnableIRQ+0x34>)
 800455a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800455e:	095b      	lsrs	r3, r3, #5
 8004560:	2001      	movs	r0, #1
 8004562:	fa00 f202 	lsl.w	r2, r0, r2
 8004566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr
 8004574:	e000e100 	.word	0xe000e100

08004578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	4603      	mov	r3, r0
 8004580:	6039      	str	r1, [r7, #0]
 8004582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004588:	2b00      	cmp	r3, #0
 800458a:	db0a      	blt.n	80045a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	b2da      	uxtb	r2, r3
 8004590:	490c      	ldr	r1, [pc, #48]	@ (80045c4 <__NVIC_SetPriority+0x4c>)
 8004592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004596:	0112      	lsls	r2, r2, #4
 8004598:	b2d2      	uxtb	r2, r2
 800459a:	440b      	add	r3, r1
 800459c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045a0:	e00a      	b.n	80045b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	b2da      	uxtb	r2, r3
 80045a6:	4908      	ldr	r1, [pc, #32]	@ (80045c8 <__NVIC_SetPriority+0x50>)
 80045a8:	79fb      	ldrb	r3, [r7, #7]
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	3b04      	subs	r3, #4
 80045b0:	0112      	lsls	r2, r2, #4
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	440b      	add	r3, r1
 80045b6:	761a      	strb	r2, [r3, #24]
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	bc80      	pop	{r7}
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	e000e100 	.word	0xe000e100
 80045c8:	e000ed00 	.word	0xe000ed00

080045cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b089      	sub	sp, #36	@ 0x24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f003 0307 	and.w	r3, r3, #7
 80045de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	f1c3 0307 	rsb	r3, r3, #7
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	bf28      	it	cs
 80045ea:	2304      	movcs	r3, #4
 80045ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ee:	69fb      	ldr	r3, [r7, #28]
 80045f0:	3304      	adds	r3, #4
 80045f2:	2b06      	cmp	r3, #6
 80045f4:	d902      	bls.n	80045fc <NVIC_EncodePriority+0x30>
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	3b03      	subs	r3, #3
 80045fa:	e000      	b.n	80045fe <NVIC_EncodePriority+0x32>
 80045fc:	2300      	movs	r3, #0
 80045fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004600:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	fa02 f303 	lsl.w	r3, r2, r3
 800460a:	43da      	mvns	r2, r3
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	401a      	ands	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004614:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	fa01 f303 	lsl.w	r3, r1, r3
 800461e:	43d9      	mvns	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004624:	4313      	orrs	r3, r2
         );
}
 8004626:	4618      	mov	r0, r3
 8004628:	3724      	adds	r7, #36	@ 0x24
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr

08004630 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b082      	sub	sp, #8
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff ff4f 	bl	80044dc <__NVIC_SetPriorityGrouping>
}
 800463e:	bf00      	nop
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}

08004646 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004646:	b580      	push	{r7, lr}
 8004648:	b086      	sub	sp, #24
 800464a:	af00      	add	r7, sp, #0
 800464c:	4603      	mov	r3, r0
 800464e:	60b9      	str	r1, [r7, #8]
 8004650:	607a      	str	r2, [r7, #4]
 8004652:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004654:	2300      	movs	r3, #0
 8004656:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004658:	f7ff ff64 	bl	8004524 <__NVIC_GetPriorityGrouping>
 800465c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	68b9      	ldr	r1, [r7, #8]
 8004662:	6978      	ldr	r0, [r7, #20]
 8004664:	f7ff ffb2 	bl	80045cc <NVIC_EncodePriority>
 8004668:	4602      	mov	r2, r0
 800466a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800466e:	4611      	mov	r1, r2
 8004670:	4618      	mov	r0, r3
 8004672:	f7ff ff81 	bl	8004578 <__NVIC_SetPriority>
}
 8004676:	bf00      	nop
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b082      	sub	sp, #8
 8004682:	af00      	add	r7, sp, #0
 8004684:	4603      	mov	r3, r0
 8004686:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004688:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff ff57 	bl	8004540 <__NVIC_EnableIRQ>
}
 8004692:	bf00      	nop
 8004694:	3708      	adds	r7, #8
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}
	...

0800469c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e043      	b.n	800473a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <HAL_DMA_Init+0xa8>)
 80046ba:	4413      	add	r3, r2
 80046bc:	4a22      	ldr	r2, [pc, #136]	@ (8004748 <HAL_DMA_Init+0xac>)
 80046be:	fba2 2303 	umull	r2, r3, r2, r3
 80046c2:	091b      	lsrs	r3, r3, #4
 80046c4:	009a      	lsls	r2, r3, #2
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a1f      	ldr	r2, [pc, #124]	@ (800474c <HAL_DMA_Init+0xb0>)
 80046ce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80046e6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80046ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80046f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004700:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800470c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	69db      	ldr	r3, [r3, #28]
 8004712:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr
 8004744:	bffdfff8 	.word	0xbffdfff8
 8004748:	cccccccd 	.word	0xcccccccd
 800474c:	40020000 	.word	0x40020000

08004750 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b086      	sub	sp, #24
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800475e:	2300      	movs	r3, #0
 8004760:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_DMA_Start_IT+0x20>
 800476c:	2302      	movs	r3, #2
 800476e:	e04b      	b.n	8004808 <HAL_DMA_Start_IT+0xb8>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b01      	cmp	r3, #1
 8004782:	d13a      	bne.n	80047fa <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2202      	movs	r2, #2
 8004788:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2200      	movs	r2, #0
 8004790:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0201 	bic.w	r2, r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	68b9      	ldr	r1, [r7, #8]
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 f9eb 	bl	8004b84 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d008      	beq.n	80047c8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 020e 	orr.w	r2, r2, #14
 80047c4:	601a      	str	r2, [r3, #0]
 80047c6:	e00f      	b.n	80047e8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f022 0204 	bic.w	r2, r2, #4
 80047d6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f042 020a 	orr.w	r2, r2, #10
 80047e6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e005      	b.n	8004806 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004802:	2302      	movs	r3, #2
 8004804:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004806:	7dfb      	ldrb	r3, [r7, #23]
}
 8004808:	4618      	mov	r0, r3
 800480a:	3718      	adds	r7, #24
 800480c:	46bd      	mov	sp, r7
 800480e:	bd80      	pop	{r7, pc}

08004810 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004818:	2300      	movs	r3, #0
 800481a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004822:	b2db      	uxtb	r3, r3
 8004824:	2b02      	cmp	r3, #2
 8004826:	d008      	beq.n	800483a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2204      	movs	r2, #4
 800482c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e020      	b.n	800487c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f022 020e 	bic.w	r2, r2, #14
 8004848:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 0201 	bic.w	r2, r2, #1
 8004858:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004862:	2101      	movs	r1, #1
 8004864:	fa01 f202 	lsl.w	r2, r1, r2
 8004868:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2201      	movs	r2, #1
 800486e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800487a:	7bfb      	ldrb	r3, [r7, #15]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	bc80      	pop	{r7}
 8004884:	4770      	bx	lr
	...

08004888 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800489a:	b2db      	uxtb	r3, r3
 800489c:	2b02      	cmp	r3, #2
 800489e:	d005      	beq.n	80048ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2204      	movs	r2, #4
 80048a4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	73fb      	strb	r3, [r7, #15]
 80048aa:	e051      	b.n	8004950 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f022 020e 	bic.w	r2, r2, #14
 80048ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681a      	ldr	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0201 	bic.w	r2, r2, #1
 80048ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a22      	ldr	r2, [pc, #136]	@ (800495c <HAL_DMA_Abort_IT+0xd4>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d029      	beq.n	800492a <HAL_DMA_Abort_IT+0xa2>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	4a21      	ldr	r2, [pc, #132]	@ (8004960 <HAL_DMA_Abort_IT+0xd8>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d022      	beq.n	8004926 <HAL_DMA_Abort_IT+0x9e>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004964 <HAL_DMA_Abort_IT+0xdc>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d01a      	beq.n	8004920 <HAL_DMA_Abort_IT+0x98>
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004968 <HAL_DMA_Abort_IT+0xe0>)
 80048f0:	4293      	cmp	r3, r2
 80048f2:	d012      	beq.n	800491a <HAL_DMA_Abort_IT+0x92>
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a1c      	ldr	r2, [pc, #112]	@ (800496c <HAL_DMA_Abort_IT+0xe4>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d00a      	beq.n	8004914 <HAL_DMA_Abort_IT+0x8c>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a1b      	ldr	r2, [pc, #108]	@ (8004970 <HAL_DMA_Abort_IT+0xe8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d102      	bne.n	800490e <HAL_DMA_Abort_IT+0x86>
 8004908:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800490c:	e00e      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 800490e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004912:	e00b      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 8004914:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004918:	e008      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 800491a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800491e:	e005      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 8004920:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004924:	e002      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 8004926:	2310      	movs	r3, #16
 8004928:	e000      	b.n	800492c <HAL_DMA_Abort_IT+0xa4>
 800492a:	2301      	movs	r3, #1
 800492c:	4a11      	ldr	r2, [pc, #68]	@ (8004974 <HAL_DMA_Abort_IT+0xec>)
 800492e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2200      	movs	r2, #0
 800493c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004944:	2b00      	cmp	r3, #0
 8004946:	d003      	beq.n	8004950 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	4798      	blx	r3
    } 
  }
  return status;
 8004950:	7bfb      	ldrb	r3, [r7, #15]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	40020008 	.word	0x40020008
 8004960:	4002001c 	.word	0x4002001c
 8004964:	40020030 	.word	0x40020030
 8004968:	40020044 	.word	0x40020044
 800496c:	40020058 	.word	0x40020058
 8004970:	4002006c 	.word	0x4002006c
 8004974:	40020000 	.word	0x40020000

08004978 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004994:	2204      	movs	r2, #4
 8004996:	409a      	lsls	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4013      	ands	r3, r2
 800499c:	2b00      	cmp	r3, #0
 800499e:	d04f      	beq.n	8004a40 <HAL_DMA_IRQHandler+0xc8>
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	f003 0304 	and.w	r3, r3, #4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d04a      	beq.n	8004a40 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0320 	and.w	r3, r3, #32
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d107      	bne.n	80049c8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0204 	bic.w	r2, r2, #4
 80049c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a66      	ldr	r2, [pc, #408]	@ (8004b68 <HAL_DMA_IRQHandler+0x1f0>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d029      	beq.n	8004a26 <HAL_DMA_IRQHandler+0xae>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a65      	ldr	r2, [pc, #404]	@ (8004b6c <HAL_DMA_IRQHandler+0x1f4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d022      	beq.n	8004a22 <HAL_DMA_IRQHandler+0xaa>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a63      	ldr	r2, [pc, #396]	@ (8004b70 <HAL_DMA_IRQHandler+0x1f8>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d01a      	beq.n	8004a1c <HAL_DMA_IRQHandler+0xa4>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a62      	ldr	r2, [pc, #392]	@ (8004b74 <HAL_DMA_IRQHandler+0x1fc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d012      	beq.n	8004a16 <HAL_DMA_IRQHandler+0x9e>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a60      	ldr	r2, [pc, #384]	@ (8004b78 <HAL_DMA_IRQHandler+0x200>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00a      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x98>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a5f      	ldr	r2, [pc, #380]	@ (8004b7c <HAL_DMA_IRQHandler+0x204>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d102      	bne.n	8004a0a <HAL_DMA_IRQHandler+0x92>
 8004a04:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004a08:	e00e      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a0a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004a0e:	e00b      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a10:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004a14:	e008      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a16:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004a1a:	e005      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a20:	e002      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a22:	2340      	movs	r3, #64	@ 0x40
 8004a24:	e000      	b.n	8004a28 <HAL_DMA_IRQHandler+0xb0>
 8004a26:	2304      	movs	r3, #4
 8004a28:	4a55      	ldr	r2, [pc, #340]	@ (8004b80 <HAL_DMA_IRQHandler+0x208>)
 8004a2a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	f000 8094 	beq.w	8004b5e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004a3e:	e08e      	b.n	8004b5e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a44:	2202      	movs	r2, #2
 8004a46:	409a      	lsls	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d056      	beq.n	8004afe <HAL_DMA_IRQHandler+0x186>
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	f003 0302 	and.w	r3, r3, #2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d051      	beq.n	8004afe <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0320 	and.w	r3, r3, #32
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d10b      	bne.n	8004a80 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f022 020a 	bic.w	r2, r2, #10
 8004a76:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a38      	ldr	r2, [pc, #224]	@ (8004b68 <HAL_DMA_IRQHandler+0x1f0>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d029      	beq.n	8004ade <HAL_DMA_IRQHandler+0x166>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a37      	ldr	r2, [pc, #220]	@ (8004b6c <HAL_DMA_IRQHandler+0x1f4>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d022      	beq.n	8004ada <HAL_DMA_IRQHandler+0x162>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a35      	ldr	r2, [pc, #212]	@ (8004b70 <HAL_DMA_IRQHandler+0x1f8>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d01a      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0x15c>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a34      	ldr	r2, [pc, #208]	@ (8004b74 <HAL_DMA_IRQHandler+0x1fc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d012      	beq.n	8004ace <HAL_DMA_IRQHandler+0x156>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a32      	ldr	r2, [pc, #200]	@ (8004b78 <HAL_DMA_IRQHandler+0x200>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d00a      	beq.n	8004ac8 <HAL_DMA_IRQHandler+0x150>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a31      	ldr	r2, [pc, #196]	@ (8004b7c <HAL_DMA_IRQHandler+0x204>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d102      	bne.n	8004ac2 <HAL_DMA_IRQHandler+0x14a>
 8004abc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004ac0:	e00e      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ac2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004ac6:	e00b      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ac8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004acc:	e008      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ace:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004ad2:	e005      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ad4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ad8:	e002      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ada:	2320      	movs	r3, #32
 8004adc:	e000      	b.n	8004ae0 <HAL_DMA_IRQHandler+0x168>
 8004ade:	2302      	movs	r3, #2
 8004ae0:	4a27      	ldr	r2, [pc, #156]	@ (8004b80 <HAL_DMA_IRQHandler+0x208>)
 8004ae2:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d034      	beq.n	8004b5e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004afc:	e02f      	b.n	8004b5e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b02:	2208      	movs	r2, #8
 8004b04:	409a      	lsls	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d028      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x1e8>
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d023      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 020e 	bic.w	r2, r2, #14
 8004b26:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b30:	2101      	movs	r1, #1
 8004b32:	fa01 f202 	lsl.w	r2, r1, r2
 8004b36:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2201      	movs	r2, #1
 8004b42:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d004      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	4798      	blx	r3
    }
  }
  return;
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
}
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	40020008 	.word	0x40020008
 8004b6c:	4002001c 	.word	0x4002001c
 8004b70:	40020030 	.word	0x40020030
 8004b74:	40020044 	.word	0x40020044
 8004b78:	40020058 	.word	0x40020058
 8004b7c:	4002006c 	.word	0x4002006c
 8004b80:	40020000 	.word	0x40020000

08004b84 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
 8004b90:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b9a:	2101      	movs	r1, #1
 8004b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8004ba0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	683a      	ldr	r2, [r7, #0]
 8004ba8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d108      	bne.n	8004bc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68ba      	ldr	r2, [r7, #8]
 8004bc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004bc2:	e007      	b.n	8004bd4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68ba      	ldr	r2, [r7, #8]
 8004bca:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	60da      	str	r2, [r3, #12]
}
 8004bd4:	bf00      	nop
 8004bd6:	3714      	adds	r7, #20
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bc80      	pop	{r7}
 8004bdc:	4770      	bx	lr
	...

08004be0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b08b      	sub	sp, #44	@ 0x2c
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bea:	2300      	movs	r3, #0
 8004bec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004bf2:	e169      	b.n	8004ec8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69fa      	ldr	r2, [r7, #28]
 8004c04:	4013      	ands	r3, r2
 8004c06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004c08:	69ba      	ldr	r2, [r7, #24]
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	f040 8158 	bne.w	8004ec2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	4a9a      	ldr	r2, [pc, #616]	@ (8004e80 <HAL_GPIO_Init+0x2a0>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d05e      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
 8004c1c:	4a98      	ldr	r2, [pc, #608]	@ (8004e80 <HAL_GPIO_Init+0x2a0>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d875      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c22:	4a98      	ldr	r2, [pc, #608]	@ (8004e84 <HAL_GPIO_Init+0x2a4>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d058      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
 8004c28:	4a96      	ldr	r2, [pc, #600]	@ (8004e84 <HAL_GPIO_Init+0x2a4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d86f      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c2e:	4a96      	ldr	r2, [pc, #600]	@ (8004e88 <HAL_GPIO_Init+0x2a8>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d052      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
 8004c34:	4a94      	ldr	r2, [pc, #592]	@ (8004e88 <HAL_GPIO_Init+0x2a8>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d869      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c3a:	4a94      	ldr	r2, [pc, #592]	@ (8004e8c <HAL_GPIO_Init+0x2ac>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d04c      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
 8004c40:	4a92      	ldr	r2, [pc, #584]	@ (8004e8c <HAL_GPIO_Init+0x2ac>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d863      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c46:	4a92      	ldr	r2, [pc, #584]	@ (8004e90 <HAL_GPIO_Init+0x2b0>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d046      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
 8004c4c:	4a90      	ldr	r2, [pc, #576]	@ (8004e90 <HAL_GPIO_Init+0x2b0>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d85d      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c52:	2b12      	cmp	r3, #18
 8004c54:	d82a      	bhi.n	8004cac <HAL_GPIO_Init+0xcc>
 8004c56:	2b12      	cmp	r3, #18
 8004c58:	d859      	bhi.n	8004d0e <HAL_GPIO_Init+0x12e>
 8004c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <HAL_GPIO_Init+0x80>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004cdb 	.word	0x08004cdb
 8004c64:	08004cb5 	.word	0x08004cb5
 8004c68:	08004cc7 	.word	0x08004cc7
 8004c6c:	08004d09 	.word	0x08004d09
 8004c70:	08004d0f 	.word	0x08004d0f
 8004c74:	08004d0f 	.word	0x08004d0f
 8004c78:	08004d0f 	.word	0x08004d0f
 8004c7c:	08004d0f 	.word	0x08004d0f
 8004c80:	08004d0f 	.word	0x08004d0f
 8004c84:	08004d0f 	.word	0x08004d0f
 8004c88:	08004d0f 	.word	0x08004d0f
 8004c8c:	08004d0f 	.word	0x08004d0f
 8004c90:	08004d0f 	.word	0x08004d0f
 8004c94:	08004d0f 	.word	0x08004d0f
 8004c98:	08004d0f 	.word	0x08004d0f
 8004c9c:	08004d0f 	.word	0x08004d0f
 8004ca0:	08004d0f 	.word	0x08004d0f
 8004ca4:	08004cbd 	.word	0x08004cbd
 8004ca8:	08004cd1 	.word	0x08004cd1
 8004cac:	4a79      	ldr	r2, [pc, #484]	@ (8004e94 <HAL_GPIO_Init+0x2b4>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d013      	beq.n	8004cda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004cb2:	e02c      	b.n	8004d0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	68db      	ldr	r3, [r3, #12]
 8004cb8:	623b      	str	r3, [r7, #32]
          break;
 8004cba:	e029      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	3304      	adds	r3, #4
 8004cc2:	623b      	str	r3, [r7, #32]
          break;
 8004cc4:	e024      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	3308      	adds	r3, #8
 8004ccc:	623b      	str	r3, [r7, #32]
          break;
 8004cce:	e01f      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	330c      	adds	r3, #12
 8004cd6:	623b      	str	r3, [r7, #32]
          break;
 8004cd8:	e01a      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d102      	bne.n	8004ce8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	623b      	str	r3, [r7, #32]
          break;
 8004ce6:	e013      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d105      	bne.n	8004cfc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cf0:	2308      	movs	r3, #8
 8004cf2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	69fa      	ldr	r2, [r7, #28]
 8004cf8:	611a      	str	r2, [r3, #16]
          break;
 8004cfa:	e009      	b.n	8004d10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004cfc:	2308      	movs	r3, #8
 8004cfe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	69fa      	ldr	r2, [r7, #28]
 8004d04:	615a      	str	r2, [r3, #20]
          break;
 8004d06:	e003      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	623b      	str	r3, [r7, #32]
          break;
 8004d0c:	e000      	b.n	8004d10 <HAL_GPIO_Init+0x130>
          break;
 8004d0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	2bff      	cmp	r3, #255	@ 0xff
 8004d14:	d801      	bhi.n	8004d1a <HAL_GPIO_Init+0x13a>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	e001      	b.n	8004d1e <HAL_GPIO_Init+0x13e>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	2bff      	cmp	r3, #255	@ 0xff
 8004d24:	d802      	bhi.n	8004d2c <HAL_GPIO_Init+0x14c>
 8004d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	e002      	b.n	8004d32 <HAL_GPIO_Init+0x152>
 8004d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2e:	3b08      	subs	r3, #8
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	210f      	movs	r1, #15
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	401a      	ands	r2, r3
 8004d44:	6a39      	ldr	r1, [r7, #32]
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	fa01 f303 	lsl.w	r3, r1, r3
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	f000 80b1 	beq.w	8004ec2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004d60:	4b4d      	ldr	r3, [pc, #308]	@ (8004e98 <HAL_GPIO_Init+0x2b8>)
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	4a4c      	ldr	r2, [pc, #304]	@ (8004e98 <HAL_GPIO_Init+0x2b8>)
 8004d66:	f043 0301 	orr.w	r3, r3, #1
 8004d6a:	6193      	str	r3, [r2, #24]
 8004d6c:	4b4a      	ldr	r3, [pc, #296]	@ (8004e98 <HAL_GPIO_Init+0x2b8>)
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	f003 0301 	and.w	r3, r3, #1
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004d78:	4a48      	ldr	r2, [pc, #288]	@ (8004e9c <HAL_GPIO_Init+0x2bc>)
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d7c:	089b      	lsrs	r3, r3, #2
 8004d7e:	3302      	adds	r3, #2
 8004d80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d88:	f003 0303 	and.w	r3, r3, #3
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	220f      	movs	r2, #15
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	43db      	mvns	r3, r3
 8004d96:	68fa      	ldr	r2, [r7, #12]
 8004d98:	4013      	ands	r3, r2
 8004d9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a40      	ldr	r2, [pc, #256]	@ (8004ea0 <HAL_GPIO_Init+0x2c0>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <HAL_GPIO_Init+0x1ec>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a3f      	ldr	r2, [pc, #252]	@ (8004ea4 <HAL_GPIO_Init+0x2c4>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d00d      	beq.n	8004dc8 <HAL_GPIO_Init+0x1e8>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a3e      	ldr	r2, [pc, #248]	@ (8004ea8 <HAL_GPIO_Init+0x2c8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d007      	beq.n	8004dc4 <HAL_GPIO_Init+0x1e4>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a3d      	ldr	r2, [pc, #244]	@ (8004eac <HAL_GPIO_Init+0x2cc>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d101      	bne.n	8004dc0 <HAL_GPIO_Init+0x1e0>
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e006      	b.n	8004dce <HAL_GPIO_Init+0x1ee>
 8004dc0:	2304      	movs	r3, #4
 8004dc2:	e004      	b.n	8004dce <HAL_GPIO_Init+0x1ee>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e002      	b.n	8004dce <HAL_GPIO_Init+0x1ee>
 8004dc8:	2301      	movs	r3, #1
 8004dca:	e000      	b.n	8004dce <HAL_GPIO_Init+0x1ee>
 8004dcc:	2300      	movs	r3, #0
 8004dce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dd0:	f002 0203 	and.w	r2, r2, #3
 8004dd4:	0092      	lsls	r2, r2, #2
 8004dd6:	4093      	lsls	r3, r2
 8004dd8:	68fa      	ldr	r2, [r7, #12]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004dde:	492f      	ldr	r1, [pc, #188]	@ (8004e9c <HAL_GPIO_Init+0x2bc>)
 8004de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de2:	089b      	lsrs	r3, r3, #2
 8004de4:	3302      	adds	r3, #2
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d006      	beq.n	8004e06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004df8:	4b2d      	ldr	r3, [pc, #180]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	492c      	ldr	r1, [pc, #176]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	608b      	str	r3, [r1, #8]
 8004e04:	e006      	b.n	8004e14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004e06:	4b2a      	ldr	r3, [pc, #168]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e08:	689a      	ldr	r2, [r3, #8]
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	43db      	mvns	r3, r3
 8004e0e:	4928      	ldr	r1, [pc, #160]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e10:	4013      	ands	r3, r2
 8004e12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d006      	beq.n	8004e2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004e20:	4b23      	ldr	r3, [pc, #140]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e22:	68da      	ldr	r2, [r3, #12]
 8004e24:	4922      	ldr	r1, [pc, #136]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60cb      	str	r3, [r1, #12]
 8004e2c:	e006      	b.n	8004e3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004e2e:	4b20      	ldr	r3, [pc, #128]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	43db      	mvns	r3, r3
 8004e36:	491e      	ldr	r1, [pc, #120]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d006      	beq.n	8004e56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004e48:	4b19      	ldr	r3, [pc, #100]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e4a:	685a      	ldr	r2, [r3, #4]
 8004e4c:	4918      	ldr	r1, [pc, #96]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	604b      	str	r3, [r1, #4]
 8004e54:	e006      	b.n	8004e64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004e56:	4b16      	ldr	r3, [pc, #88]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	43db      	mvns	r3, r3
 8004e5e:	4914      	ldr	r1, [pc, #80]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e60:	4013      	ands	r3, r2
 8004e62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d021      	beq.n	8004eb4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004e70:	4b0f      	ldr	r3, [pc, #60]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	490e      	ldr	r1, [pc, #56]	@ (8004eb0 <HAL_GPIO_Init+0x2d0>)
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	600b      	str	r3, [r1, #0]
 8004e7c:	e021      	b.n	8004ec2 <HAL_GPIO_Init+0x2e2>
 8004e7e:	bf00      	nop
 8004e80:	10320000 	.word	0x10320000
 8004e84:	10310000 	.word	0x10310000
 8004e88:	10220000 	.word	0x10220000
 8004e8c:	10210000 	.word	0x10210000
 8004e90:	10120000 	.word	0x10120000
 8004e94:	10110000 	.word	0x10110000
 8004e98:	40021000 	.word	0x40021000
 8004e9c:	40010000 	.word	0x40010000
 8004ea0:	40010800 	.word	0x40010800
 8004ea4:	40010c00 	.word	0x40010c00
 8004ea8:	40011000 	.word	0x40011000
 8004eac:	40011400 	.word	0x40011400
 8004eb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ee4 <HAL_GPIO_Init+0x304>)
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	69bb      	ldr	r3, [r7, #24]
 8004eba:	43db      	mvns	r3, r3
 8004ebc:	4909      	ldr	r1, [pc, #36]	@ (8004ee4 <HAL_GPIO_Init+0x304>)
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec4:	3301      	adds	r3, #1
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ece:	fa22 f303 	lsr.w	r3, r2, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f47f ae8e 	bne.w	8004bf4 <HAL_GPIO_Init+0x14>
  }
}
 8004ed8:	bf00      	nop
 8004eda:	bf00      	nop
 8004edc:	372c      	adds	r7, #44	@ 0x2c
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr
 8004ee4:	40010400 	.word	0x40010400

08004ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ee8:	b480      	push	{r7}
 8004eea:	b083      	sub	sp, #12
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	807b      	strh	r3, [r7, #2]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ef8:	787b      	ldrb	r3, [r7, #1]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004efe:	887a      	ldrh	r2, [r7, #2]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004f04:	e003      	b.n	8004f0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004f06:	887b      	ldrh	r3, [r7, #2]
 8004f08:	041a      	lsls	r2, r3, #16
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	611a      	str	r2, [r3, #16]
}
 8004f0e:	bf00      	nop
 8004f10:	370c      	adds	r7, #12
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bc80      	pop	{r7}
 8004f16:	4770      	bx	lr

08004f18 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b086      	sub	sp, #24
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e272      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 8087 	beq.w	8005046 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f38:	4b92      	ldr	r3, [pc, #584]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f003 030c 	and.w	r3, r3, #12
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d00c      	beq.n	8004f5e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004f44:	4b8f      	ldr	r3, [pc, #572]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	f003 030c 	and.w	r3, r3, #12
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d112      	bne.n	8004f76 <HAL_RCC_OscConfig+0x5e>
 8004f50:	4b8c      	ldr	r3, [pc, #560]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f5c:	d10b      	bne.n	8004f76 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5e:	4b89      	ldr	r3, [pc, #548]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d06c      	beq.n	8005044 <HAL_RCC_OscConfig+0x12c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d168      	bne.n	8005044 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e24c      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCC_OscConfig+0x76>
 8004f80:	4b80      	ldr	r3, [pc, #512]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a7f      	ldr	r2, [pc, #508]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	e02e      	b.n	8004fec <HAL_RCC_OscConfig+0xd4>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10c      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x98>
 8004f96:	4b7b      	ldr	r3, [pc, #492]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a7a      	ldr	r2, [pc, #488]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	4b78      	ldr	r3, [pc, #480]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a77      	ldr	r2, [pc, #476]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fa8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	e01d      	b.n	8004fec <HAL_RCC_OscConfig+0xd4>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fb8:	d10c      	bne.n	8004fd4 <HAL_RCC_OscConfig+0xbc>
 8004fba:	4b72      	ldr	r3, [pc, #456]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a71      	ldr	r2, [pc, #452]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	4b6f      	ldr	r3, [pc, #444]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a6e      	ldr	r2, [pc, #440]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd0:	6013      	str	r3, [r2, #0]
 8004fd2:	e00b      	b.n	8004fec <HAL_RCC_OscConfig+0xd4>
 8004fd4:	4b6b      	ldr	r3, [pc, #428]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a6a      	ldr	r2, [pc, #424]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	4b68      	ldr	r3, [pc, #416]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a67      	ldr	r2, [pc, #412]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8004fe6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d013      	beq.n	800501c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff4:	f7ff fa68 	bl	80044c8 <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ffa:	e008      	b.n	800500e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ffc:	f7ff fa64 	bl	80044c8 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b64      	cmp	r3, #100	@ 0x64
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e200      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500e:	4b5d      	ldr	r3, [pc, #372]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0f0      	beq.n	8004ffc <HAL_RCC_OscConfig+0xe4>
 800501a:	e014      	b.n	8005046 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800501c:	f7ff fa54 	bl	80044c8 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005024:	f7ff fa50 	bl	80044c8 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b64      	cmp	r3, #100	@ 0x64
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e1ec      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005036:	4b53      	ldr	r3, [pc, #332]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f0      	bne.n	8005024 <HAL_RCC_OscConfig+0x10c>
 8005042:	e000      	b.n	8005046 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d063      	beq.n	800511a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005052:	4b4c      	ldr	r3, [pc, #304]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f003 030c 	and.w	r3, r3, #12
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800505e:	4b49      	ldr	r3, [pc, #292]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	2b08      	cmp	r3, #8
 8005068:	d11c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x18c>
 800506a:	4b46      	ldr	r3, [pc, #280]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d116      	bne.n	80050a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005076:	4b43      	ldr	r3, [pc, #268]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_RCC_OscConfig+0x176>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d001      	beq.n	800508e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e1c0      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508e:	4b3d      	ldr	r3, [pc, #244]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	4939      	ldr	r1, [pc, #228]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050a2:	e03a      	b.n	800511a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	691b      	ldr	r3, [r3, #16]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d020      	beq.n	80050ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ac:	4b36      	ldr	r3, [pc, #216]	@ (8005188 <HAL_RCC_OscConfig+0x270>)
 80050ae:	2201      	movs	r2, #1
 80050b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b2:	f7ff fa09 	bl	80044c8 <HAL_GetTick>
 80050b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050b8:	e008      	b.n	80050cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050ba:	f7ff fa05 	bl	80044c8 <HAL_GetTick>
 80050be:	4602      	mov	r2, r0
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d901      	bls.n	80050cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80050c8:	2303      	movs	r3, #3
 80050ca:	e1a1      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d0f0      	beq.n	80050ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d8:	4b2a      	ldr	r3, [pc, #168]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	4927      	ldr	r1, [pc, #156]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]
 80050ec:	e015      	b.n	800511a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050ee:	4b26      	ldr	r3, [pc, #152]	@ (8005188 <HAL_RCC_OscConfig+0x270>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050f4:	f7ff f9e8 	bl	80044c8 <HAL_GetTick>
 80050f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050fa:	e008      	b.n	800510e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fc:	f7ff f9e4 	bl	80044c8 <HAL_GetTick>
 8005100:	4602      	mov	r2, r0
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	2b02      	cmp	r3, #2
 8005108:	d901      	bls.n	800510e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800510a:	2303      	movs	r3, #3
 800510c:	e180      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800510e:	4b1d      	ldr	r3, [pc, #116]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0302 	and.w	r3, r3, #2
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1f0      	bne.n	80050fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0308 	and.w	r3, r3, #8
 8005122:	2b00      	cmp	r3, #0
 8005124:	d03a      	beq.n	800519c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	699b      	ldr	r3, [r3, #24]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d019      	beq.n	8005162 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800512e:	4b17      	ldr	r3, [pc, #92]	@ (800518c <HAL_RCC_OscConfig+0x274>)
 8005130:	2201      	movs	r2, #1
 8005132:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005134:	f7ff f9c8 	bl	80044c8 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800513c:	f7ff f9c4 	bl	80044c8 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e160      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514e:	4b0d      	ldr	r3, [pc, #52]	@ (8005184 <HAL_RCC_OscConfig+0x26c>)
 8005150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0f0      	beq.n	800513c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800515a:	2001      	movs	r0, #1
 800515c:	f000 fafe 	bl	800575c <RCC_Delay>
 8005160:	e01c      	b.n	800519c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005162:	4b0a      	ldr	r3, [pc, #40]	@ (800518c <HAL_RCC_OscConfig+0x274>)
 8005164:	2200      	movs	r2, #0
 8005166:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005168:	f7ff f9ae 	bl	80044c8 <HAL_GetTick>
 800516c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800516e:	e00f      	b.n	8005190 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005170:	f7ff f9aa 	bl	80044c8 <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b02      	cmp	r3, #2
 800517c:	d908      	bls.n	8005190 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e146      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
 8005182:	bf00      	nop
 8005184:	40021000 	.word	0x40021000
 8005188:	42420000 	.word	0x42420000
 800518c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005190:	4b92      	ldr	r3, [pc, #584]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d1e9      	bne.n	8005170 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 0304 	and.w	r3, r3, #4
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f000 80a6 	beq.w	80052f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051aa:	2300      	movs	r3, #0
 80051ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ae:	4b8b      	ldr	r3, [pc, #556]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80051b0:	69db      	ldr	r3, [r3, #28]
 80051b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10d      	bne.n	80051d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ba:	4b88      	ldr	r3, [pc, #544]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80051bc:	69db      	ldr	r3, [r3, #28]
 80051be:	4a87      	ldr	r2, [pc, #540]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80051c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c4:	61d3      	str	r3, [r2, #28]
 80051c6:	4b85      	ldr	r3, [pc, #532]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80051c8:	69db      	ldr	r3, [r3, #28]
 80051ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ce:	60bb      	str	r3, [r7, #8]
 80051d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d2:	2301      	movs	r3, #1
 80051d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051d6:	4b82      	ldr	r3, [pc, #520]	@ (80053e0 <HAL_RCC_OscConfig+0x4c8>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d118      	bne.n	8005214 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051e2:	4b7f      	ldr	r3, [pc, #508]	@ (80053e0 <HAL_RCC_OscConfig+0x4c8>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a7e      	ldr	r2, [pc, #504]	@ (80053e0 <HAL_RCC_OscConfig+0x4c8>)
 80051e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051ee:	f7ff f96b 	bl	80044c8 <HAL_GetTick>
 80051f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051f4:	e008      	b.n	8005208 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051f6:	f7ff f967 	bl	80044c8 <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	2b64      	cmp	r3, #100	@ 0x64
 8005202:	d901      	bls.n	8005208 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e103      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005208:	4b75      	ldr	r3, [pc, #468]	@ (80053e0 <HAL_RCC_OscConfig+0x4c8>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005210:	2b00      	cmp	r3, #0
 8005212:	d0f0      	beq.n	80051f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d106      	bne.n	800522a <HAL_RCC_OscConfig+0x312>
 800521c:	4b6f      	ldr	r3, [pc, #444]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	4a6e      	ldr	r2, [pc, #440]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	6213      	str	r3, [r2, #32]
 8005228:	e02d      	b.n	8005286 <HAL_RCC_OscConfig+0x36e>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d10c      	bne.n	800524c <HAL_RCC_OscConfig+0x334>
 8005232:	4b6a      	ldr	r3, [pc, #424]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	4a69      	ldr	r2, [pc, #420]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	6213      	str	r3, [r2, #32]
 800523e:	4b67      	ldr	r3, [pc, #412]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005240:	6a1b      	ldr	r3, [r3, #32]
 8005242:	4a66      	ldr	r2, [pc, #408]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005244:	f023 0304 	bic.w	r3, r3, #4
 8005248:	6213      	str	r3, [r2, #32]
 800524a:	e01c      	b.n	8005286 <HAL_RCC_OscConfig+0x36e>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b05      	cmp	r3, #5
 8005252:	d10c      	bne.n	800526e <HAL_RCC_OscConfig+0x356>
 8005254:	4b61      	ldr	r3, [pc, #388]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005256:	6a1b      	ldr	r3, [r3, #32]
 8005258:	4a60      	ldr	r2, [pc, #384]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 800525a:	f043 0304 	orr.w	r3, r3, #4
 800525e:	6213      	str	r3, [r2, #32]
 8005260:	4b5e      	ldr	r3, [pc, #376]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	4a5d      	ldr	r2, [pc, #372]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005266:	f043 0301 	orr.w	r3, r3, #1
 800526a:	6213      	str	r3, [r2, #32]
 800526c:	e00b      	b.n	8005286 <HAL_RCC_OscConfig+0x36e>
 800526e:	4b5b      	ldr	r3, [pc, #364]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	4a5a      	ldr	r2, [pc, #360]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005274:	f023 0301 	bic.w	r3, r3, #1
 8005278:	6213      	str	r3, [r2, #32]
 800527a:	4b58      	ldr	r3, [pc, #352]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 800527c:	6a1b      	ldr	r3, [r3, #32]
 800527e:	4a57      	ldr	r2, [pc, #348]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005280:	f023 0304 	bic.w	r3, r3, #4
 8005284:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d015      	beq.n	80052ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800528e:	f7ff f91b 	bl	80044c8 <HAL_GetTick>
 8005292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005294:	e00a      	b.n	80052ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005296:	f7ff f917 	bl	80044c8 <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d901      	bls.n	80052ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80052a8:	2303      	movs	r3, #3
 80052aa:	e0b1      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052ac:	4b4b      	ldr	r3, [pc, #300]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80052ae:	6a1b      	ldr	r3, [r3, #32]
 80052b0:	f003 0302 	and.w	r3, r3, #2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d0ee      	beq.n	8005296 <HAL_RCC_OscConfig+0x37e>
 80052b8:	e014      	b.n	80052e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052ba:	f7ff f905 	bl	80044c8 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052c0:	e00a      	b.n	80052d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052c2:	f7ff f901 	bl	80044c8 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d901      	bls.n	80052d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e09b      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052d8:	4b40      	ldr	r3, [pc, #256]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80052da:	6a1b      	ldr	r3, [r3, #32]
 80052dc:	f003 0302 	and.w	r3, r3, #2
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1ee      	bne.n	80052c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052e4:	7dfb      	ldrb	r3, [r7, #23]
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d105      	bne.n	80052f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ea:	4b3c      	ldr	r3, [pc, #240]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80052ec:	69db      	ldr	r3, [r3, #28]
 80052ee:	4a3b      	ldr	r2, [pc, #236]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80052f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f000 8087 	beq.w	800540e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005300:	4b36      	ldr	r3, [pc, #216]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	f003 030c 	and.w	r3, r3, #12
 8005308:	2b08      	cmp	r3, #8
 800530a:	d061      	beq.n	80053d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	69db      	ldr	r3, [r3, #28]
 8005310:	2b02      	cmp	r3, #2
 8005312:	d146      	bne.n	80053a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005314:	4b33      	ldr	r3, [pc, #204]	@ (80053e4 <HAL_RCC_OscConfig+0x4cc>)
 8005316:	2200      	movs	r2, #0
 8005318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531a:	f7ff f8d5 	bl	80044c8 <HAL_GetTick>
 800531e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005320:	e008      	b.n	8005334 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005322:	f7ff f8d1 	bl	80044c8 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e06d      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005334:	4b29      	ldr	r3, [pc, #164]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1f0      	bne.n	8005322 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a1b      	ldr	r3, [r3, #32]
 8005344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005348:	d108      	bne.n	800535c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800534a:	4b24      	ldr	r3, [pc, #144]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	689b      	ldr	r3, [r3, #8]
 8005356:	4921      	ldr	r1, [pc, #132]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005358:	4313      	orrs	r3, r2
 800535a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800535c:	4b1f      	ldr	r3, [pc, #124]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a19      	ldr	r1, [r3, #32]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536c:	430b      	orrs	r3, r1
 800536e:	491b      	ldr	r1, [pc, #108]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005370:	4313      	orrs	r3, r2
 8005372:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005374:	4b1b      	ldr	r3, [pc, #108]	@ (80053e4 <HAL_RCC_OscConfig+0x4cc>)
 8005376:	2201      	movs	r2, #1
 8005378:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800537a:	f7ff f8a5 	bl	80044c8 <HAL_GetTick>
 800537e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005380:	e008      	b.n	8005394 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005382:	f7ff f8a1 	bl	80044c8 <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	693b      	ldr	r3, [r7, #16]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	2b02      	cmp	r3, #2
 800538e:	d901      	bls.n	8005394 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e03d      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005394:	4b11      	ldr	r3, [pc, #68]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d0f0      	beq.n	8005382 <HAL_RCC_OscConfig+0x46a>
 80053a0:	e035      	b.n	800540e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053a2:	4b10      	ldr	r3, [pc, #64]	@ (80053e4 <HAL_RCC_OscConfig+0x4cc>)
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a8:	f7ff f88e 	bl	80044c8 <HAL_GetTick>
 80053ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053b0:	f7ff f88a 	bl	80044c8 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e026      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80053c2:	4b06      	ldr	r3, [pc, #24]	@ (80053dc <HAL_RCC_OscConfig+0x4c4>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d1f0      	bne.n	80053b0 <HAL_RCC_OscConfig+0x498>
 80053ce:	e01e      	b.n	800540e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	69db      	ldr	r3, [r3, #28]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d107      	bne.n	80053e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	e019      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
 80053dc:	40021000 	.word	0x40021000
 80053e0:	40007000 	.word	0x40007000
 80053e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80053e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005418 <HAL_RCC_OscConfig+0x500>)
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a1b      	ldr	r3, [r3, #32]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d106      	bne.n	800540a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005406:	429a      	cmp	r2, r3
 8005408:	d001      	beq.n	800540e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e000      	b.n	8005410 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800540e:	2300      	movs	r3, #0
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}
 8005418:	40021000 	.word	0x40021000

0800541c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d101      	bne.n	8005430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	e0d0      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005430:	4b6a      	ldr	r3, [pc, #424]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	683a      	ldr	r2, [r7, #0]
 800543a:	429a      	cmp	r2, r3
 800543c:	d910      	bls.n	8005460 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800543e:	4b67      	ldr	r3, [pc, #412]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f023 0207 	bic.w	r2, r3, #7
 8005446:	4965      	ldr	r1, [pc, #404]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	4313      	orrs	r3, r2
 800544c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800544e:	4b63      	ldr	r3, [pc, #396]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f003 0307 	and.w	r3, r3, #7
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	429a      	cmp	r2, r3
 800545a:	d001      	beq.n	8005460 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e0b8      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d020      	beq.n	80054ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f003 0304 	and.w	r3, r3, #4
 8005474:	2b00      	cmp	r3, #0
 8005476:	d005      	beq.n	8005484 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005478:	4b59      	ldr	r3, [pc, #356]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	4a58      	ldr	r2, [pc, #352]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 800547e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005482:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0308 	and.w	r3, r3, #8
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005490:	4b53      	ldr	r3, [pc, #332]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	4a52      	ldr	r2, [pc, #328]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005496:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800549a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800549c:	4b50      	ldr	r3, [pc, #320]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	494d      	ldr	r1, [pc, #308]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80054aa:	4313      	orrs	r3, r2
 80054ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d040      	beq.n	800553c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d107      	bne.n	80054d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c2:	4b47      	ldr	r3, [pc, #284]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d115      	bne.n	80054fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e07f      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b02      	cmp	r3, #2
 80054d8:	d107      	bne.n	80054ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80054da:	4b41      	ldr	r3, [pc, #260]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d109      	bne.n	80054fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e073      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80054ea:	4b3d      	ldr	r3, [pc, #244]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d101      	bne.n	80054fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e06b      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80054fa:	4b39      	ldr	r3, [pc, #228]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	f023 0203 	bic.w	r2, r3, #3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	4936      	ldr	r1, [pc, #216]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005508:	4313      	orrs	r3, r2
 800550a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800550c:	f7fe ffdc 	bl	80044c8 <HAL_GetTick>
 8005510:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005512:	e00a      	b.n	800552a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005514:	f7fe ffd8 	bl	80044c8 <HAL_GetTick>
 8005518:	4602      	mov	r2, r0
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	1ad3      	subs	r3, r2, r3
 800551e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005522:	4293      	cmp	r3, r2
 8005524:	d901      	bls.n	800552a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e053      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800552a:	4b2d      	ldr	r3, [pc, #180]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f003 020c 	and.w	r2, r3, #12
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	429a      	cmp	r2, r3
 800553a:	d1eb      	bne.n	8005514 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800553c:	4b27      	ldr	r3, [pc, #156]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0307 	and.w	r3, r3, #7
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	429a      	cmp	r2, r3
 8005548:	d210      	bcs.n	800556c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800554a:	4b24      	ldr	r3, [pc, #144]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f023 0207 	bic.w	r2, r3, #7
 8005552:	4922      	ldr	r1, [pc, #136]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	4313      	orrs	r3, r2
 8005558:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800555a:	4b20      	ldr	r3, [pc, #128]	@ (80055dc <HAL_RCC_ClockConfig+0x1c0>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f003 0307 	and.w	r3, r3, #7
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	429a      	cmp	r2, r3
 8005566:	d001      	beq.n	800556c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e032      	b.n	80055d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0304 	and.w	r3, r3, #4
 8005574:	2b00      	cmp	r3, #0
 8005576:	d008      	beq.n	800558a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005578:	4b19      	ldr	r3, [pc, #100]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	68db      	ldr	r3, [r3, #12]
 8005584:	4916      	ldr	r1, [pc, #88]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005586:	4313      	orrs	r3, r2
 8005588:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d009      	beq.n	80055aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005596:	4b12      	ldr	r3, [pc, #72]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	691b      	ldr	r3, [r3, #16]
 80055a2:	00db      	lsls	r3, r3, #3
 80055a4:	490e      	ldr	r1, [pc, #56]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80055a6:	4313      	orrs	r3, r2
 80055a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055aa:	f000 f821 	bl	80055f0 <HAL_RCC_GetSysClockFreq>
 80055ae:	4602      	mov	r2, r0
 80055b0:	4b0b      	ldr	r3, [pc, #44]	@ (80055e0 <HAL_RCC_ClockConfig+0x1c4>)
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	091b      	lsrs	r3, r3, #4
 80055b6:	f003 030f 	and.w	r3, r3, #15
 80055ba:	490a      	ldr	r1, [pc, #40]	@ (80055e4 <HAL_RCC_ClockConfig+0x1c8>)
 80055bc:	5ccb      	ldrb	r3, [r1, r3]
 80055be:	fa22 f303 	lsr.w	r3, r2, r3
 80055c2:	4a09      	ldr	r2, [pc, #36]	@ (80055e8 <HAL_RCC_ClockConfig+0x1cc>)
 80055c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80055c6:	4b09      	ldr	r3, [pc, #36]	@ (80055ec <HAL_RCC_ClockConfig+0x1d0>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f7fe fa7c 	bl	8003ac8 <HAL_InitTick>

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40022000 	.word	0x40022000
 80055e0:	40021000 	.word	0x40021000
 80055e4:	0800e8a4 	.word	0x0800e8a4
 80055e8:	20000020 	.word	0x20000020
 80055ec:	20000024 	.word	0x20000024

080055f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b087      	sub	sp, #28
 80055f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80055f6:	2300      	movs	r3, #0
 80055f8:	60fb      	str	r3, [r7, #12]
 80055fa:	2300      	movs	r3, #0
 80055fc:	60bb      	str	r3, [r7, #8]
 80055fe:	2300      	movs	r3, #0
 8005600:	617b      	str	r3, [r7, #20]
 8005602:	2300      	movs	r3, #0
 8005604:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005606:	2300      	movs	r3, #0
 8005608:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800560a:	4b1e      	ldr	r3, [pc, #120]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x94>)
 800560c:	685b      	ldr	r3, [r3, #4]
 800560e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b04      	cmp	r3, #4
 8005618:	d002      	beq.n	8005620 <HAL_RCC_GetSysClockFreq+0x30>
 800561a:	2b08      	cmp	r3, #8
 800561c:	d003      	beq.n	8005626 <HAL_RCC_GetSysClockFreq+0x36>
 800561e:	e027      	b.n	8005670 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005620:	4b19      	ldr	r3, [pc, #100]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x98>)
 8005622:	613b      	str	r3, [r7, #16]
      break;
 8005624:	e027      	b.n	8005676 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	0c9b      	lsrs	r3, r3, #18
 800562a:	f003 030f 	and.w	r3, r3, #15
 800562e:	4a17      	ldr	r2, [pc, #92]	@ (800568c <HAL_RCC_GetSysClockFreq+0x9c>)
 8005630:	5cd3      	ldrb	r3, [r2, r3]
 8005632:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800563a:	2b00      	cmp	r3, #0
 800563c:	d010      	beq.n	8005660 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800563e:	4b11      	ldr	r3, [pc, #68]	@ (8005684 <HAL_RCC_GetSysClockFreq+0x94>)
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	0c5b      	lsrs	r3, r3, #17
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	4a11      	ldr	r2, [pc, #68]	@ (8005690 <HAL_RCC_GetSysClockFreq+0xa0>)
 800564a:	5cd3      	ldrb	r3, [r2, r3]
 800564c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a0d      	ldr	r2, [pc, #52]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x98>)
 8005652:	fb03 f202 	mul.w	r2, r3, r2
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	fbb2 f3f3 	udiv	r3, r2, r3
 800565c:	617b      	str	r3, [r7, #20]
 800565e:	e004      	b.n	800566a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a0c      	ldr	r2, [pc, #48]	@ (8005694 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005664:	fb02 f303 	mul.w	r3, r2, r3
 8005668:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	613b      	str	r3, [r7, #16]
      break;
 800566e:	e002      	b.n	8005676 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005670:	4b05      	ldr	r3, [pc, #20]	@ (8005688 <HAL_RCC_GetSysClockFreq+0x98>)
 8005672:	613b      	str	r3, [r7, #16]
      break;
 8005674:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005676:	693b      	ldr	r3, [r7, #16]
}
 8005678:	4618      	mov	r0, r3
 800567a:	371c      	adds	r7, #28
 800567c:	46bd      	mov	sp, r7
 800567e:	bc80      	pop	{r7}
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40021000 	.word	0x40021000
 8005688:	007a1200 	.word	0x007a1200
 800568c:	0800e8bc 	.word	0x0800e8bc
 8005690:	0800e8cc 	.word	0x0800e8cc
 8005694:	003d0900 	.word	0x003d0900

08005698 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005698:	b480      	push	{r7}
 800569a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800569c:	4b02      	ldr	r3, [pc, #8]	@ (80056a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800569e:	681b      	ldr	r3, [r3, #0]
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bc80      	pop	{r7}
 80056a6:	4770      	bx	lr
 80056a8:	20000020 	.word	0x20000020

080056ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056b0:	f7ff fff2 	bl	8005698 <HAL_RCC_GetHCLKFreq>
 80056b4:	4602      	mov	r2, r0
 80056b6:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	0a1b      	lsrs	r3, r3, #8
 80056bc:	f003 0307 	and.w	r3, r3, #7
 80056c0:	4903      	ldr	r1, [pc, #12]	@ (80056d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056c2:	5ccb      	ldrb	r3, [r1, r3]
 80056c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	bd80      	pop	{r7, pc}
 80056cc:	40021000 	.word	0x40021000
 80056d0:	0800e8b4 	.word	0x0800e8b4

080056d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056d8:	f7ff ffde 	bl	8005698 <HAL_RCC_GetHCLKFreq>
 80056dc:	4602      	mov	r2, r0
 80056de:	4b05      	ldr	r3, [pc, #20]	@ (80056f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	0adb      	lsrs	r3, r3, #11
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	4903      	ldr	r1, [pc, #12]	@ (80056f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056ea:	5ccb      	ldrb	r3, [r1, r3]
 80056ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	bd80      	pop	{r7, pc}
 80056f4:	40021000 	.word	0x40021000
 80056f8:	0800e8b4 	.word	0x0800e8b4

080056fc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	220f      	movs	r2, #15
 800570a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800570c:	4b11      	ldr	r3, [pc, #68]	@ (8005754 <HAL_RCC_GetClockConfig+0x58>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f003 0203 	and.w	r2, r3, #3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005718:	4b0e      	ldr	r3, [pc, #56]	@ (8005754 <HAL_RCC_GetClockConfig+0x58>)
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005724:	4b0b      	ldr	r3, [pc, #44]	@ (8005754 <HAL_RCC_GetClockConfig+0x58>)
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005730:	4b08      	ldr	r3, [pc, #32]	@ (8005754 <HAL_RCC_GetClockConfig+0x58>)
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	08db      	lsrs	r3, r3, #3
 8005736:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800573e:	4b06      	ldr	r3, [pc, #24]	@ (8005758 <HAL_RCC_GetClockConfig+0x5c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0207 	and.w	r2, r3, #7
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr
 8005754:	40021000 	.word	0x40021000
 8005758:	40022000 	.word	0x40022000

0800575c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800575c:	b480      	push	{r7}
 800575e:	b085      	sub	sp, #20
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005764:	4b0a      	ldr	r3, [pc, #40]	@ (8005790 <RCC_Delay+0x34>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a0a      	ldr	r2, [pc, #40]	@ (8005794 <RCC_Delay+0x38>)
 800576a:	fba2 2303 	umull	r2, r3, r2, r3
 800576e:	0a5b      	lsrs	r3, r3, #9
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005778:	bf00      	nop
  }
  while (Delay --);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	1e5a      	subs	r2, r3, #1
 800577e:	60fa      	str	r2, [r7, #12]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1f9      	bne.n	8005778 <RCC_Delay+0x1c>
}
 8005784:	bf00      	nop
 8005786:	bf00      	nop
 8005788:	3714      	adds	r7, #20
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr
 8005790:	20000020 	.word	0x20000020
 8005794:	10624dd3 	.word	0x10624dd3

08005798 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d101      	bne.n	80057aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e041      	b.n	800582e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b0:	b2db      	uxtb	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d106      	bne.n	80057c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f839 	bl	8005836 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3304      	adds	r3, #4
 80057d4:	4619      	mov	r1, r3
 80057d6:	4610      	mov	r0, r2
 80057d8:	f000 fc98 	bl	800610c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b01      	cmp	r3, #1
 800585a:	d001      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e03a      	b.n	80058d6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2202      	movs	r2, #2
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68da      	ldr	r2, [r3, #12]
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f042 0201 	orr.w	r2, r2, #1
 8005876:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a18      	ldr	r2, [pc, #96]	@ (80058e0 <HAL_TIM_Base_Start_IT+0x98>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d00e      	beq.n	80058a0 <HAL_TIM_Base_Start_IT+0x58>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800588a:	d009      	beq.n	80058a0 <HAL_TIM_Base_Start_IT+0x58>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a14      	ldr	r2, [pc, #80]	@ (80058e4 <HAL_TIM_Base_Start_IT+0x9c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d004      	beq.n	80058a0 <HAL_TIM_Base_Start_IT+0x58>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a13      	ldr	r2, [pc, #76]	@ (80058e8 <HAL_TIM_Base_Start_IT+0xa0>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d111      	bne.n	80058c4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 0307 	and.w	r3, r3, #7
 80058aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2b06      	cmp	r3, #6
 80058b0:	d010      	beq.n	80058d4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f042 0201 	orr.w	r2, r2, #1
 80058c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058c2:	e007      	b.n	80058d4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0201 	orr.w	r2, r2, #1
 80058d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	bc80      	pop	{r7}
 80058de:	4770      	bx	lr
 80058e0:	40012c00 	.word	0x40012c00
 80058e4:	40000400 	.word	0x40000400
 80058e8:	40000800 	.word	0x40000800

080058ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d101      	bne.n	80058fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e041      	b.n	8005982 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b00      	cmp	r3, #0
 8005908:	d106      	bne.n	8005918 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7fe fb70 	bl	8003ff8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	3304      	adds	r3, #4
 8005928:	4619      	mov	r1, r3
 800592a:	4610      	mov	r0, r2
 800592c:	f000 fbee 	bl	800610c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3708      	adds	r7, #8
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b084      	sub	sp, #16
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d109      	bne.n	80059b0 <HAL_TIM_PWM_Start+0x24>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	bf14      	ite	ne
 80059a8:	2301      	movne	r3, #1
 80059aa:	2300      	moveq	r3, #0
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	e022      	b.n	80059f6 <HAL_TIM_PWM_Start+0x6a>
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	2b04      	cmp	r3, #4
 80059b4:	d109      	bne.n	80059ca <HAL_TIM_PWM_Start+0x3e>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	2b01      	cmp	r3, #1
 80059c0:	bf14      	ite	ne
 80059c2:	2301      	movne	r3, #1
 80059c4:	2300      	moveq	r3, #0
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	e015      	b.n	80059f6 <HAL_TIM_PWM_Start+0x6a>
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	2b08      	cmp	r3, #8
 80059ce:	d109      	bne.n	80059e4 <HAL_TIM_PWM_Start+0x58>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	2b01      	cmp	r3, #1
 80059da:	bf14      	ite	ne
 80059dc:	2301      	movne	r3, #1
 80059de:	2300      	moveq	r3, #0
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	e008      	b.n	80059f6 <HAL_TIM_PWM_Start+0x6a>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059ea:	b2db      	uxtb	r3, r3
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	bf14      	ite	ne
 80059f0:	2301      	movne	r3, #1
 80059f2:	2300      	moveq	r3, #0
 80059f4:	b2db      	uxtb	r3, r3
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d001      	beq.n	80059fe <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e05e      	b.n	8005abc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d104      	bne.n	8005a0e <HAL_TIM_PWM_Start+0x82>
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a0c:	e013      	b.n	8005a36 <HAL_TIM_PWM_Start+0xaa>
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b04      	cmp	r3, #4
 8005a12:	d104      	bne.n	8005a1e <HAL_TIM_PWM_Start+0x92>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a1c:	e00b      	b.n	8005a36 <HAL_TIM_PWM_Start+0xaa>
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b08      	cmp	r3, #8
 8005a22:	d104      	bne.n	8005a2e <HAL_TIM_PWM_Start+0xa2>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a2c:	e003      	b.n	8005a36 <HAL_TIM_PWM_Start+0xaa>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2202      	movs	r2, #2
 8005a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	6839      	ldr	r1, [r7, #0]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 fd4e 	bl	80064e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	4a1e      	ldr	r2, [pc, #120]	@ (8005ac4 <HAL_TIM_PWM_Start+0x138>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d107      	bne.n	8005a5e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a18      	ldr	r2, [pc, #96]	@ (8005ac4 <HAL_TIM_PWM_Start+0x138>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d00e      	beq.n	8005a86 <HAL_TIM_PWM_Start+0xfa>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a70:	d009      	beq.n	8005a86 <HAL_TIM_PWM_Start+0xfa>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a14      	ldr	r2, [pc, #80]	@ (8005ac8 <HAL_TIM_PWM_Start+0x13c>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d004      	beq.n	8005a86 <HAL_TIM_PWM_Start+0xfa>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a12      	ldr	r2, [pc, #72]	@ (8005acc <HAL_TIM_PWM_Start+0x140>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d111      	bne.n	8005aaa <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	f003 0307 	and.w	r3, r3, #7
 8005a90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2b06      	cmp	r3, #6
 8005a96:	d010      	beq.n	8005aba <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f042 0201 	orr.w	r2, r2, #1
 8005aa6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005aa8:	e007      	b.n	8005aba <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f042 0201 	orr.w	r2, r2, #1
 8005ab8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	40012c00 	.word	0x40012c00
 8005ac8:	40000400 	.word	0x40000400
 8005acc:	40000800 	.word	0x40000800

08005ad0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
 8005ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d101      	bne.n	8005ae4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e093      	b.n	8005c0c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aea:	b2db      	uxtb	r3, r3
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f7fe fa99 	bl	8004030 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2202      	movs	r2, #2
 8005b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b14:	f023 0307 	bic.w	r3, r3, #7
 8005b18:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681a      	ldr	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	3304      	adds	r3, #4
 8005b22:	4619      	mov	r1, r3
 8005b24:	4610      	mov	r0, r2
 8005b26:	f000 faf1 	bl	800610c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	697a      	ldr	r2, [r7, #20]
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b4c:	693b      	ldr	r3, [r7, #16]
 8005b4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b52:	f023 0303 	bic.w	r3, r3, #3
 8005b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	689a      	ldr	r2, [r3, #8]
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	4313      	orrs	r3, r2
 8005b64:	693a      	ldr	r2, [r7, #16]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b6a:	693b      	ldr	r3, [r7, #16]
 8005b6c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005b70:	f023 030c 	bic.w	r3, r3, #12
 8005b74:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005b7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	68da      	ldr	r2, [r3, #12]
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	69db      	ldr	r3, [r3, #28]
 8005b8a:	021b      	lsls	r3, r3, #8
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	693a      	ldr	r2, [r7, #16]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	011a      	lsls	r2, r3, #4
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	031b      	lsls	r3, r3, #12
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005bae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	695b      	ldr	r3, [r3, #20]
 8005bb8:	011b      	lsls	r3, r3, #4
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	68fa      	ldr	r2, [r7, #12]
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2201      	movs	r2, #1
 8005be6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2201      	movs	r2, #1
 8005c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b084      	sub	sp, #16
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005c24:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005c2c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c34:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005c3c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d110      	bne.n	8005c66 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d102      	bne.n	8005c50 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c4a:	7b7b      	ldrb	r3, [r7, #13]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d001      	beq.n	8005c54 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	e069      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2202      	movs	r2, #2
 8005c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c64:	e031      	b.n	8005cca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d110      	bne.n	8005c8e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c6c:	7bbb      	ldrb	r3, [r7, #14]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d102      	bne.n	8005c78 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c72:	7b3b      	ldrb	r3, [r7, #12]
 8005c74:	2b01      	cmp	r3, #1
 8005c76:	d001      	beq.n	8005c7c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e055      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2202      	movs	r2, #2
 8005c88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c8c:	e01d      	b.n	8005cca <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c8e:	7bfb      	ldrb	r3, [r7, #15]
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	d108      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c94:	7bbb      	ldrb	r3, [r7, #14]
 8005c96:	2b01      	cmp	r3, #1
 8005c98:	d105      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c9a:	7b7b      	ldrb	r3, [r7, #13]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d102      	bne.n	8005ca6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ca0:	7b3b      	ldrb	r3, [r7, #12]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d001      	beq.n	8005caa <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e03e      	b.n	8005d28 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2202      	movs	r2, #2
 8005cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2202      	movs	r2, #2
 8005cbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2202      	movs	r2, #2
 8005cc6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d003      	beq.n	8005cd8 <HAL_TIM_Encoder_Start+0xc4>
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	d008      	beq.n	8005ce8 <HAL_TIM_Encoder_Start+0xd4>
 8005cd6:	e00f      	b.n	8005cf8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2201      	movs	r2, #1
 8005cde:	2100      	movs	r1, #0
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f000 fbfd 	bl	80064e0 <TIM_CCxChannelCmd>
      break;
 8005ce6:	e016      	b.n	8005d16 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2201      	movs	r2, #1
 8005cee:	2104      	movs	r1, #4
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f000 fbf5 	bl	80064e0 <TIM_CCxChannelCmd>
      break;
 8005cf6:	e00e      	b.n	8005d16 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	2100      	movs	r1, #0
 8005d00:	4618      	mov	r0, r3
 8005d02:	f000 fbed 	bl	80064e0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	2104      	movs	r1, #4
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f000 fbe6 	bl	80064e0 <TIM_CCxChannelCmd>
      break;
 8005d14:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f042 0201 	orr.w	r2, r2, #1
 8005d24:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b082      	sub	sp, #8
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d122      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68db      	ldr	r3, [r3, #12]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d11b      	bne.n	8005d8c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f06f 0202 	mvn.w	r2, #2
 8005d5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2201      	movs	r2, #1
 8005d62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	f003 0303 	and.w	r3, r3, #3
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d003      	beq.n	8005d7a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f9af 	bl	80060d6 <HAL_TIM_IC_CaptureCallback>
 8005d78:	e005      	b.n	8005d86 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 f9a2 	bl	80060c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f000 f9b1 	bl	80060e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	f003 0304 	and.w	r3, r3, #4
 8005d96:	2b04      	cmp	r3, #4
 8005d98:	d122      	bne.n	8005de0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b04      	cmp	r3, #4
 8005da6:	d11b      	bne.n	8005de0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f06f 0204 	mvn.w	r2, #4
 8005db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2202      	movs	r2, #2
 8005db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699b      	ldr	r3, [r3, #24]
 8005dbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d003      	beq.n	8005dce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dc6:	6878      	ldr	r0, [r7, #4]
 8005dc8:	f000 f985 	bl	80060d6 <HAL_TIM_IC_CaptureCallback>
 8005dcc:	e005      	b.n	8005dda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 f978 	bl	80060c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005dd4:	6878      	ldr	r0, [r7, #4]
 8005dd6:	f000 f987 	bl	80060e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	f003 0308 	and.w	r3, r3, #8
 8005dea:	2b08      	cmp	r3, #8
 8005dec:	d122      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	f003 0308 	and.w	r3, r3, #8
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d11b      	bne.n	8005e34 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f06f 0208 	mvn.w	r2, #8
 8005e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2204      	movs	r2, #4
 8005e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d003      	beq.n	8005e22 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f000 f95b 	bl	80060d6 <HAL_TIM_IC_CaptureCallback>
 8005e20:	e005      	b.n	8005e2e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f94e 	bl	80060c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f000 f95d 	bl	80060e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2200      	movs	r2, #0
 8005e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	f003 0310 	and.w	r3, r3, #16
 8005e3e:	2b10      	cmp	r3, #16
 8005e40:	d122      	bne.n	8005e88 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68db      	ldr	r3, [r3, #12]
 8005e48:	f003 0310 	and.w	r3, r3, #16
 8005e4c:	2b10      	cmp	r3, #16
 8005e4e:	d11b      	bne.n	8005e88 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f06f 0210 	mvn.w	r2, #16
 8005e58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2208      	movs	r2, #8
 8005e5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d003      	beq.n	8005e76 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f931 	bl	80060d6 <HAL_TIM_IC_CaptureCallback>
 8005e74:	e005      	b.n	8005e82 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e76:	6878      	ldr	r0, [r7, #4]
 8005e78:	f000 f924 	bl	80060c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f000 f933 	bl	80060e8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	f003 0301 	and.w	r3, r3, #1
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d10e      	bne.n	8005eb4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	68db      	ldr	r3, [r3, #12]
 8005e9c:	f003 0301 	and.w	r3, r3, #1
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d107      	bne.n	8005eb4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f06f 0201 	mvn.w	r2, #1
 8005eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fb fa6a 	bl	8001388 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	691b      	ldr	r3, [r3, #16]
 8005eba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ebe:	2b80      	cmp	r3, #128	@ 0x80
 8005ec0:	d10e      	bne.n	8005ee0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ecc:	2b80      	cmp	r3, #128	@ 0x80
 8005ece:	d107      	bne.n	8005ee0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ed8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fb8b 	bl	80065f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	691b      	ldr	r3, [r3, #16]
 8005ee6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eea:	2b40      	cmp	r3, #64	@ 0x40
 8005eec:	d10e      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ef8:	2b40      	cmp	r3, #64	@ 0x40
 8005efa:	d107      	bne.n	8005f0c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f000 f8f7 	bl	80060fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	691b      	ldr	r3, [r3, #16]
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b20      	cmp	r3, #32
 8005f18:	d10e      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	f003 0320 	and.w	r3, r3, #32
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d107      	bne.n	8005f38 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f06f 0220 	mvn.w	r2, #32
 8005f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f000 fb56 	bl	80065e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005f38:	bf00      	nop
 8005f3a:	3708      	adds	r7, #8
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60f8      	str	r0, [r7, #12]
 8005f48:	60b9      	str	r1, [r7, #8]
 8005f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d101      	bne.n	8005f5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	e0ae      	b.n	80060bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b0c      	cmp	r3, #12
 8005f6a:	f200 809f 	bhi.w	80060ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f6e:	a201      	add	r2, pc, #4	@ (adr r2, 8005f74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f74:	08005fa9 	.word	0x08005fa9
 8005f78:	080060ad 	.word	0x080060ad
 8005f7c:	080060ad 	.word	0x080060ad
 8005f80:	080060ad 	.word	0x080060ad
 8005f84:	08005fe9 	.word	0x08005fe9
 8005f88:	080060ad 	.word	0x080060ad
 8005f8c:	080060ad 	.word	0x080060ad
 8005f90:	080060ad 	.word	0x080060ad
 8005f94:	0800602b 	.word	0x0800602b
 8005f98:	080060ad 	.word	0x080060ad
 8005f9c:	080060ad 	.word	0x080060ad
 8005fa0:	080060ad 	.word	0x080060ad
 8005fa4:	0800606b 	.word	0x0800606b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68b9      	ldr	r1, [r7, #8]
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f000 f90e 	bl	80061d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	699a      	ldr	r2, [r3, #24]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0208 	orr.w	r2, r2, #8
 8005fc2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	699a      	ldr	r2, [r3, #24]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f022 0204 	bic.w	r2, r2, #4
 8005fd2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6999      	ldr	r1, [r3, #24]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	691a      	ldr	r2, [r3, #16]
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	619a      	str	r2, [r3, #24]
      break;
 8005fe6:	e064      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f000 f954 	bl	800629c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	699a      	ldr	r2, [r3, #24]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	6999      	ldr	r1, [r3, #24]
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	021a      	lsls	r2, r3, #8
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	430a      	orrs	r2, r1
 8006026:	619a      	str	r2, [r3, #24]
      break;
 8006028:	e043      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68b9      	ldr	r1, [r7, #8]
 8006030:	4618      	mov	r0, r3
 8006032:	f000 f99d 	bl	8006370 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	69da      	ldr	r2, [r3, #28]
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f042 0208 	orr.w	r2, r2, #8
 8006044:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69da      	ldr	r2, [r3, #28]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f022 0204 	bic.w	r2, r2, #4
 8006054:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	69d9      	ldr	r1, [r3, #28]
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	691a      	ldr	r2, [r3, #16]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	430a      	orrs	r2, r1
 8006066:	61da      	str	r2, [r3, #28]
      break;
 8006068:	e023      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	68b9      	ldr	r1, [r7, #8]
 8006070:	4618      	mov	r0, r3
 8006072:	f000 f9e7 	bl	8006444 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	69da      	ldr	r2, [r3, #28]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	69da      	ldr	r2, [r3, #28]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	69d9      	ldr	r1, [r3, #28]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	021a      	lsls	r2, r3, #8
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	61da      	str	r2, [r3, #28]
      break;
 80060aa:	e002      	b.n	80060b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	75fb      	strb	r3, [r7, #23]
      break;
 80060b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80060ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3718      	adds	r7, #24
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}

080060c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80060cc:	bf00      	nop
 80060ce:	370c      	adds	r7, #12
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bc80      	pop	{r7}
 80060d4:	4770      	bx	lr

080060d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80060d6:	b480      	push	{r7}
 80060d8:	b083      	sub	sp, #12
 80060da:	af00      	add	r7, sp, #0
 80060dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bc80      	pop	{r7}
 80060e6:	4770      	bx	lr

080060e8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80060f0:	bf00      	nop
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bc80      	pop	{r7}
 80060f8:	4770      	bx	lr

080060fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b083      	sub	sp, #12
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006102:	bf00      	nop
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr

0800610c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a29      	ldr	r2, [pc, #164]	@ (80061c4 <TIM_Base_SetConfig+0xb8>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d00b      	beq.n	800613c <TIM_Base_SetConfig+0x30>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800612a:	d007      	beq.n	800613c <TIM_Base_SetConfig+0x30>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	4a26      	ldr	r2, [pc, #152]	@ (80061c8 <TIM_Base_SetConfig+0xbc>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d003      	beq.n	800613c <TIM_Base_SetConfig+0x30>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	4a25      	ldr	r2, [pc, #148]	@ (80061cc <TIM_Base_SetConfig+0xc0>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d108      	bne.n	800614e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006142:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <TIM_Base_SetConfig+0xb8>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d00b      	beq.n	800616e <TIM_Base_SetConfig+0x62>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800615c:	d007      	beq.n	800616e <TIM_Base_SetConfig+0x62>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	4a19      	ldr	r2, [pc, #100]	@ (80061c8 <TIM_Base_SetConfig+0xbc>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d003      	beq.n	800616e <TIM_Base_SetConfig+0x62>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	4a18      	ldr	r2, [pc, #96]	@ (80061cc <TIM_Base_SetConfig+0xc0>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d108      	bne.n	8006180 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006174:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	68fa      	ldr	r2, [r7, #12]
 800617c:	4313      	orrs	r3, r2
 800617e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	689a      	ldr	r2, [r3, #8]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a07      	ldr	r2, [pc, #28]	@ (80061c4 <TIM_Base_SetConfig+0xb8>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d103      	bne.n	80061b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	691a      	ldr	r2, [r3, #16]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	615a      	str	r2, [r3, #20]
}
 80061ba:	bf00      	nop
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	bc80      	pop	{r7}
 80061c2:	4770      	bx	lr
 80061c4:	40012c00 	.word	0x40012c00
 80061c8:	40000400 	.word	0x40000400
 80061cc:	40000800 	.word	0x40000800

080061d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b087      	sub	sp, #28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6a1b      	ldr	r3, [r3, #32]
 80061de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6a1b      	ldr	r3, [r3, #32]
 80061e4:	f023 0201 	bic.w	r2, r3, #1
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	f023 0303 	bic.w	r3, r3, #3
 8006206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68fa      	ldr	r2, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f023 0302 	bic.w	r3, r3, #2
 8006218:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	697a      	ldr	r2, [r7, #20]
 8006220:	4313      	orrs	r3, r2
 8006222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a1c      	ldr	r2, [pc, #112]	@ (8006298 <TIM_OC1_SetConfig+0xc8>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d10c      	bne.n	8006246 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800622c:	697b      	ldr	r3, [r7, #20]
 800622e:	f023 0308 	bic.w	r3, r3, #8
 8006232:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	697a      	ldr	r2, [r7, #20]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f023 0304 	bic.w	r3, r3, #4
 8006244:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	4a13      	ldr	r2, [pc, #76]	@ (8006298 <TIM_OC1_SetConfig+0xc8>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d111      	bne.n	8006272 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006254:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800625c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	695b      	ldr	r3, [r3, #20]
 8006262:	693a      	ldr	r2, [r7, #16]
 8006264:	4313      	orrs	r3, r2
 8006266:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	699b      	ldr	r3, [r3, #24]
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	621a      	str	r2, [r3, #32]
}
 800628c:	bf00      	nop
 800628e:	371c      	adds	r7, #28
 8006290:	46bd      	mov	sp, r7
 8006292:	bc80      	pop	{r7}
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40012c00 	.word	0x40012c00

0800629c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800629c:	b480      	push	{r7}
 800629e:	b087      	sub	sp, #28
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	f023 0210 	bic.w	r2, r3, #16
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	021b      	lsls	r3, r3, #8
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	f023 0320 	bic.w	r3, r3, #32
 80062e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	011b      	lsls	r3, r3, #4
 80062ee:	697a      	ldr	r2, [r7, #20]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4a1d      	ldr	r2, [pc, #116]	@ (800636c <TIM_OC2_SetConfig+0xd0>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	d10d      	bne.n	8006318 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006302:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	011b      	lsls	r3, r3, #4
 800630a:	697a      	ldr	r2, [r7, #20]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006316:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a14      	ldr	r2, [pc, #80]	@ (800636c <TIM_OC2_SetConfig+0xd0>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d113      	bne.n	8006348 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006320:	693b      	ldr	r3, [r7, #16]
 8006322:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006326:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800632e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	695b      	ldr	r3, [r3, #20]
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	693a      	ldr	r2, [r7, #16]
 8006338:	4313      	orrs	r3, r2
 800633a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	699b      	ldr	r3, [r3, #24]
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	693a      	ldr	r2, [r7, #16]
 8006344:	4313      	orrs	r3, r2
 8006346:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	685a      	ldr	r2, [r3, #4]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	621a      	str	r2, [r3, #32]
}
 8006362:	bf00      	nop
 8006364:	371c      	adds	r7, #28
 8006366:	46bd      	mov	sp, r7
 8006368:	bc80      	pop	{r7}
 800636a:	4770      	bx	lr
 800636c:	40012c00 	.word	0x40012c00

08006370 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006370:	b480      	push	{r7}
 8006372:	b087      	sub	sp, #28
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a1b      	ldr	r3, [r3, #32]
 800637e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a1b      	ldr	r3, [r3, #32]
 8006384:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800639e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	f023 0303 	bic.w	r3, r3, #3
 80063a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	68fa      	ldr	r2, [r7, #12]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	021b      	lsls	r3, r3, #8
 80063c0:	697a      	ldr	r2, [r7, #20]
 80063c2:	4313      	orrs	r3, r2
 80063c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	4a1d      	ldr	r2, [pc, #116]	@ (8006440 <TIM_OC3_SetConfig+0xd0>)
 80063ca:	4293      	cmp	r3, r2
 80063cc:	d10d      	bne.n	80063ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80063d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	68db      	ldr	r3, [r3, #12]
 80063da:	021b      	lsls	r3, r3, #8
 80063dc:	697a      	ldr	r2, [r7, #20]
 80063de:	4313      	orrs	r3, r2
 80063e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80063e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	4a14      	ldr	r2, [pc, #80]	@ (8006440 <TIM_OC3_SetConfig+0xd0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d113      	bne.n	800641a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006400:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	695b      	ldr	r3, [r3, #20]
 8006406:	011b      	lsls	r3, r3, #4
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	4313      	orrs	r3, r2
 800640c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	699b      	ldr	r3, [r3, #24]
 8006412:	011b      	lsls	r3, r3, #4
 8006414:	693a      	ldr	r2, [r7, #16]
 8006416:	4313      	orrs	r3, r2
 8006418:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	693a      	ldr	r2, [r7, #16]
 800641e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68fa      	ldr	r2, [r7, #12]
 8006424:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	685a      	ldr	r2, [r3, #4]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	697a      	ldr	r2, [r7, #20]
 8006432:	621a      	str	r2, [r3, #32]
}
 8006434:	bf00      	nop
 8006436:	371c      	adds	r7, #28
 8006438:	46bd      	mov	sp, r7
 800643a:	bc80      	pop	{r7}
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	40012c00 	.word	0x40012c00

08006444 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006444:	b480      	push	{r7}
 8006446:	b087      	sub	sp, #28
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
 800644c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6a1b      	ldr	r3, [r3, #32]
 8006452:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a1b      	ldr	r3, [r3, #32]
 8006458:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	69db      	ldr	r3, [r3, #28]
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800647a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800647c:	683b      	ldr	r3, [r7, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	021b      	lsls	r3, r3, #8
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	4313      	orrs	r3, r2
 8006486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800648e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	031b      	lsls	r3, r3, #12
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	4313      	orrs	r3, r2
 800649a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a0f      	ldr	r2, [pc, #60]	@ (80064dc <TIM_OC4_SetConfig+0x98>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d109      	bne.n	80064b8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	019b      	lsls	r3, r3, #6
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	4313      	orrs	r3, r2
 80064b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	68fa      	ldr	r2, [r7, #12]
 80064c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	685a      	ldr	r2, [r3, #4]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	621a      	str	r2, [r3, #32]
}
 80064d2:	bf00      	nop
 80064d4:	371c      	adds	r7, #28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bc80      	pop	{r7}
 80064da:	4770      	bx	lr
 80064dc:	40012c00 	.word	0x40012c00

080064e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80064e0:	b480      	push	{r7}
 80064e2:	b087      	sub	sp, #28
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	f003 031f 	and.w	r3, r3, #31
 80064f2:	2201      	movs	r2, #1
 80064f4:	fa02 f303 	lsl.w	r3, r2, r3
 80064f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6a1a      	ldr	r2, [r3, #32]
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	43db      	mvns	r3, r3
 8006502:	401a      	ands	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6a1a      	ldr	r2, [r3, #32]
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f003 031f 	and.w	r3, r3, #31
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	fa01 f303 	lsl.w	r3, r1, r3
 8006518:	431a      	orrs	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	621a      	str	r2, [r3, #32]
}
 800651e:	bf00      	nop
 8006520:	371c      	adds	r7, #28
 8006522:	46bd      	mov	sp, r7
 8006524:	bc80      	pop	{r7}
 8006526:	4770      	bx	lr

08006528 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800653c:	2302      	movs	r3, #2
 800653e:	e046      	b.n	80065ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006566:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68fa      	ldr	r2, [r7, #12]
 800656e:	4313      	orrs	r3, r2
 8006570:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a16      	ldr	r2, [pc, #88]	@ (80065d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00e      	beq.n	80065a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800658c:	d009      	beq.n	80065a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a12      	ldr	r2, [pc, #72]	@ (80065dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d004      	beq.n	80065a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a10      	ldr	r2, [pc, #64]	@ (80065e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d10c      	bne.n	80065bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80065a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	68ba      	ldr	r2, [r7, #8]
 80065b0:	4313      	orrs	r3, r2
 80065b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68ba      	ldr	r2, [r7, #8]
 80065ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80065cc:	2300      	movs	r3, #0
}
 80065ce:	4618      	mov	r0, r3
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr
 80065d8:	40012c00 	.word	0x40012c00
 80065dc:	40000400 	.word	0x40000400
 80065e0:	40000800 	.word	0x40000800

080065e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80065ec:	bf00      	nop
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bc80      	pop	{r7}
 80065f4:	4770      	bx	lr

080065f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80065fe:	bf00      	nop
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	bc80      	pop	{r7}
 8006606:	4770      	bx	lr

08006608 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006608:	b580      	push	{r7, lr}
 800660a:	b082      	sub	sp, #8
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e042      	b.n	80066a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b00      	cmp	r3, #0
 8006624:	d106      	bne.n	8006634 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7fd fe1a 	bl	8004268 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2224      	movs	r2, #36	@ 0x24
 8006638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68da      	ldr	r2, [r3, #12]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800664a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 ff2f 	bl	80074b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	691a      	ldr	r2, [r3, #16]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006660:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	695a      	ldr	r2, [r3, #20]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006670:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	68da      	ldr	r2, [r3, #12]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006680:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2220      	movs	r2, #32
 8006694:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2200      	movs	r2, #0
 800669c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3708      	adds	r7, #8
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b08c      	sub	sp, #48	@ 0x30
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	4613      	mov	r3, r2
 80066b4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066bc:	b2db      	uxtb	r3, r3
 80066be:	2b20      	cmp	r3, #32
 80066c0:	d156      	bne.n	8006770 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d002      	beq.n	80066ce <HAL_UART_Transmit_DMA+0x26>
 80066c8:	88fb      	ldrh	r3, [r7, #6]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d101      	bne.n	80066d2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e04f      	b.n	8006772 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	88fa      	ldrh	r2, [r7, #6]
 80066dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	88fa      	ldrh	r2, [r7, #6]
 80066e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2221      	movs	r2, #33	@ 0x21
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f6:	4a21      	ldr	r2, [pc, #132]	@ (800677c <HAL_UART_Transmit_DMA+0xd4>)
 80066f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fe:	4a20      	ldr	r2, [pc, #128]	@ (8006780 <HAL_UART_Transmit_DMA+0xd8>)
 8006700:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006706:	4a1f      	ldr	r2, [pc, #124]	@ (8006784 <HAL_UART_Transmit_DMA+0xdc>)
 8006708:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800670e:	2200      	movs	r2, #0
 8006710:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8006712:	f107 0308 	add.w	r3, r7, #8
 8006716:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800671e:	6819      	ldr	r1, [r3, #0]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3304      	adds	r3, #4
 8006726:	461a      	mov	r2, r3
 8006728:	88fb      	ldrh	r3, [r7, #6]
 800672a:	f7fe f811 	bl	8004750 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006736:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	3314      	adds	r3, #20
 800673e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	617b      	str	r3, [r7, #20]
   return(result);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3314      	adds	r3, #20
 8006756:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006758:	627a      	str	r2, [r7, #36]	@ 0x24
 800675a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800675c:	6a39      	ldr	r1, [r7, #32]
 800675e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006760:	e841 2300 	strex	r3, r2, [r1]
 8006764:	61fb      	str	r3, [r7, #28]
   return(result);
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e5      	bne.n	8006738 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800676c:	2300      	movs	r3, #0
 800676e:	e000      	b.n	8006772 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006770:	2302      	movs	r3, #2
  }
}
 8006772:	4618      	mov	r0, r3
 8006774:	3730      	adds	r7, #48	@ 0x30
 8006776:	46bd      	mov	sp, r7
 8006778:	bd80      	pop	{r7, pc}
 800677a:	bf00      	nop
 800677c:	08006d45 	.word	0x08006d45
 8006780:	08006ddf 	.word	0x08006ddf
 8006784:	08006f63 	.word	0x08006f63

08006788 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	4613      	mov	r3, r2
 8006794:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b20      	cmp	r3, #32
 80067a0:	d112      	bne.n	80067c8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80067a2:	68bb      	ldr	r3, [r7, #8]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d002      	beq.n	80067ae <HAL_UART_Receive_DMA+0x26>
 80067a8:	88fb      	ldrh	r3, [r7, #6]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d101      	bne.n	80067b2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e00b      	b.n	80067ca <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80067b8:	88fb      	ldrh	r3, [r7, #6]
 80067ba:	461a      	mov	r2, r3
 80067bc:	68b9      	ldr	r1, [r7, #8]
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 fc1a 	bl	8006ff8 <UART_Start_Receive_DMA>
 80067c4:	4603      	mov	r3, r0
 80067c6:	e000      	b.n	80067ca <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80067c8:	2302      	movs	r3, #2
  }
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3710      	adds	r7, #16
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
	...

080067d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b0ba      	sub	sp, #232	@ 0xe8
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
 80067f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80067fa:	2300      	movs	r3, #0
 80067fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006800:	2300      	movs	r3, #0
 8006802:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800680a:	f003 030f 	and.w	r3, r3, #15
 800680e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006812:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006816:	2b00      	cmp	r3, #0
 8006818:	d10f      	bne.n	800683a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800681a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800681e:	f003 0320 	and.w	r3, r3, #32
 8006822:	2b00      	cmp	r3, #0
 8006824:	d009      	beq.n	800683a <HAL_UART_IRQHandler+0x66>
 8006826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800682a:	f003 0320 	and.w	r3, r3, #32
 800682e:	2b00      	cmp	r3, #0
 8006830:	d003      	beq.n	800683a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 fd7e 	bl	8007334 <UART_Receive_IT>
      return;
 8006838:	e25b      	b.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800683a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 80de 	beq.w	8006a00 <HAL_UART_IRQHandler+0x22c>
 8006844:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	d106      	bne.n	800685e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006854:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 80d1 	beq.w	8006a00 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800685e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00b      	beq.n	8006882 <HAL_UART_IRQHandler+0xae>
 800686a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800686e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006872:	2b00      	cmp	r3, #0
 8006874:	d005      	beq.n	8006882 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800687a:	f043 0201 	orr.w	r2, r3, #1
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	d00b      	beq.n	80068a6 <HAL_UART_IRQHandler+0xd2>
 800688e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d005      	beq.n	80068a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800689e:	f043 0202 	orr.w	r2, r3, #2
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80068a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068aa:	f003 0302 	and.w	r3, r3, #2
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00b      	beq.n	80068ca <HAL_UART_IRQHandler+0xf6>
 80068b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d005      	beq.n	80068ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068c2:	f043 0204 	orr.w	r2, r3, #4
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80068ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068ce:	f003 0308 	and.w	r3, r3, #8
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d011      	beq.n	80068fa <HAL_UART_IRQHandler+0x126>
 80068d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068da:	f003 0320 	and.w	r3, r3, #32
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d105      	bne.n	80068ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80068e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068e6:	f003 0301 	and.w	r3, r3, #1
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d005      	beq.n	80068fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068f2:	f043 0208 	orr.w	r2, r3, #8
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068fe:	2b00      	cmp	r3, #0
 8006900:	f000 81f2 	beq.w	8006ce8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006908:	f003 0320 	and.w	r3, r3, #32
 800690c:	2b00      	cmp	r3, #0
 800690e:	d008      	beq.n	8006922 <HAL_UART_IRQHandler+0x14e>
 8006910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b00      	cmp	r3, #0
 800691a:	d002      	beq.n	8006922 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f000 fd09 	bl	8007334 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	695b      	ldr	r3, [r3, #20]
 8006928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800692c:	2b00      	cmp	r3, #0
 800692e:	bf14      	ite	ne
 8006930:	2301      	movne	r3, #1
 8006932:	2300      	moveq	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800693e:	f003 0308 	and.w	r3, r3, #8
 8006942:	2b00      	cmp	r3, #0
 8006944:	d103      	bne.n	800694e <HAL_UART_IRQHandler+0x17a>
 8006946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800694a:	2b00      	cmp	r3, #0
 800694c:	d04f      	beq.n	80069ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fc13 	bl	800717a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800695e:	2b00      	cmp	r3, #0
 8006960:	d041      	beq.n	80069e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	3314      	adds	r3, #20
 8006968:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800696c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006970:	e853 3f00 	ldrex	r3, [r3]
 8006974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006978:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800697c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	3314      	adds	r3, #20
 800698a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800698e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006992:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006996:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800699a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80069a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1d9      	bne.n	8006962 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d013      	beq.n	80069de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ba:	4a7e      	ldr	r2, [pc, #504]	@ (8006bb4 <HAL_UART_IRQHandler+0x3e0>)
 80069bc:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fd ff60 	bl	8004888 <HAL_DMA_Abort_IT>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d016      	beq.n	80069fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80069d8:	4610      	mov	r0, r2
 80069da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069dc:	e00e      	b.n	80069fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f000 f99c 	bl	8006d1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069e4:	e00a      	b.n	80069fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80069e6:	6878      	ldr	r0, [r7, #4]
 80069e8:	f000 f998 	bl	8006d1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069ec:	e006      	b.n	80069fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f994 	bl	8006d1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80069fa:	e175      	b.n	8006ce8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80069fc:	bf00      	nop
    return;
 80069fe:	e173      	b.n	8006ce8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	f040 814f 	bne.w	8006ca8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a0e:	f003 0310 	and.w	r3, r3, #16
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	f000 8148 	beq.w	8006ca8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a1c:	f003 0310 	and.w	r3, r3, #16
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 8141 	beq.w	8006ca8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a26:	2300      	movs	r3, #0
 8006a28:	60bb      	str	r3, [r7, #8]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	60bb      	str	r3, [r7, #8]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	685b      	ldr	r3, [r3, #4]
 8006a38:	60bb      	str	r3, [r7, #8]
 8006a3a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f000 80b6 	beq.w	8006bb8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006a58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	f000 8145 	beq.w	8006cec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	f080 813e 	bcs.w	8006cec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006a76:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	2b20      	cmp	r3, #32
 8006a80:	f000 8088 	beq.w	8006b94 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	330c      	adds	r3, #12
 8006a8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006a92:	e853 3f00 	ldrex	r3, [r3]
 8006a96:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006a9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006a9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006aa2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	330c      	adds	r3, #12
 8006aac:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006ab0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006ab4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006abc:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006ac0:	e841 2300 	strex	r3, r2, [r1]
 8006ac4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006ac8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1d9      	bne.n	8006a84 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	3314      	adds	r3, #20
 8006ad6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ada:	e853 3f00 	ldrex	r3, [r3]
 8006ade:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ae0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ae2:	f023 0301 	bic.w	r3, r3, #1
 8006ae6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	3314      	adds	r3, #20
 8006af0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006af4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006af8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006afa:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006afc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006b00:	e841 2300 	strex	r3, r2, [r1]
 8006b04:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006b06:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d1e1      	bne.n	8006ad0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	3314      	adds	r3, #20
 8006b12:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b14:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b16:	e853 3f00 	ldrex	r3, [r3]
 8006b1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006b1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006b1e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	3314      	adds	r3, #20
 8006b2c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006b30:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b32:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b34:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006b36:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006b38:	e841 2300 	strex	r3, r2, [r1]
 8006b3c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006b3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d1e3      	bne.n	8006b0c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2220      	movs	r2, #32
 8006b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	330c      	adds	r3, #12
 8006b58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b5c:	e853 3f00 	ldrex	r3, [r3]
 8006b60:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006b62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b64:	f023 0310 	bic.w	r3, r3, #16
 8006b68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	330c      	adds	r3, #12
 8006b72:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006b76:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006b78:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006b7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006b84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e3      	bne.n	8006b52 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f7fd fe3e 	bl	8004810 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ba2:	b29b      	uxth	r3, r3
 8006ba4:	1ad3      	subs	r3, r2, r3
 8006ba6:	b29b      	uxth	r3, r3
 8006ba8:	4619      	mov	r1, r3
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f8bf 	bl	8006d2e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006bb0:	e09c      	b.n	8006cec <HAL_UART_IRQHandler+0x518>
 8006bb2:	bf00      	nop
 8006bb4:	0800723f 	.word	0x0800723f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	f000 808e 	beq.w	8006cf0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006bd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	f000 8089 	beq.w	8006cf0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be8:	e853 3f00 	ldrex	r3, [r3]
 8006bec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006bf4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	330c      	adds	r3, #12
 8006bfe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006c02:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006c08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006c10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e3      	bne.n	8006bde <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3314      	adds	r3, #20
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	623b      	str	r3, [r7, #32]
   return(result);
 8006c26:	6a3b      	ldr	r3, [r7, #32]
 8006c28:	f023 0301 	bic.w	r3, r3, #1
 8006c2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3314      	adds	r3, #20
 8006c36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006c3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8006c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006c40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c42:	e841 2300 	strex	r3, r2, [r1]
 8006c46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1e3      	bne.n	8006c16 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f023 0310 	bic.w	r3, r3, #16
 8006c72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	330c      	adds	r3, #12
 8006c7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006c80:	61fa      	str	r2, [r7, #28]
 8006c82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c84:	69b9      	ldr	r1, [r7, #24]
 8006c86:	69fa      	ldr	r2, [r7, #28]
 8006c88:	e841 2300 	strex	r3, r2, [r1]
 8006c8c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e3      	bne.n	8006c5c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c9e:	4619      	mov	r1, r3
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f844 	bl	8006d2e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ca6:	e023      	b.n	8006cf0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ca8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d009      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x4f4>
 8006cb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d003      	beq.n	8006cc8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 fad0 	bl	8007266 <UART_Transmit_IT>
    return;
 8006cc6:	e014      	b.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ccc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d00e      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
 8006cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d008      	beq.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fb0f 	bl	8007304 <UART_EndTransmit_IT>
    return;
 8006ce6:	e004      	b.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
    return;
 8006ce8:	bf00      	nop
 8006cea:	e002      	b.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006cec:	bf00      	nop
 8006cee:	e000      	b.n	8006cf2 <HAL_UART_IRQHandler+0x51e>
      return;
 8006cf0:	bf00      	nop
  }
}
 8006cf2:	37e8      	adds	r7, #232	@ 0xe8
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b083      	sub	sp, #12
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006d00:	bf00      	nop
 8006d02:	370c      	adds	r7, #12
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bc80      	pop	{r7}
 8006d08:	4770      	bx	lr

08006d0a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006d0a:	b480      	push	{r7}
 8006d0c:	b083      	sub	sp, #12
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006d12:	bf00      	nop
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bc80      	pop	{r7}
 8006d1a:	4770      	bx	lr

08006d1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006d24:	bf00      	nop
 8006d26:	370c      	adds	r7, #12
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bc80      	pop	{r7}
 8006d2c:	4770      	bx	lr

08006d2e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006d2e:	b480      	push	{r7}
 8006d30:	b083      	sub	sp, #12
 8006d32:	af00      	add	r7, sp, #0
 8006d34:	6078      	str	r0, [r7, #4]
 8006d36:	460b      	mov	r3, r1
 8006d38:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006d3a:	bf00      	nop
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bc80      	pop	{r7}
 8006d42:	4770      	bx	lr

08006d44 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b090      	sub	sp, #64	@ 0x40
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f003 0320 	and.w	r3, r3, #32
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d137      	bne.n	8006dd0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d62:	2200      	movs	r2, #0
 8006d64:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3314      	adds	r3, #20
 8006d6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d70:	e853 3f00 	ldrex	r3, [r3]
 8006d74:	623b      	str	r3, [r7, #32]
   return(result);
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3314      	adds	r3, #20
 8006d84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d86:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d8e:	e841 2300 	strex	r3, r2, [r1]
 8006d92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d1e5      	bne.n	8006d66 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	330c      	adds	r3, #12
 8006da0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006db0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006db2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	330c      	adds	r3, #12
 8006db8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006dba:	61fa      	str	r2, [r7, #28]
 8006dbc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	69b9      	ldr	r1, [r7, #24]
 8006dc0:	69fa      	ldr	r2, [r7, #28]
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	617b      	str	r3, [r7, #20]
   return(result);
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e5      	bne.n	8006d9a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006dce:	e002      	b.n	8006dd6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006dd0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006dd2:	f7fc f807 	bl	8002de4 <HAL_UART_TxCpltCallback>
}
 8006dd6:	bf00      	nop
 8006dd8:	3740      	adds	r7, #64	@ 0x40
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}

08006dde <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006dde:	b580      	push	{r7, lr}
 8006de0:	b084      	sub	sp, #16
 8006de2:	af00      	add	r7, sp, #0
 8006de4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f7ff ff83 	bl	8006cf8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006df2:	bf00      	nop
 8006df4:	3710      	adds	r7, #16
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}

08006dfa <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006dfa:	b580      	push	{r7, lr}
 8006dfc:	b09c      	sub	sp, #112	@ 0x70
 8006dfe:	af00      	add	r7, sp, #0
 8006e00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e06:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0320 	and.w	r3, r3, #32
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d172      	bne.n	8006efc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e18:	2200      	movs	r2, #0
 8006e1a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	330c      	adds	r3, #12
 8006e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e2e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e34:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	330c      	adds	r3, #12
 8006e3a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006e3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3314      	adds	r3, #20
 8006e56:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5a:	e853 3f00 	ldrex	r3, [r3]
 8006e5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e62:	f023 0301 	bic.w	r3, r3, #1
 8006e66:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	3314      	adds	r3, #20
 8006e6e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006e70:	647a      	str	r2, [r7, #68]	@ 0x44
 8006e72:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e78:	e841 2300 	strex	r3, r2, [r1]
 8006e7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1e5      	bne.n	8006e50 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	3314      	adds	r3, #20
 8006e8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	623b      	str	r3, [r7, #32]
   return(result);
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e9a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3314      	adds	r3, #20
 8006ea2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006ea4:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e5      	bne.n	8006e84 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006eb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ec0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d119      	bne.n	8006efc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ec8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	330c      	adds	r3, #12
 8006ece:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f023 0310 	bic.w	r3, r3, #16
 8006ede:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	330c      	adds	r3, #12
 8006ee6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006ee8:	61fa      	str	r2, [r7, #28]
 8006eea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	69b9      	ldr	r1, [r7, #24]
 8006eee:	69fa      	ldr	r2, [r7, #28]
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e5      	bne.n	8006ec8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006efc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006efe:	2200      	movs	r2, #0
 8006f00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d106      	bne.n	8006f18 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f0a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f0e:	4619      	mov	r1, r3
 8006f10:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f12:	f7ff ff0c 	bl	8006d2e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f16:	e002      	b.n	8006f1e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f18:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f1a:	f7fb ff75 	bl	8002e08 <HAL_UART_RxCpltCallback>
}
 8006f1e:	bf00      	nop
 8006f20:	3770      	adds	r7, #112	@ 0x70
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}

08006f26 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f26:	b580      	push	{r7, lr}
 8006f28:	b084      	sub	sp, #16
 8006f2a:	af00      	add	r7, sp, #0
 8006f2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f32:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	2201      	movs	r2, #1
 8006f38:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3e:	2b01      	cmp	r3, #1
 8006f40:	d108      	bne.n	8006f54 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f46:	085b      	lsrs	r3, r3, #1
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f7ff feee 	bl	8006d2e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f52:	e002      	b.n	8006f5a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7ff fed8 	bl	8006d0a <HAL_UART_RxHalfCpltCallback>
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}

08006f62 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f62:	b580      	push	{r7, lr}
 8006f64:	b084      	sub	sp, #16
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f72:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	695b      	ldr	r3, [r3, #20]
 8006f7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	bf14      	ite	ne
 8006f82:	2301      	movne	r3, #1
 8006f84:	2300      	moveq	r3, #0
 8006f86:	b2db      	uxtb	r3, r3
 8006f88:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	2b21      	cmp	r3, #33	@ 0x21
 8006f94:	d108      	bne.n	8006fa8 <UART_DMAError+0x46>
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d005      	beq.n	8006fa8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006fa2:	68b8      	ldr	r0, [r7, #8]
 8006fa4:	f000 f8c2 	bl	800712c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	bf14      	ite	ne
 8006fb6:	2301      	movne	r3, #1
 8006fb8:	2300      	moveq	r3, #0
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006fc4:	b2db      	uxtb	r3, r3
 8006fc6:	2b22      	cmp	r3, #34	@ 0x22
 8006fc8:	d108      	bne.n	8006fdc <UART_DMAError+0x7a>
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d005      	beq.n	8006fdc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006fd6:	68b8      	ldr	r0, [r7, #8]
 8006fd8:	f000 f8cf 	bl	800717a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fe0:	f043 0210 	orr.w	r2, r3, #16
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006fe8:	68b8      	ldr	r0, [r7, #8]
 8006fea:	f7ff fe97 	bl	8006d1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fee:	bf00      	nop
 8006ff0:	3710      	adds	r7, #16
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
	...

08006ff8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b098      	sub	sp, #96	@ 0x60
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	4613      	mov	r3, r2
 8007004:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007006:	68ba      	ldr	r2, [r7, #8]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	88fa      	ldrh	r2, [r7, #6]
 8007010:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	2222      	movs	r2, #34	@ 0x22
 800701c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007024:	4a3e      	ldr	r2, [pc, #248]	@ (8007120 <UART_Start_Receive_DMA+0x128>)
 8007026:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702c:	4a3d      	ldr	r2, [pc, #244]	@ (8007124 <UART_Start_Receive_DMA+0x12c>)
 800702e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007034:	4a3c      	ldr	r2, [pc, #240]	@ (8007128 <UART_Start_Receive_DMA+0x130>)
 8007036:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703c:	2200      	movs	r2, #0
 800703e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007040:	f107 0308 	add.w	r3, r7, #8
 8007044:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	3304      	adds	r3, #4
 8007050:	4619      	mov	r1, r3
 8007052:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	88fb      	ldrh	r3, [r7, #6]
 8007058:	f7fd fb7a 	bl	8004750 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800705c:	2300      	movs	r3, #0
 800705e:	613b      	str	r3, [r7, #16]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	613b      	str	r3, [r7, #16]
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	613b      	str	r3, [r7, #16]
 8007070:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d019      	beq.n	80070ae <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	330c      	adds	r3, #12
 8007080:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007082:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007084:	e853 3f00 	ldrex	r3, [r3]
 8007088:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800708a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800708c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007090:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	330c      	adds	r3, #12
 8007098:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800709a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800709c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800709e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80070a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80070a2:	e841 2300 	strex	r3, r2, [r1]
 80070a6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1e5      	bne.n	800707a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	3314      	adds	r3, #20
 80070b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b8:	e853 3f00 	ldrex	r3, [r3]
 80070bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070c0:	f043 0301 	orr.w	r3, r3, #1
 80070c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	3314      	adds	r3, #20
 80070cc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070ce:	63ba      	str	r2, [r7, #56]	@ 0x38
 80070d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80070d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80070d6:	e841 2300 	strex	r3, r2, [r1]
 80070da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d1e5      	bne.n	80070ae <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	3314      	adds	r3, #20
 80070e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	e853 3f00 	ldrex	r3, [r3]
 80070f0:	617b      	str	r3, [r7, #20]
   return(result);
 80070f2:	697b      	ldr	r3, [r7, #20]
 80070f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070f8:	653b      	str	r3, [r7, #80]	@ 0x50
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3314      	adds	r3, #20
 8007100:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007102:	627a      	str	r2, [r7, #36]	@ 0x24
 8007104:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007106:	6a39      	ldr	r1, [r7, #32]
 8007108:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800710a:	e841 2300 	strex	r3, r2, [r1]
 800710e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007110:	69fb      	ldr	r3, [r7, #28]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1e5      	bne.n	80070e2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3760      	adds	r7, #96	@ 0x60
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}
 8007120:	08006dfb 	.word	0x08006dfb
 8007124:	08006f27 	.word	0x08006f27
 8007128:	08006f63 	.word	0x08006f63

0800712c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800712c:	b480      	push	{r7}
 800712e:	b089      	sub	sp, #36	@ 0x24
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	330c      	adds	r3, #12
 800713a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	60bb      	str	r3, [r7, #8]
   return(result);
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800714a:	61fb      	str	r3, [r7, #28]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	330c      	adds	r3, #12
 8007152:	69fa      	ldr	r2, [r7, #28]
 8007154:	61ba      	str	r2, [r7, #24]
 8007156:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6979      	ldr	r1, [r7, #20]
 800715a:	69ba      	ldr	r2, [r7, #24]
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	613b      	str	r3, [r7, #16]
   return(result);
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e5      	bne.n	8007134 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2220      	movs	r2, #32
 800716c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007170:	bf00      	nop
 8007172:	3724      	adds	r7, #36	@ 0x24
 8007174:	46bd      	mov	sp, r7
 8007176:	bc80      	pop	{r7}
 8007178:	4770      	bx	lr

0800717a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800717a:	b480      	push	{r7}
 800717c:	b095      	sub	sp, #84	@ 0x54
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	330c      	adds	r3, #12
 8007188:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007194:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007198:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	330c      	adds	r3, #12
 80071a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80071a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80071a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e5      	bne.n	8007182 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	3314      	adds	r3, #20
 80071bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	e853 3f00 	ldrex	r3, [r3]
 80071c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80071c6:	69fb      	ldr	r3, [r7, #28]
 80071c8:	f023 0301 	bic.w	r3, r3, #1
 80071cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	3314      	adds	r3, #20
 80071d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80071d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80071d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80071dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071de:	e841 2300 	strex	r3, r2, [r1]
 80071e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80071e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d1e5      	bne.n	80071b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d119      	bne.n	8007226 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	330c      	adds	r3, #12
 80071f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	e853 3f00 	ldrex	r3, [r3]
 8007200:	60bb      	str	r3, [r7, #8]
   return(result);
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	f023 0310 	bic.w	r3, r3, #16
 8007208:	647b      	str	r3, [r7, #68]	@ 0x44
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	330c      	adds	r3, #12
 8007210:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007212:	61ba      	str	r2, [r7, #24]
 8007214:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007216:	6979      	ldr	r1, [r7, #20]
 8007218:	69ba      	ldr	r2, [r7, #24]
 800721a:	e841 2300 	strex	r3, r2, [r1]
 800721e:	613b      	str	r3, [r7, #16]
   return(result);
 8007220:	693b      	ldr	r3, [r7, #16]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d1e5      	bne.n	80071f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2220      	movs	r2, #32
 800722a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007234:	bf00      	nop
 8007236:	3754      	adds	r7, #84	@ 0x54
 8007238:	46bd      	mov	sp, r7
 800723a:	bc80      	pop	{r7}
 800723c:	4770      	bx	lr

0800723e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b084      	sub	sp, #16
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800724a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007258:	68f8      	ldr	r0, [r7, #12]
 800725a:	f7ff fd5f 	bl	8006d1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800725e:	bf00      	nop
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007266:	b480      	push	{r7}
 8007268:	b085      	sub	sp, #20
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007274:	b2db      	uxtb	r3, r3
 8007276:	2b21      	cmp	r3, #33	@ 0x21
 8007278:	d13e      	bne.n	80072f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007282:	d114      	bne.n	80072ae <UART_Transmit_IT+0x48>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	691b      	ldr	r3, [r3, #16]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d110      	bne.n	80072ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6a1b      	ldr	r3, [r3, #32]
 8007290:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	881b      	ldrh	r3, [r3, #0]
 8007296:	461a      	mov	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6a1b      	ldr	r3, [r3, #32]
 80072a6:	1c9a      	adds	r2, r3, #2
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	621a      	str	r2, [r3, #32]
 80072ac:	e008      	b.n	80072c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	1c59      	adds	r1, r3, #1
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	6211      	str	r1, [r2, #32]
 80072b8:	781a      	ldrb	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	3b01      	subs	r3, #1
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	4619      	mov	r1, r3
 80072ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d10f      	bne.n	80072f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68da      	ldr	r2, [r3, #12]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	68da      	ldr	r2, [r3, #12]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80072f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80072f4:	2300      	movs	r3, #0
 80072f6:	e000      	b.n	80072fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80072f8:	2302      	movs	r3, #2
  }
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3714      	adds	r7, #20
 80072fe:	46bd      	mov	sp, r7
 8007300:	bc80      	pop	{r7}
 8007302:	4770      	bx	lr

08007304 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68da      	ldr	r2, [r3, #12]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800731a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2220      	movs	r2, #32
 8007320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f7fb fd5d 	bl	8002de4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800732a:	2300      	movs	r3, #0
}
 800732c:	4618      	mov	r0, r3
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b08c      	sub	sp, #48	@ 0x30
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007342:	b2db      	uxtb	r3, r3
 8007344:	2b22      	cmp	r3, #34	@ 0x22
 8007346:	f040 80ae 	bne.w	80074a6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007352:	d117      	bne.n	8007384 <UART_Receive_IT+0x50>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d113      	bne.n	8007384 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800735c:	2300      	movs	r3, #0
 800735e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007364:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	b29b      	uxth	r3, r3
 800736e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007372:	b29a      	uxth	r2, r3
 8007374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007376:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800737c:	1c9a      	adds	r2, r3, #2
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	629a      	str	r2, [r3, #40]	@ 0x28
 8007382:	e026      	b.n	80073d2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007388:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800738a:	2300      	movs	r3, #0
 800738c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007396:	d007      	beq.n	80073a8 <UART_Receive_IT+0x74>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10a      	bne.n	80073b6 <UART_Receive_IT+0x82>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d106      	bne.n	80073b6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	b2da      	uxtb	r2, r3
 80073b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073b2:	701a      	strb	r2, [r3, #0]
 80073b4:	e008      	b.n	80073c8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073c2:	b2da      	uxtb	r2, r3
 80073c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073c6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073cc:	1c5a      	adds	r2, r3, #1
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80073d6:	b29b      	uxth	r3, r3
 80073d8:	3b01      	subs	r3, #1
 80073da:	b29b      	uxth	r3, r3
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	4619      	mov	r1, r3
 80073e0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d15d      	bne.n	80074a2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	68da      	ldr	r2, [r3, #12]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0220 	bic.w	r2, r2, #32
 80073f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68da      	ldr	r2, [r3, #12]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007404:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	695a      	ldr	r2, [r3, #20]
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0201 	bic.w	r2, r2, #1
 8007414:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2220      	movs	r2, #32
 800741a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007428:	2b01      	cmp	r3, #1
 800742a:	d135      	bne.n	8007498 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	330c      	adds	r3, #12
 8007438:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	e853 3f00 	ldrex	r3, [r3]
 8007440:	613b      	str	r3, [r7, #16]
   return(result);
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	f023 0310 	bic.w	r3, r3, #16
 8007448:	627b      	str	r3, [r7, #36]	@ 0x24
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007452:	623a      	str	r2, [r7, #32]
 8007454:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007456:	69f9      	ldr	r1, [r7, #28]
 8007458:	6a3a      	ldr	r2, [r7, #32]
 800745a:	e841 2300 	strex	r3, r2, [r1]
 800745e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007460:	69bb      	ldr	r3, [r7, #24]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d1e5      	bne.n	8007432 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 0310 	and.w	r3, r3, #16
 8007470:	2b10      	cmp	r3, #16
 8007472:	d10a      	bne.n	800748a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007474:	2300      	movs	r3, #0
 8007476:	60fb      	str	r3, [r7, #12]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	60fb      	str	r3, [r7, #12]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	60fb      	str	r3, [r7, #12]
 8007488:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7ff fc4c 	bl	8006d2e <HAL_UARTEx_RxEventCallback>
 8007496:	e002      	b.n	800749e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007498:	6878      	ldr	r0, [r7, #4]
 800749a:	f7fb fcb5 	bl	8002e08 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800749e:	2300      	movs	r3, #0
 80074a0:	e002      	b.n	80074a8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80074a2:	2300      	movs	r3, #0
 80074a4:	e000      	b.n	80074a8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80074a6:	2302      	movs	r3, #2
  }
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3730      	adds	r7, #48	@ 0x30
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b084      	sub	sp, #16
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	691b      	ldr	r3, [r3, #16]
 80074be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	68da      	ldr	r2, [r3, #12]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	689a      	ldr	r2, [r3, #8]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	691b      	ldr	r3, [r3, #16]
 80074d6:	431a      	orrs	r2, r3
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	4313      	orrs	r3, r2
 80074de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	68db      	ldr	r3, [r3, #12]
 80074e6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80074ea:	f023 030c 	bic.w	r3, r3, #12
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	6812      	ldr	r2, [r2, #0]
 80074f2:	68b9      	ldr	r1, [r7, #8]
 80074f4:	430b      	orrs	r3, r1
 80074f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	699a      	ldr	r2, [r3, #24]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a2c      	ldr	r2, [pc, #176]	@ (80075c4 <UART_SetConfig+0x114>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d103      	bne.n	8007520 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007518:	f7fe f8dc 	bl	80056d4 <HAL_RCC_GetPCLK2Freq>
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	e002      	b.n	8007526 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007520:	f7fe f8c4 	bl	80056ac <HAL_RCC_GetPCLK1Freq>
 8007524:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007526:	68fa      	ldr	r2, [r7, #12]
 8007528:	4613      	mov	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	4413      	add	r3, r2
 800752e:	009a      	lsls	r2, r3, #2
 8007530:	441a      	add	r2, r3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	fbb2 f3f3 	udiv	r3, r2, r3
 800753c:	4a22      	ldr	r2, [pc, #136]	@ (80075c8 <UART_SetConfig+0x118>)
 800753e:	fba2 2303 	umull	r2, r3, r2, r3
 8007542:	095b      	lsrs	r3, r3, #5
 8007544:	0119      	lsls	r1, r3, #4
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	4613      	mov	r3, r2
 800754a:	009b      	lsls	r3, r3, #2
 800754c:	4413      	add	r3, r2
 800754e:	009a      	lsls	r2, r3, #2
 8007550:	441a      	add	r2, r3
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	fbb2 f2f3 	udiv	r2, r2, r3
 800755c:	4b1a      	ldr	r3, [pc, #104]	@ (80075c8 <UART_SetConfig+0x118>)
 800755e:	fba3 0302 	umull	r0, r3, r3, r2
 8007562:	095b      	lsrs	r3, r3, #5
 8007564:	2064      	movs	r0, #100	@ 0x64
 8007566:	fb00 f303 	mul.w	r3, r0, r3
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	011b      	lsls	r3, r3, #4
 800756e:	3332      	adds	r3, #50	@ 0x32
 8007570:	4a15      	ldr	r2, [pc, #84]	@ (80075c8 <UART_SetConfig+0x118>)
 8007572:	fba2 2303 	umull	r2, r3, r2, r3
 8007576:	095b      	lsrs	r3, r3, #5
 8007578:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800757c:	4419      	add	r1, r3
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	4613      	mov	r3, r2
 8007582:	009b      	lsls	r3, r3, #2
 8007584:	4413      	add	r3, r2
 8007586:	009a      	lsls	r2, r3, #2
 8007588:	441a      	add	r2, r3
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	fbb2 f2f3 	udiv	r2, r2, r3
 8007594:	4b0c      	ldr	r3, [pc, #48]	@ (80075c8 <UART_SetConfig+0x118>)
 8007596:	fba3 0302 	umull	r0, r3, r3, r2
 800759a:	095b      	lsrs	r3, r3, #5
 800759c:	2064      	movs	r0, #100	@ 0x64
 800759e:	fb00 f303 	mul.w	r3, r0, r3
 80075a2:	1ad3      	subs	r3, r2, r3
 80075a4:	011b      	lsls	r3, r3, #4
 80075a6:	3332      	adds	r3, #50	@ 0x32
 80075a8:	4a07      	ldr	r2, [pc, #28]	@ (80075c8 <UART_SetConfig+0x118>)
 80075aa:	fba2 2303 	umull	r2, r3, r2, r3
 80075ae:	095b      	lsrs	r3, r3, #5
 80075b0:	f003 020f 	and.w	r2, r3, #15
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	440a      	add	r2, r1
 80075ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80075bc:	bf00      	nop
 80075be:	3710      	adds	r7, #16
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	40013800 	.word	0x40013800
 80075c8:	51eb851f 	.word	0x51eb851f

080075cc <motor_run>:
    motor->channel = channel;
}


/* Run motor at specified speed */
void motor_run(Motor *motor, double speed) {
 80075cc:	b5b0      	push	{r4, r5, r7, lr}
 80075ce:	b084      	sub	sp, #16
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	e9c7 2300 	strd	r2, r3, [r7]
    if (speed >= 0) {
 80075d8:	f04f 0200 	mov.w	r2, #0
 80075dc:	f04f 0300 	mov.w	r3, #0
 80075e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075e4:	f7f9 f9fe 	bl	80009e4 <__aeabi_dcmpge>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d010      	beq.n	8007610 <motor_run+0x44>
        HAL_GPIO_WritePin(motor->port, motor->pin_f, GPIO_PIN_SET);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6818      	ldr	r0, [r3, #0]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	889b      	ldrh	r3, [r3, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	4619      	mov	r1, r3
 80075fa:	f7fd fc75 	bl	8004ee8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->port, motor->pin_b, GPIO_PIN_RESET);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6818      	ldr	r0, [r3, #0]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	88db      	ldrh	r3, [r3, #6]
 8007606:	2200      	movs	r2, #0
 8007608:	4619      	mov	r1, r3
 800760a:	f7fd fc6d 	bl	8004ee8 <HAL_GPIO_WritePin>
 800760e:	e015      	b.n	800763c <motor_run+0x70>
    } else {
        HAL_GPIO_WritePin(motor->port, motor->pin_f, GPIO_PIN_RESET);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	6818      	ldr	r0, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	889b      	ldrh	r3, [r3, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	4619      	mov	r1, r3
 800761c:	f7fd fc64 	bl	8004ee8 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motor->port, motor->pin_b, GPIO_PIN_SET);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6818      	ldr	r0, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	88db      	ldrh	r3, [r3, #6]
 8007628:	2201      	movs	r2, #1
 800762a:	4619      	mov	r1, r3
 800762c:	f7fd fc5c 	bl	8004ee8 <HAL_GPIO_WritePin>
        speed = -speed; // Make speed positive for PWM duty cycle
 8007630:	683c      	ldr	r4, [r7, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8007638:	e9c7 4500 	strd	r4, r5, [r7]
    }
    // Set PWM duty cycle based on speed
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, (uint16_t)(speed * motor->timer->Instance->ARR));
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	68db      	ldr	r3, [r3, #12]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d117      	bne.n	8007674 <motor_run+0xa8>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800764c:	4618      	mov	r0, r3
 800764e:	f7f8 fec9 	bl	80003e4 <__aeabi_ui2d>
 8007652:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007656:	f7f8 ff3f 	bl	80004d8 <__aeabi_dmul>
 800765a:	4602      	mov	r2, r0
 800765c:	460b      	mov	r3, r1
 800765e:	4610      	mov	r0, r2
 8007660:	4619      	mov	r1, r3
 8007662:	f7f9 fa11 	bl	8000a88 <__aeabi_d2uiz>
 8007666:	4603      	mov	r3, r0
 8007668:	b29a      	uxth	r2, r3
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	689b      	ldr	r3, [r3, #8]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8007672:	e051      	b.n	8007718 <motor_run+0x14c>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, (uint16_t)(speed * motor->timer->Instance->ARR));
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	2b04      	cmp	r3, #4
 800767a:	d118      	bne.n	80076ae <motor_run+0xe2>
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	689b      	ldr	r3, [r3, #8]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007684:	4618      	mov	r0, r3
 8007686:	f7f8 fead 	bl	80003e4 <__aeabi_ui2d>
 800768a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800768e:	f7f8 ff23 	bl	80004d8 <__aeabi_dmul>
 8007692:	4602      	mov	r2, r0
 8007694:	460b      	mov	r3, r1
 8007696:	4610      	mov	r0, r2
 8007698:	4619      	mov	r1, r3
 800769a:	f7f9 f9f5 	bl	8000a88 <__aeabi_d2uiz>
 800769e:	4603      	mov	r3, r0
 80076a0:	b299      	uxth	r1, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	460b      	mov	r3, r1
 80076aa:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80076ac:	e034      	b.n	8007718 <motor_run+0x14c>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, (uint16_t)(speed * motor->timer->Instance->ARR));
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	68db      	ldr	r3, [r3, #12]
 80076b2:	2b08      	cmp	r3, #8
 80076b4:	d118      	bne.n	80076e8 <motor_run+0x11c>
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	689b      	ldr	r3, [r3, #8]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076be:	4618      	mov	r0, r3
 80076c0:	f7f8 fe90 	bl	80003e4 <__aeabi_ui2d>
 80076c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076c8:	f7f8 ff06 	bl	80004d8 <__aeabi_dmul>
 80076cc:	4602      	mov	r2, r0
 80076ce:	460b      	mov	r3, r1
 80076d0:	4610      	mov	r0, r2
 80076d2:	4619      	mov	r1, r3
 80076d4:	f7f9 f9d8 	bl	8000a88 <__aeabi_d2uiz>
 80076d8:	4603      	mov	r3, r0
 80076da:	b299      	uxth	r1, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	681a      	ldr	r2, [r3, #0]
 80076e2:	460b      	mov	r3, r1
 80076e4:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80076e6:	e017      	b.n	8007718 <motor_run+0x14c>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, (uint16_t)(speed * motor->timer->Instance->ARR));
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	689b      	ldr	r3, [r3, #8]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7f8 fe77 	bl	80003e4 <__aeabi_ui2d>
 80076f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076fa:	f7f8 feed 	bl	80004d8 <__aeabi_dmul>
 80076fe:	4602      	mov	r2, r0
 8007700:	460b      	mov	r3, r1
 8007702:	4610      	mov	r0, r2
 8007704:	4619      	mov	r1, r3
 8007706:	f7f9 f9bf 	bl	8000a88 <__aeabi_d2uiz>
 800770a:	4603      	mov	r3, r0
 800770c:	b299      	uxth	r1, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	460b      	mov	r3, r1
 8007716:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8007718:	bf00      	nop
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bdb0      	pop	{r4, r5, r7, pc}

08007720 <motor_stop>:

/* Stop motor */
void motor_stop(Motor *motor) {
 8007720:	b580      	push	{r7, lr}
 8007722:	b082      	sub	sp, #8
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->port, motor->pin_f, GPIO_PIN_SET);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6818      	ldr	r0, [r3, #0]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	889b      	ldrh	r3, [r3, #4]
 8007730:	2201      	movs	r2, #1
 8007732:	4619      	mov	r1, r3
 8007734:	f7fd fbd8 	bl	8004ee8 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->port, motor->pin_b, GPIO_PIN_SET);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6818      	ldr	r0, [r3, #0]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	88db      	ldrh	r3, [r3, #6]
 8007740:	2201      	movs	r2, #1
 8007742:	4619      	mov	r1, r3
 8007744:	f7fd fbd0 	bl	8004ee8 <HAL_GPIO_WritePin>
    // Set PWM duty cycle to 0
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, 0);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d105      	bne.n	800775c <motor_stop+0x3c>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2200      	movs	r2, #0
 8007758:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800775a:	e018      	b.n	800778e <motor_stop+0x6e>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, 0);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	2b04      	cmp	r3, #4
 8007762:	d105      	bne.n	8007770 <motor_stop+0x50>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	2300      	movs	r3, #0
 800776c:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800776e:	e00e      	b.n	800778e <motor_stop+0x6e>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, 0);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	68db      	ldr	r3, [r3, #12]
 8007774:	2b08      	cmp	r3, #8
 8007776:	d105      	bne.n	8007784 <motor_stop+0x64>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	689b      	ldr	r3, [r3, #8]
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	2300      	movs	r3, #0
 8007780:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8007782:	e004      	b.n	800778e <motor_stop+0x6e>
    __HAL_TIM_SET_COMPARE(motor->timer, motor->channel, 0);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	2300      	movs	r3, #0
 800778c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
	...

08007798 <enable_motor>:

/* Enable motors and start PWM */
void enable_motor(Motor *motor) {
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET); // Example GPIO pin for motor enable
 80077a0:	2201      	movs	r2, #1
 80077a2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80077a6:	4807      	ldr	r0, [pc, #28]	@ (80077c4 <enable_motor+0x2c>)
 80077a8:	f7fd fb9e 	bl	8004ee8 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(motor->timer, motor->channel); // Start PWM for the specified motor
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	689a      	ldr	r2, [r3, #8]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	4619      	mov	r1, r3
 80077b6:	4610      	mov	r0, r2
 80077b8:	f7fe f8e8 	bl	800598c <HAL_TIM_PWM_Start>
}
 80077bc:	bf00      	nop
 80077be:	3708      	adds	r7, #8
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}
 80077c4:	40010800 	.word	0x40010800

080077c8 <calculate_pwm_values>:
void disable_motor(Motor *motor) {
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // Example GPIO pin for motor disable
    HAL_TIM_PWM_Stop(motor->timer, motor->channel); // Stop PWM for the specified motor
}

void calculate_pwm_values(PWM_Config *config, uint32_t *PSC_value, uint32_t *ARR_value) {
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
    *ARR_value = pow(2, config->pwm_resolution) - 2; // Ideal ARR value
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	781b      	ldrb	r3, [r3, #0]
 80077d8:	4618      	mov	r0, r3
 80077da:	f7f8 fe03 	bl	80003e4 <__aeabi_ui2d>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	f04f 0000 	mov.w	r0, #0
 80077e6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80077ea:	f003 f8d7 	bl	800a99c <pow>
 80077ee:	f04f 0200 	mov.w	r2, #0
 80077f2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80077f6:	f7f8 fcb7 	bl	8000168 <__aeabi_dsub>
 80077fa:	4602      	mov	r2, r0
 80077fc:	460b      	mov	r3, r1
 80077fe:	4610      	mov	r0, r2
 8007800:	4619      	mov	r1, r3
 8007802:	f7f9 f941 	bl	8000a88 <__aeabi_d2uiz>
 8007806:	4602      	mov	r2, r0
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	601a      	str	r2, [r3, #0]
    *PSC_value = (uint32_t)((config->pwm_input_freq) / ((*ARR_value + 1) * config->pwm_freq)) - 1;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	689a      	ldr	r2, [r3, #8]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	3301      	adds	r3, #1
 8007816:	68f9      	ldr	r1, [r7, #12]
 8007818:	6849      	ldr	r1, [r1, #4]
 800781a:	fb01 f303 	mul.w	r3, r1, r3
 800781e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007822:	1e5a      	subs	r2, r3, #1
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	601a      	str	r2, [r3, #0]
}
 8007828:	bf00      	nop
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <init_motor_dynamics>:
 * @param motor_dynamics Podoubleer to the MotorDynamics structure to be initialized.
 * @param wheel_diameter Wheel diameter in meters.
 * @param gear_ratio Gear ratio.
 * @param counts_per_revolution Counts per revolution.
 */
void init_motor_dynamics(MotorDynamics* motor_dynamics, double wheel_diameter, double gear_ratio, double counts_per_revolution, AverageFilter* averageFilter) {
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	60f8      	str	r0, [r7, #12]
 8007838:	e9c7 2300 	strd	r2, r3, [r7]
    // Initialize members with default values
    motor_dynamics->encoder_count_per_sampling_period = 0;
 800783c:	68f9      	ldr	r1, [r7, #12]
 800783e:	f04f 0200 	mov.w	r2, #0
 8007842:	f04f 0300 	mov.w	r3, #0
 8007846:	e9c1 2300 	strd	r2, r3, [r1]
    motor_dynamics->rpm = 0;
 800784a:	68f9      	ldr	r1, [r7, #12]
 800784c:	f04f 0200 	mov.w	r2, #0
 8007850:	f04f 0300 	mov.w	r3, #0
 8007854:	e9c1 2302 	strd	r2, r3, [r1, #8]
    motor_dynamics->linear_velocity = 0;
 8007858:	68f9      	ldr	r1, [r7, #12]
 800785a:	f04f 0200 	mov.w	r2, #0
 800785e:	f04f 0300 	mov.w	r3, #0
 8007862:	e9c1 2306 	strd	r2, r3, [r1, #24]
    motor_dynamics->previous_encoder_count = 0;
 8007866:	68f9      	ldr	r1, [r7, #12]
 8007868:	f04f 0200 	mov.w	r2, #0
 800786c:	f04f 0300 	mov.w	r3, #0
 8007870:	e9c1 2308 	strd	r2, r3, [r1, #32]
    motor_dynamics->current_encoder_count = 0;
 8007874:	68f9      	ldr	r1, [r7, #12]
 8007876:	f04f 0200 	mov.w	r2, #0
 800787a:	f04f 0300 	mov.w	r3, #0
 800787e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

    // Initialize members with arguments
    motor_dynamics->wheel_diameter = wheel_diameter;
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007888:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    motor_dynamics->gear_ratio = gear_ratio;
 800788c:	68f9      	ldr	r1, [r7, #12]
 800788e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007892:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    motor_dynamics->counts_per_revolution = counts_per_revolution;
 8007896:	68f9      	ldr	r1, [r7, #12]
 8007898:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800789c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

    motor_dynamics->averageFilter = averageFilter;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80078a4:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80078a6:	bf00      	nop
 80078a8:	3714      	adds	r7, #20
 80078aa:	46bd      	mov	sp, r7
 80078ac:	bc80      	pop	{r7}
 80078ae:	4770      	bx	lr

080078b0 <update_encoder_count_per_sampling_period>:
 * We call this function inside of the timer callback function.
 *
 * @param motor_dynamics Podoubleer to MotorDynamics struct
 * @param current_encoder_count Current tick count
 */
void update_encoder_count_per_sampling_period(MotorDynamics* motor_dynamics, double current_encoder_count) {
 80078b0:	b590      	push	{r4, r7, lr}
 80078b2:	b085      	sub	sp, #20
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	e9c7 2300 	strd	r2, r3, [r7]
    motor_dynamics->current_encoder_count = current_encoder_count;
 80078bc:	68f9      	ldr	r1, [r7, #12]
 80078be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078c2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    motor_dynamics->encoder_count_per_sampling_period = motor_dynamics->current_encoder_count - motor_dynamics->previous_encoder_count;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078d2:	f7f8 fc49 	bl	8000168 <__aeabi_dsub>
 80078d6:	4602      	mov	r2, r0
 80078d8:	460b      	mov	r3, r1
 80078da:	68f9      	ldr	r1, [r7, #12]
 80078dc:	e9c1 2300 	strd	r2, r3, [r1]
    motor_dynamics->previous_encoder_count = motor_dynamics->current_encoder_count;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80078e6:	68f9      	ldr	r1, [r7, #12]
 80078e8:	e9c1 2308 	strd	r2, r3, [r1, #32]
    add_to_filter_buffer(motor_dynamics->averageFilter, (int8_t)motor_dynamics->encoder_count_per_sampling_period);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f6:	4610      	mov	r0, r2
 80078f8:	4619      	mov	r1, r3
 80078fa:	f7f9 f89d 	bl	8000a38 <__aeabi_d2iz>
 80078fe:	4603      	mov	r3, r0
 8007900:	b25b      	sxtb	r3, r3
 8007902:	4619      	mov	r1, r3
 8007904:	4620      	mov	r0, r4
 8007906:	f000 f869 	bl	80079dc <add_to_filter_buffer>
}
 800790a:	bf00      	nop
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	bd90      	pop	{r4, r7, pc}
 8007912:	0000      	movs	r0, r0
 8007914:	0000      	movs	r0, r0
	...

08007918 <get_speed_count>:
 * based on the encoder_count per the recent sampling period and motor parameters.
 *
 * @param motor_dynamics Podoubleer to MotorDynamics struct
 * @return Motor speed in RPM
 */
int get_speed_count(MotorDynamics* motor_dynamics) {
 8007918:	b580      	push	{r7, lr}
 800791a:	b082      	sub	sp, #8
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
    return motor_dynamics->count = filter_output(motor_dynamics->averageFilter) / SAMPLING_PERIOD;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007924:	4618      	mov	r0, r3
 8007926:	f000 f89a 	bl	8007a5e <filter_output>
 800792a:	a30b      	add	r3, pc, #44	@ (adr r3, 8007958 <get_speed_count+0x40>)
 800792c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007930:	f7f8 fefc 	bl	800072c <__aeabi_ddiv>
 8007934:	4602      	mov	r2, r0
 8007936:	460b      	mov	r3, r1
 8007938:	4610      	mov	r0, r2
 800793a:	4619      	mov	r1, r3
 800793c:	f7f9 f87c 	bl	8000a38 <__aeabi_d2iz>
 8007940:	4602      	mov	r2, r0
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	611a      	str	r2, [r3, #16]
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
}
 800794a:	4618      	mov	r0, r3
 800794c:	3708      	adds	r7, #8
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	f3af 8000 	nop.w
 8007958:	47ae147b 	.word	0x47ae147b
 800795c:	3f847ae1 	.word	0x3f847ae1

08007960 <get_speed_rpm>:
 * based on the encoder_count per the recent sampling period and motor parameters.
 *
 * @param motor_dynamics Podoubleer to MotorDynamics struct
 * @return Motor speed in RPM
 */
double get_speed_rpm(MotorDynamics* motor_dynamics) {
 8007960:	b5b0      	push	{r4, r5, r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
    return motor_dynamics->rpm = (filter_output(motor_dynamics->averageFilter) * MINIUTE_DURATION) /
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800796c:	4618      	mov	r0, r3
 800796e:	f000 f876 	bl	8007a5e <filter_output>
 8007972:	f04f 0200 	mov.w	r2, #0
 8007976:	4b18      	ldr	r3, [pc, #96]	@ (80079d8 <get_speed_rpm+0x78>)
 8007978:	f7f8 fdae 	bl	80004d8 <__aeabi_dmul>
 800797c:	4602      	mov	r2, r0
 800797e:	460b      	mov	r3, r1
 8007980:	4614      	mov	r4, r2
 8007982:	461d      	mov	r5, r3
                                 (motor_dynamics->gear_ratio * motor_dynamics->counts_per_revolution * SAMPLING_PERIOD);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8007990:	f7f8 fda2 	bl	80004d8 <__aeabi_dmul>
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	4610      	mov	r0, r2
 800799a:	4619      	mov	r1, r3
 800799c:	a30c      	add	r3, pc, #48	@ (adr r3, 80079d0 <get_speed_rpm+0x70>)
 800799e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a2:	f7f8 fd99 	bl	80004d8 <__aeabi_dmul>
 80079a6:	4602      	mov	r2, r0
 80079a8:	460b      	mov	r3, r1
    return motor_dynamics->rpm = (filter_output(motor_dynamics->averageFilter) * MINIUTE_DURATION) /
 80079aa:	4620      	mov	r0, r4
 80079ac:	4629      	mov	r1, r5
 80079ae:	f7f8 febd 	bl	800072c <__aeabi_ddiv>
 80079b2:	4602      	mov	r2, r0
 80079b4:	460b      	mov	r3, r1
 80079b6:	6879      	ldr	r1, [r7, #4]
 80079b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
}
 80079c2:	4610      	mov	r0, r2
 80079c4:	4619      	mov	r1, r3
 80079c6:	3708      	adds	r7, #8
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bdb0      	pop	{r4, r5, r7, pc}
 80079cc:	f3af 8000 	nop.w
 80079d0:	47ae147b 	.word	0x47ae147b
 80079d4:	3f847ae1 	.word	0x3f847ae1
 80079d8:	404e0000 	.word	0x404e0000

080079dc <add_to_filter_buffer>:
                                        (motor_dynamics->gear_ratio * motor_dynamics->counts_per_revolution * SAMPLING_PERIOD);
}



static void add_to_filter_buffer(AverageFilter *filter, int8_t encoder_count){
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	460b      	mov	r3, r1
 80079e6:	70fb      	strb	r3, [r7, #3]

	filter->sum += (abs(encoder_count) - filter->samples[99]);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	bfb8      	it	lt
 80079f4:	425b      	neglt	r3, r3
 80079f6:	b2db      	uxtb	r3, r3
 80079f8:	4619      	mov	r1, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	f993 3068 	ldrsb.w	r3, [r3, #104]	@ 0x68
 8007a00:	1acb      	subs	r3, r1, r3
 8007a02:	441a      	add	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	601a      	str	r2, [r3, #0]
    for(uint8_t i =99; i>0; i--){
 8007a08:	2363      	movs	r3, #99	@ 0x63
 8007a0a:	73fb      	strb	r3, [r7, #15]
 8007a0c:	e00d      	b.n	8007a2a <add_to_filter_buffer+0x4e>
        filter->samples[i] = filter->samples[i-1];
 8007a0e:	7bfb      	ldrb	r3, [r7, #15]
 8007a10:	1e5a      	subs	r2, r3, #1
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
 8007a14:	6879      	ldr	r1, [r7, #4]
 8007a16:	440a      	add	r2, r1
 8007a18:	f992 1005 	ldrsb.w	r1, [r2, #5]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	4413      	add	r3, r2
 8007a20:	460a      	mov	r2, r1
 8007a22:	715a      	strb	r2, [r3, #5]
    for(uint8_t i =99; i>0; i--){
 8007a24:	7bfb      	ldrb	r3, [r7, #15]
 8007a26:	3b01      	subs	r3, #1
 8007a28:	73fb      	strb	r3, [r7, #15]
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d1ee      	bne.n	8007a0e <add_to_filter_buffer+0x32>
    }
    filter->samples[0] = encoder_count;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	78fa      	ldrb	r2, [r7, #3]
 8007a34:	715a      	strb	r2, [r3, #5]

	if(filter->sample_count <filter->num_samples ){
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 2069 	ldrb.w	r2, [r3, #105]	@ 0x69
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	791b      	ldrb	r3, [r3, #4]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d207      	bcs.n	8007a54 <add_to_filter_buffer+0x78>
		filter->sample_count++;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
	}

}
 8007a54:	bf00      	nop
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bc80      	pop	{r7}
 8007a5c:	4770      	bx	lr

08007a5e <filter_output>:

static double filter_output(AverageFilter *filter){
 8007a5e:	b5b0      	push	{r4, r5, r7, lr}
 8007a60:	b082      	sub	sp, #8
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
    return  ((double) (filter->sum))/(filter->sample_count);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f7f8 fcca 	bl	8000404 <__aeabi_i2d>
 8007a70:	4604      	mov	r4, r0
 8007a72:	460d      	mov	r5, r1
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7f8 fcc2 	bl	8000404 <__aeabi_i2d>
 8007a80:	4602      	mov	r2, r0
 8007a82:	460b      	mov	r3, r1
 8007a84:	4620      	mov	r0, r4
 8007a86:	4629      	mov	r1, r5
 8007a88:	f7f8 fe50 	bl	800072c <__aeabi_ddiv>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	460b      	mov	r3, r1
}
 8007a90:	4610      	mov	r0, r2
 8007a92:	4619      	mov	r1, r3
 8007a94:	3708      	adds	r7, #8
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bdb0      	pop	{r4, r5, r7, pc}

08007a9a <init_filter>:
		filter->samples[0] = 0;
	}

}

void init_filter(AverageFilter *filter , uint8_t num_samples){
 8007a9a:	b480      	push	{r7}
 8007a9c:	b085      	sub	sp, #20
 8007a9e:	af00      	add	r7, sp, #0
 8007aa0:	6078      	str	r0, [r7, #4]
 8007aa2:	460b      	mov	r3, r1
 8007aa4:	70fb      	strb	r3, [r7, #3]

	filter->num_samples =  num_samples;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	78fa      	ldrb	r2, [r7, #3]
 8007aaa:	711a      	strb	r2, [r3, #4]

	filter->sum = 0;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	601a      	str	r2, [r3, #0]

	filter -> sample_count = 0;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

	for(int i = 0; i < filter->num_samples; i++ ){
 8007aba:	2300      	movs	r3, #0
 8007abc:	60fb      	str	r3, [r7, #12]
 8007abe:	e005      	b.n	8007acc <init_filter+0x32>
		filter->samples[0] = 0;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	715a      	strb	r2, [r3, #5]
	for(int i = 0; i < filter->num_samples; i++ ){
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	60fb      	str	r3, [r7, #12]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	791b      	ldrb	r3, [r3, #4]
 8007ad0:	461a      	mov	r2, r3
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	dbf3      	blt.n	8007ac0 <init_filter+0x26>
	}

}
 8007ad8:	bf00      	nop
 8007ada:	bf00      	nop
 8007adc:	3714      	adds	r7, #20
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bc80      	pop	{r7}
 8007ae2:	4770      	bx	lr

08007ae4 <PID_Init>:
#include <stdio.h> // Include necessary libraries
#include "pid_v1.h"


// Define PID functions
void PID_Init(PIDController *pid, double kp, double ki, double kd, double dt, double lower_bound, double upper_bound) {
 8007ae4:	b480      	push	{r7}
 8007ae6:	b085      	sub	sp, #20
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	60f8      	str	r0, [r7, #12]
 8007aec:	e9c7 2300 	strd	r2, r3, [r7]
    pid->kp = kp;
 8007af0:	68f9      	ldr	r1, [r7, #12]
 8007af2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007af6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
    pid->ki = ki;
 8007afa:	68f9      	ldr	r1, [r7, #12]
 8007afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b00:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
    pid->kd = kd;
 8007b04:	68f9      	ldr	r1, [r7, #12]
 8007b06:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007b0a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
    pid->error_integral = 0;
 8007b0e:	68f9      	ldr	r1, [r7, #12]
 8007b10:	f04f 0200 	mov.w	r2, #0
 8007b14:	f04f 0300 	mov.w	r3, #0
 8007b18:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid->prev_error = 0;
 8007b1c:	68f9      	ldr	r1, [r7, #12]
 8007b1e:	f04f 0200 	mov.w	r2, #0
 8007b22:	f04f 0300 	mov.w	r3, #0
 8007b26:	e9c1 2308 	strd	r2, r3, [r1, #32]
    pid->output = 0;
 8007b2a:	68f9      	ldr	r1, [r7, #12]
 8007b2c:	f04f 0200 	mov.w	r2, #0
 8007b30:	f04f 0300 	mov.w	r3, #0
 8007b34:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    pid->error = 0;
 8007b38:	68f9      	ldr	r1, [r7, #12]
 8007b3a:	f04f 0200 	mov.w	r2, #0
 8007b3e:	f04f 0300 	mov.w	r3, #0
 8007b42:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    pid->dt = dt;
 8007b46:	68f9      	ldr	r1, [r7, #12]
 8007b48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b4c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
    pid->lower_bound = lower_bound;
 8007b50:	68f9      	ldr	r1, [r7, #12]
 8007b52:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8007b56:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
    pid->upper_bound = upper_bound;
 8007b5a:	68f9      	ldr	r1, [r7, #12]
 8007b5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b60:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
}
 8007b64:	bf00      	nop
 8007b66:	3714      	adds	r7, #20
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bc80      	pop	{r7}
 8007b6c:	4770      	bx	lr

08007b6e <PID_calculate>:


void PID_calculate(PIDController *pid){ // No dt parameter
 8007b6e:	b5b0      	push	{r4, r5, r7, lr}
 8007b70:	b082      	sub	sp, #8
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
    pid->error =  pid->target_value -pid->current_value;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8007b82:	f7f8 faf1 	bl	8000168 <__aeabi_dsub>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	6879      	ldr	r1, [r7, #4]
 8007b8c:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
    pid->error_integral += (pid->error * pid->dt); // Scale the accumulated error by dt
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8007ba2:	f7f8 fc99 	bl	80004d8 <__aeabi_dmul>
 8007ba6:	4602      	mov	r2, r0
 8007ba8:	460b      	mov	r3, r1
 8007baa:	4620      	mov	r0, r4
 8007bac:	4629      	mov	r1, r5
 8007bae:	f7f8 fadd 	bl	800016c <__adddf3>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	6879      	ldr	r1, [r7, #4]
 8007bb8:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid->output = (pid->error * pid->kp) + (pid->error_integral * pid->ki) + (((pid->error - pid->prev_error) / pid->dt) * pid->kd); // Include dt in derivative term
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8007bc8:	f7f8 fc86 	bl	80004d8 <__aeabi_dmul>
 8007bcc:	4602      	mov	r2, r0
 8007bce:	460b      	mov	r3, r1
 8007bd0:	4614      	mov	r4, r2
 8007bd2:	461d      	mov	r5, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8007be0:	f7f8 fc7a 	bl	80004d8 <__aeabi_dmul>
 8007be4:	4602      	mov	r2, r0
 8007be6:	460b      	mov	r3, r1
 8007be8:	4620      	mov	r0, r4
 8007bea:	4629      	mov	r1, r5
 8007bec:	f7f8 fabe 	bl	800016c <__adddf3>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	460b      	mov	r3, r1
 8007bf4:	4614      	mov	r4, r2
 8007bf6:	461d      	mov	r5, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c04:	f7f8 fab0 	bl	8000168 <__aeabi_dsub>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	4610      	mov	r0, r2
 8007c0e:	4619      	mov	r1, r3
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8007c16:	f7f8 fd89 	bl	800072c <__aeabi_ddiv>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	460b      	mov	r3, r1
 8007c1e:	4610      	mov	r0, r2
 8007c20:	4619      	mov	r1, r3
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8007c28:	f7f8 fc56 	bl	80004d8 <__aeabi_dmul>
 8007c2c:	4602      	mov	r2, r0
 8007c2e:	460b      	mov	r3, r1
 8007c30:	4620      	mov	r0, r4
 8007c32:	4629      	mov	r1, r5
 8007c34:	f7f8 fa9a 	bl	800016c <__adddf3>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	460b      	mov	r3, r1
 8007c3c:	6879      	ldr	r1, [r7, #4]
 8007c3e:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    pid->prev_error = pid->error;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8007c48:	6879      	ldr	r1, [r7, #4]
 8007c4a:	e9c1 2308 	strd	r2, r3, [r1, #32]

    if(pid->upper_bound < pid->output){
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	@ 0x58
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8007c5a:	f7f8 feaf 	bl	80009bc <__aeabi_dcmplt>
 8007c5e:	4603      	mov	r3, r0
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d006      	beq.n	8007c72 <PID_calculate+0x104>
        pid->output= pid->upper_bound;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8007c6a:	6879      	ldr	r1, [r7, #4]
 8007c6c:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    }
    else if(pid->lower_bound > pid->output){
        pid->output= pid->lower_bound;
    }
}
 8007c70:	e011      	b.n	8007c96 <PID_calculate+0x128>
    else if(pid->lower_bound > pid->output){
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8007c7e:	f7f8 febb 	bl	80009f8 <__aeabi_dcmpgt>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d100      	bne.n	8007c8a <PID_calculate+0x11c>
}
 8007c88:	e005      	b.n	8007c96 <PID_calculate+0x128>
        pid->output= pid->lower_bound;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8007c90:	6879      	ldr	r1, [r7, #4]
 8007c92:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
}
 8007c96:	bf00      	nop
 8007c98:	3708      	adds	r7, #8
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bdb0      	pop	{r4, r5, r7, pc}

08007c9e <PID_reset>:


void PID_reset(PIDController *pid) {
 8007c9e:	b480      	push	{r7}
 8007ca0:	b083      	sub	sp, #12
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
    pid->error_integral = 0;
 8007ca6:	6879      	ldr	r1, [r7, #4]
 8007ca8:	f04f 0200 	mov.w	r2, #0
 8007cac:	f04f 0300 	mov.w	r3, #0
 8007cb0:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid->prev_error = 0;
 8007cb4:	6879      	ldr	r1, [r7, #4]
 8007cb6:	f04f 0200 	mov.w	r2, #0
 8007cba:	f04f 0300 	mov.w	r3, #0
 8007cbe:	e9c1 2308 	strd	r2, r3, [r1, #32]
    pid->output = 0;
 8007cc2:	6879      	ldr	r1, [r7, #4]
 8007cc4:	f04f 0200 	mov.w	r2, #0
 8007cc8:	f04f 0300 	mov.w	r3, #0
 8007ccc:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
    pid->error = 0;
 8007cd0:	6879      	ldr	r1, [r7, #4]
 8007cd2:	f04f 0200 	mov.w	r2, #0
 8007cd6:	f04f 0300 	mov.w	r3, #0
 8007cda:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48
}
 8007cde:	bf00      	nop
 8007ce0:	370c      	adds	r7, #12
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bc80      	pop	{r7}
 8007ce6:	4770      	bx	lr

08007ce8 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007cf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007cfa:	2b84      	cmp	r3, #132	@ 0x84
 8007cfc:	d005      	beq.n	8007d0a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007cfe:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	4413      	add	r3, r2
 8007d06:	3303      	adds	r3, #3
 8007d08:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3714      	adds	r7, #20
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bc80      	pop	{r7}
 8007d14:	4770      	bx	lr

08007d16 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007d16:	b480      	push	{r7}
 8007d18:	b083      	sub	sp, #12
 8007d1a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d1c:	f3ef 8305 	mrs	r3, IPSR
 8007d20:	607b      	str	r3, [r7, #4]
  return(result);
 8007d22:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	bf14      	ite	ne
 8007d28:	2301      	movne	r3, #1
 8007d2a:	2300      	moveq	r3, #0
 8007d2c:	b2db      	uxtb	r3, r3
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	370c      	adds	r7, #12
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bc80      	pop	{r7}
 8007d36:	4770      	bx	lr

08007d38 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007d3c:	f001 f978 	bl	8009030 <vTaskStartScheduler>
  
  return osOK;
 8007d40:	2300      	movs	r3, #0
}
 8007d42:	4618      	mov	r0, r3
 8007d44:	bd80      	pop	{r7, pc}

08007d46 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007d46:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d48:	b089      	sub	sp, #36	@ 0x24
 8007d4a:	af04      	add	r7, sp, #16
 8007d4c:	6078      	str	r0, [r7, #4]
 8007d4e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d020      	beq.n	8007d9a <osThreadCreate+0x54>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	699b      	ldr	r3, [r3, #24]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01c      	beq.n	8007d9a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	685c      	ldr	r4, [r3, #4]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	691e      	ldr	r6, [r3, #16]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff ffb8 	bl	8007ce8 <makeFreeRtosPriority>
 8007d78:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	695b      	ldr	r3, [r3, #20]
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d82:	9202      	str	r2, [sp, #8]
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	9100      	str	r1, [sp, #0]
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	4629      	mov	r1, r5
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 ff8a 	bl	8008ca8 <xTaskCreateStatic>
 8007d94:	4603      	mov	r3, r0
 8007d96:	60fb      	str	r3, [r7, #12]
 8007d98:	e01c      	b.n	8007dd4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	685c      	ldr	r4, [r3, #4]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007da6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7ff ff9a 	bl	8007ce8 <makeFreeRtosPriority>
 8007db4:	4602      	mov	r2, r0
 8007db6:	f107 030c 	add.w	r3, r7, #12
 8007dba:	9301      	str	r3, [sp, #4]
 8007dbc:	9200      	str	r2, [sp, #0]
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	4632      	mov	r2, r6
 8007dc2:	4629      	mov	r1, r5
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	f000 ffce 	bl	8008d66 <xTaskCreate>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d001      	beq.n	8007dd4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	e000      	b.n	8007dd6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3714      	adds	r7, #20
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007dde <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b084      	sub	sp, #16
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d001      	beq.n	8007df4 <osDelay+0x16>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	e000      	b.n	8007df6 <osDelay+0x18>
 8007df4:	2301      	movs	r3, #1
 8007df6:	4618      	mov	r0, r3
 8007df8:	f001 f8e4 	bl	8008fc4 <vTaskDelay>
  
  return osOK;
 8007dfc:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007dfe:	4618      	mov	r0, r3
 8007e00:	3710      	adds	r7, #16
 8007e02:	46bd      	mov	sp, r7
 8007e04:	bd80      	pop	{r7, pc}
	...

08007e08 <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af02      	add	r7, sp, #8
 8007e0e:	60f8      	str	r0, [r7, #12]
 8007e10:	460b      	mov	r3, r1
 8007e12:	607a      	str	r2, [r7, #4]
 8007e14:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d013      	beq.n	8007e46 <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 8007e1e:	7afb      	ldrb	r3, [r7, #11]
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d101      	bne.n	8007e28 <osTimerCreate+0x20>
 8007e24:	2101      	movs	r1, #1
 8007e26:	e000      	b.n	8007e2a <osTimerCreate+0x22>
 8007e28:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 8007e32:	9201      	str	r2, [sp, #4]
 8007e34:	9300      	str	r3, [sp, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	460a      	mov	r2, r1
 8007e3a:	2101      	movs	r1, #1
 8007e3c:	480b      	ldr	r0, [pc, #44]	@ (8007e6c <osTimerCreate+0x64>)
 8007e3e:	f001 fec0 	bl	8009bc2 <xTimerCreateStatic>
 8007e42:	4603      	mov	r3, r0
 8007e44:	e00e      	b.n	8007e64 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 8007e46:	7afb      	ldrb	r3, [r7, #11]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <osTimerCreate+0x48>
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	e000      	b.n	8007e52 <osTimerCreate+0x4a>
 8007e50:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 8007e56:	9300      	str	r3, [sp, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	4803      	ldr	r0, [pc, #12]	@ (8007e6c <osTimerCreate+0x64>)
 8007e5e:	f001 fe8f 	bl	8009b80 <xTimerCreate>
 8007e62:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3710      	adds	r7, #16
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}
 8007e6c:	0800e73c 	.word	0x0800e73c

08007e70 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b088      	sub	sp, #32
 8007e74:	af02      	add	r7, sp, #8
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d101      	bne.n	8007e90 <osTimerStart+0x20>
    ticks = 1;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 8007e90:	f7ff ff41 	bl	8007d16 <inHandlerMode>
 8007e94:	4603      	mov	r3, r0
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d01a      	beq.n	8007ed0 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 8007e9a:	f107 030c 	add.w	r3, r7, #12
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	9200      	str	r2, [sp, #0]
 8007ea2:	693a      	ldr	r2, [r7, #16]
 8007ea4:	2109      	movs	r1, #9
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f001 fefe 	bl	8009ca8 <xTimerGenericCommand>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d002      	beq.n	8007eb8 <osTimerStart+0x48>
    {
      result = osErrorOS;
 8007eb2:	23ff      	movs	r3, #255	@ 0xff
 8007eb4:	617b      	str	r3, [r7, #20]
 8007eb6:	e018      	b.n	8007eea <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d015      	beq.n	8007eea <osTimerStart+0x7a>
 8007ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8007ef4 <osTimerStart+0x84>)
 8007ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ec4:	601a      	str	r2, [r3, #0]
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	f3bf 8f6f 	isb	sy
 8007ece:	e00c      	b.n	8007eea <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	2104      	movs	r1, #4
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f001 fee4 	bl	8009ca8 <xTimerGenericCommand>
 8007ee0:	4603      	mov	r3, r0
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d001      	beq.n	8007eea <osTimerStart+0x7a>
      result = osErrorOS;
 8007ee6:	23ff      	movs	r3, #255	@ 0xff
 8007ee8:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 8007eea:	697b      	ldr	r3, [r7, #20]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3718      	adds	r7, #24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	e000ed04 	.word	0xe000ed04

08007ef8 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af02      	add	r7, sp, #8
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	685b      	ldr	r3, [r3, #4]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00f      	beq.n	8007f2a <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	2b01      	cmp	r3, #1
 8007f0e:	d10a      	bne.n	8007f26 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	2203      	movs	r2, #3
 8007f16:	9200      	str	r2, [sp, #0]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	2100      	movs	r1, #0
 8007f1c:	2001      	movs	r0, #1
 8007f1e:	f000 f96d 	bl	80081fc <xQueueGenericCreateStatic>
 8007f22:	4603      	mov	r3, r0
 8007f24:	e016      	b.n	8007f54 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007f26:	2300      	movs	r3, #0
 8007f28:	e014      	b.n	8007f54 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	2b01      	cmp	r3, #1
 8007f2e:	d110      	bne.n	8007f52 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8007f30:	2203      	movs	r2, #3
 8007f32:	2100      	movs	r1, #0
 8007f34:	2001      	movs	r0, #1
 8007f36:	f000 f9dd 	bl	80082f4 <xQueueGenericCreate>
 8007f3a:	60f8      	str	r0, [r7, #12]
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d005      	beq.n	8007f4e <osSemaphoreCreate+0x56>
 8007f42:	2300      	movs	r3, #0
 8007f44:	2200      	movs	r2, #0
 8007f46:	2100      	movs	r1, #0
 8007f48:	68f8      	ldr	r0, [r7, #12]
 8007f4a:	f000 fa31 	bl	80083b0 <xQueueGenericSend>
      return sema;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	e000      	b.n	8007f54 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007f52:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b084      	sub	sp, #16
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8007f64:	2300      	movs	r3, #0
 8007f66:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8007f6c:	f7ff fed3 	bl	8007d16 <inHandlerMode>
 8007f70:	4603      	mov	r3, r0
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d016      	beq.n	8007fa4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007f76:	f107 0308 	add.w	r3, r7, #8
 8007f7a:	4619      	mov	r1, r3
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 fbb4 	bl	80086ea <xQueueGiveFromISR>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d001      	beq.n	8007f8c <osSemaphoreRelease+0x30>
      return osErrorOS;
 8007f88:	23ff      	movs	r3, #255	@ 0xff
 8007f8a:	e017      	b.n	8007fbc <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d013      	beq.n	8007fba <osSemaphoreRelease+0x5e>
 8007f92:	4b0c      	ldr	r3, [pc, #48]	@ (8007fc4 <osSemaphoreRelease+0x68>)
 8007f94:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f98:	601a      	str	r2, [r3, #0]
 8007f9a:	f3bf 8f4f 	dsb	sy
 8007f9e:	f3bf 8f6f 	isb	sy
 8007fa2:	e00a      	b.n	8007fba <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	2100      	movs	r1, #0
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 fa00 	bl	80083b0 <xQueueGenericSend>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d001      	beq.n	8007fba <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8007fb6:	23ff      	movs	r3, #255	@ 0xff
 8007fb8:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8007fba:	68fb      	ldr	r3, [r7, #12]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}
 8007fc4:	e000ed04 	.word	0xe000ed04

08007fc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007fc8:	b480      	push	{r7}
 8007fca:	b083      	sub	sp, #12
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f103 0208 	add.w	r2, r3, #8
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007fe0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	f103 0208 	add.w	r2, r3, #8
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f103 0208 	add.w	r2, r3, #8
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007ffc:	bf00      	nop
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	bc80      	pop	{r7}
 8008004:	4770      	bx	lr

08008006 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008006:	b480      	push	{r7}
 8008008:	b083      	sub	sp, #12
 800800a:	af00      	add	r7, sp, #0
 800800c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	2200      	movs	r2, #0
 8008012:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	bc80      	pop	{r7}
 800801c:	4770      	bx	lr

0800801e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800801e:	b480      	push	{r7}
 8008020:	b085      	sub	sp, #20
 8008022:	af00      	add	r7, sp, #0
 8008024:	6078      	str	r0, [r7, #4]
 8008026:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	685b      	ldr	r3, [r3, #4]
 800802c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	689a      	ldr	r2, [r3, #8]
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	689b      	ldr	r3, [r3, #8]
 8008040:	683a      	ldr	r2, [r7, #0]
 8008042:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	683a      	ldr	r2, [r7, #0]
 8008048:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	1c5a      	adds	r2, r3, #1
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	601a      	str	r2, [r3, #0]
}
 800805a:	bf00      	nop
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	bc80      	pop	{r7}
 8008062:	4770      	bx	lr

08008064 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800807a:	d103      	bne.n	8008084 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	691b      	ldr	r3, [r3, #16]
 8008080:	60fb      	str	r3, [r7, #12]
 8008082:	e00c      	b.n	800809e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3308      	adds	r3, #8
 8008088:	60fb      	str	r3, [r7, #12]
 800808a:	e002      	b.n	8008092 <vListInsert+0x2e>
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	685b      	ldr	r3, [r3, #4]
 8008090:	60fb      	str	r3, [r7, #12]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	429a      	cmp	r2, r3
 800809c:	d2f6      	bcs.n	800808c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685a      	ldr	r2, [r3, #4]
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	68fa      	ldr	r2, [r7, #12]
 80080b2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	1c5a      	adds	r2, r3, #1
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	601a      	str	r2, [r3, #0]
}
 80080ca:	bf00      	nop
 80080cc:	3714      	adds	r7, #20
 80080ce:	46bd      	mov	sp, r7
 80080d0:	bc80      	pop	{r7}
 80080d2:	4770      	bx	lr

080080d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	6892      	ldr	r2, [r2, #8]
 80080ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	687a      	ldr	r2, [r7, #4]
 80080f2:	6852      	ldr	r2, [r2, #4]
 80080f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d103      	bne.n	8008108 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	689a      	ldr	r2, [r3, #8]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	1e5a      	subs	r2, r3, #1
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
}
 800811c:	4618      	mov	r0, r3
 800811e:	3714      	adds	r7, #20
 8008120:	46bd      	mov	sp, r7
 8008122:	bc80      	pop	{r7}
 8008124:	4770      	bx	lr
	...

08008128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b084      	sub	sp, #16
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10b      	bne.n	8008154 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800813c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008140:	f383 8811 	msr	BASEPRI, r3
 8008144:	f3bf 8f6f 	isb	sy
 8008148:	f3bf 8f4f 	dsb	sy
 800814c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800814e:	bf00      	nop
 8008150:	bf00      	nop
 8008152:	e7fd      	b.n	8008150 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008154:	f002 f940 	bl	800a3d8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008160:	68f9      	ldr	r1, [r7, #12]
 8008162:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008164:	fb01 f303 	mul.w	r3, r1, r3
 8008168:	441a      	add	r2, r3
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	2200      	movs	r2, #0
 8008172:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681a      	ldr	r2, [r3, #0]
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008184:	3b01      	subs	r3, #1
 8008186:	68f9      	ldr	r1, [r7, #12]
 8008188:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800818a:	fb01 f303 	mul.w	r3, r1, r3
 800818e:	441a      	add	r2, r3
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	22ff      	movs	r2, #255	@ 0xff
 8008198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	22ff      	movs	r2, #255	@ 0xff
 80081a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d114      	bne.n	80081d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	691b      	ldr	r3, [r3, #16]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d01a      	beq.n	80081e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3310      	adds	r3, #16
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 f9c8 	bl	800954c <xTaskRemoveFromEventList>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d012      	beq.n	80081e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80081c2:	4b0d      	ldr	r3, [pc, #52]	@ (80081f8 <xQueueGenericReset+0xd0>)
 80081c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081c8:	601a      	str	r2, [r3, #0]
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	f3bf 8f6f 	isb	sy
 80081d2:	e009      	b.n	80081e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	3310      	adds	r3, #16
 80081d8:	4618      	mov	r0, r3
 80081da:	f7ff fef5 	bl	8007fc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3324      	adds	r3, #36	@ 0x24
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff fef0 	bl	8007fc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80081e8:	f002 f926 	bl	800a438 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80081ec:	2301      	movs	r3, #1
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	e000ed04 	.word	0xe000ed04

080081fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	b08e      	sub	sp, #56	@ 0x38
 8008200:	af02      	add	r7, sp, #8
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	607a      	str	r2, [r7, #4]
 8008208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d10b      	bne.n	8008228 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008222:	bf00      	nop
 8008224:	bf00      	nop
 8008226:	e7fd      	b.n	8008224 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d10b      	bne.n	8008246 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800822e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008232:	f383 8811 	msr	BASEPRI, r3
 8008236:	f3bf 8f6f 	isb	sy
 800823a:	f3bf 8f4f 	dsb	sy
 800823e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008240:	bf00      	nop
 8008242:	bf00      	nop
 8008244:	e7fd      	b.n	8008242 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d002      	beq.n	8008252 <xQueueGenericCreateStatic+0x56>
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <xQueueGenericCreateStatic+0x5a>
 8008252:	2301      	movs	r3, #1
 8008254:	e000      	b.n	8008258 <xQueueGenericCreateStatic+0x5c>
 8008256:	2300      	movs	r3, #0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d10b      	bne.n	8008274 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800825c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008260:	f383 8811 	msr	BASEPRI, r3
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	f3bf 8f4f 	dsb	sy
 800826c:	623b      	str	r3, [r7, #32]
}
 800826e:	bf00      	nop
 8008270:	bf00      	nop
 8008272:	e7fd      	b.n	8008270 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d102      	bne.n	8008280 <xQueueGenericCreateStatic+0x84>
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d101      	bne.n	8008284 <xQueueGenericCreateStatic+0x88>
 8008280:	2301      	movs	r3, #1
 8008282:	e000      	b.n	8008286 <xQueueGenericCreateStatic+0x8a>
 8008284:	2300      	movs	r3, #0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d10b      	bne.n	80082a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800828a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828e:	f383 8811 	msr	BASEPRI, r3
 8008292:	f3bf 8f6f 	isb	sy
 8008296:	f3bf 8f4f 	dsb	sy
 800829a:	61fb      	str	r3, [r7, #28]
}
 800829c:	bf00      	nop
 800829e:	bf00      	nop
 80082a0:	e7fd      	b.n	800829e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80082a2:	2348      	movs	r3, #72	@ 0x48
 80082a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80082a6:	697b      	ldr	r3, [r7, #20]
 80082a8:	2b48      	cmp	r3, #72	@ 0x48
 80082aa:	d00b      	beq.n	80082c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80082ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082b0:	f383 8811 	msr	BASEPRI, r3
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	f3bf 8f4f 	dsb	sy
 80082bc:	61bb      	str	r3, [r7, #24]
}
 80082be:	bf00      	nop
 80082c0:	bf00      	nop
 80082c2:	e7fd      	b.n	80082c0 <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80082c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d00d      	beq.n	80082ea <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80082ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80082d6:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80082da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	4613      	mov	r3, r2
 80082e0:	687a      	ldr	r2, [r7, #4]
 80082e2:	68b9      	ldr	r1, [r7, #8]
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f000 f844 	bl	8008372 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80082ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80082ec:	4618      	mov	r0, r3
 80082ee:	3730      	adds	r7, #48	@ 0x30
 80082f0:	46bd      	mov	sp, r7
 80082f2:	bd80      	pop	{r7, pc}

080082f4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b08a      	sub	sp, #40	@ 0x28
 80082f8:	af02      	add	r7, sp, #8
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	4613      	mov	r3, r2
 8008300:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10b      	bne.n	8008320 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800830c:	f383 8811 	msr	BASEPRI, r3
 8008310:	f3bf 8f6f 	isb	sy
 8008314:	f3bf 8f4f 	dsb	sy
 8008318:	613b      	str	r3, [r7, #16]
}
 800831a:	bf00      	nop
 800831c:	bf00      	nop
 800831e:	e7fd      	b.n	800831c <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d102      	bne.n	800832c <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8008326:	2300      	movs	r3, #0
 8008328:	61fb      	str	r3, [r7, #28]
 800832a:	e004      	b.n	8008336 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	68ba      	ldr	r2, [r7, #8]
 8008330:	fb02 f303 	mul.w	r3, r2, r3
 8008334:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008336:	69fb      	ldr	r3, [r7, #28]
 8008338:	3348      	adds	r3, #72	@ 0x48
 800833a:	4618      	mov	r0, r3
 800833c:	f002 f950 	bl	800a5e0 <pvPortMalloc>
 8008340:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00f      	beq.n	8008368 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	3348      	adds	r3, #72	@ 0x48
 800834c:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800834e:	69bb      	ldr	r3, [r7, #24]
 8008350:	2200      	movs	r2, #0
 8008352:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008356:	79fa      	ldrb	r2, [r7, #7]
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	9300      	str	r3, [sp, #0]
 800835c:	4613      	mov	r3, r2
 800835e:	697a      	ldr	r2, [r7, #20]
 8008360:	68b9      	ldr	r1, [r7, #8]
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f000 f805 	bl	8008372 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8008368:	69bb      	ldr	r3, [r7, #24]
	}
 800836a:	4618      	mov	r0, r3
 800836c:	3720      	adds	r7, #32
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	60f8      	str	r0, [r7, #12]
 800837a:	60b9      	str	r1, [r7, #8]
 800837c:	607a      	str	r2, [r7, #4]
 800837e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008380:	68bb      	ldr	r3, [r7, #8]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d103      	bne.n	800838e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008386:	69bb      	ldr	r3, [r7, #24]
 8008388:	69ba      	ldr	r2, [r7, #24]
 800838a:	601a      	str	r2, [r3, #0]
 800838c:	e002      	b.n	8008394 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	68fa      	ldr	r2, [r7, #12]
 8008398:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800839a:	69bb      	ldr	r3, [r7, #24]
 800839c:	68ba      	ldr	r2, [r7, #8]
 800839e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80083a0:	2101      	movs	r1, #1
 80083a2:	69b8      	ldr	r0, [r7, #24]
 80083a4:	f7ff fec0 	bl	8008128 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80083a8:	bf00      	nop
 80083aa:	3710      	adds	r7, #16
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}

080083b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b08e      	sub	sp, #56	@ 0x38
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
 80083bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80083be:	2300      	movs	r3, #0
 80083c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80083c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d10b      	bne.n	80083e4 <xQueueGenericSend+0x34>
	__asm volatile
 80083cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d0:	f383 8811 	msr	BASEPRI, r3
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	f3bf 8f4f 	dsb	sy
 80083dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80083de:	bf00      	nop
 80083e0:	bf00      	nop
 80083e2:	e7fd      	b.n	80083e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d103      	bne.n	80083f2 <xQueueGenericSend+0x42>
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d101      	bne.n	80083f6 <xQueueGenericSend+0x46>
 80083f2:	2301      	movs	r3, #1
 80083f4:	e000      	b.n	80083f8 <xQueueGenericSend+0x48>
 80083f6:	2300      	movs	r3, #0
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d10b      	bne.n	8008414 <xQueueGenericSend+0x64>
	__asm volatile
 80083fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800840e:	bf00      	nop
 8008410:	bf00      	nop
 8008412:	e7fd      	b.n	8008410 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	2b02      	cmp	r3, #2
 8008418:	d103      	bne.n	8008422 <xQueueGenericSend+0x72>
 800841a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800841e:	2b01      	cmp	r3, #1
 8008420:	d101      	bne.n	8008426 <xQueueGenericSend+0x76>
 8008422:	2301      	movs	r3, #1
 8008424:	e000      	b.n	8008428 <xQueueGenericSend+0x78>
 8008426:	2300      	movs	r3, #0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d10b      	bne.n	8008444 <xQueueGenericSend+0x94>
	__asm volatile
 800842c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008430:	f383 8811 	msr	BASEPRI, r3
 8008434:	f3bf 8f6f 	isb	sy
 8008438:	f3bf 8f4f 	dsb	sy
 800843c:	623b      	str	r3, [r7, #32]
}
 800843e:	bf00      	nop
 8008440:	bf00      	nop
 8008442:	e7fd      	b.n	8008440 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008444:	f001 fa46 	bl	80098d4 <xTaskGetSchedulerState>
 8008448:	4603      	mov	r3, r0
 800844a:	2b00      	cmp	r3, #0
 800844c:	d102      	bne.n	8008454 <xQueueGenericSend+0xa4>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d101      	bne.n	8008458 <xQueueGenericSend+0xa8>
 8008454:	2301      	movs	r3, #1
 8008456:	e000      	b.n	800845a <xQueueGenericSend+0xaa>
 8008458:	2300      	movs	r3, #0
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10b      	bne.n	8008476 <xQueueGenericSend+0xc6>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	61fb      	str	r3, [r7, #28]
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008476:	f001 ffaf 	bl	800a3d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800847a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800847e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008482:	429a      	cmp	r2, r3
 8008484:	d302      	bcc.n	800848c <xQueueGenericSend+0xdc>
 8008486:	683b      	ldr	r3, [r7, #0]
 8008488:	2b02      	cmp	r3, #2
 800848a:	d129      	bne.n	80084e0 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800848c:	683a      	ldr	r2, [r7, #0]
 800848e:	68b9      	ldr	r1, [r7, #8]
 8008490:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008492:	f000 fa9d 	bl	80089d0 <prvCopyDataToQueue>
 8008496:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800849c:	2b00      	cmp	r3, #0
 800849e:	d010      	beq.n	80084c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084a2:	3324      	adds	r3, #36	@ 0x24
 80084a4:	4618      	mov	r0, r3
 80084a6:	f001 f851 	bl	800954c <xTaskRemoveFromEventList>
 80084aa:	4603      	mov	r3, r0
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d013      	beq.n	80084d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80084b0:	4b3f      	ldr	r3, [pc, #252]	@ (80085b0 <xQueueGenericSend+0x200>)
 80084b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084b6:	601a      	str	r2, [r3, #0]
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	e00a      	b.n	80084d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80084c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d007      	beq.n	80084d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80084c8:	4b39      	ldr	r3, [pc, #228]	@ (80085b0 <xQueueGenericSend+0x200>)
 80084ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ce:	601a      	str	r2, [r3, #0]
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80084d8:	f001 ffae 	bl	800a438 <vPortExitCritical>
				return pdPASS;
 80084dc:	2301      	movs	r3, #1
 80084de:	e063      	b.n	80085a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d103      	bne.n	80084ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084e6:	f001 ffa7 	bl	800a438 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80084ea:	2300      	movs	r3, #0
 80084ec:	e05c      	b.n	80085a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d106      	bne.n	8008502 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084f4:	f107 0314 	add.w	r3, r7, #20
 80084f8:	4618      	mov	r0, r3
 80084fa:	f001 f88b 	bl	8009614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084fe:	2301      	movs	r3, #1
 8008500:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008502:	f001 ff99 	bl	800a438 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008506:	f000 fdfb 	bl	8009100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800850a:	f001 ff65 	bl	800a3d8 <vPortEnterCritical>
 800850e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008510:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008514:	b25b      	sxtb	r3, r3
 8008516:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800851a:	d103      	bne.n	8008524 <xQueueGenericSend+0x174>
 800851c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008526:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800852a:	b25b      	sxtb	r3, r3
 800852c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008530:	d103      	bne.n	800853a <xQueueGenericSend+0x18a>
 8008532:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800853a:	f001 ff7d 	bl	800a438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800853e:	1d3a      	adds	r2, r7, #4
 8008540:	f107 0314 	add.w	r3, r7, #20
 8008544:	4611      	mov	r1, r2
 8008546:	4618      	mov	r0, r3
 8008548:	f001 f87a 	bl	8009640 <xTaskCheckForTimeOut>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d124      	bne.n	800859c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008552:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008554:	f000 fb34 	bl	8008bc0 <prvIsQueueFull>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d018      	beq.n	8008590 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800855e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008560:	3310      	adds	r3, #16
 8008562:	687a      	ldr	r2, [r7, #4]
 8008564:	4611      	mov	r1, r2
 8008566:	4618      	mov	r0, r3
 8008568:	f000 ff9e 	bl	80094a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800856c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800856e:	f000 fabf 	bl	8008af0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008572:	f000 fdd3 	bl	800911c <xTaskResumeAll>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	f47f af7c 	bne.w	8008476 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800857e:	4b0c      	ldr	r3, [pc, #48]	@ (80085b0 <xQueueGenericSend+0x200>)
 8008580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008584:	601a      	str	r2, [r3, #0]
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	e772      	b.n	8008476 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008590:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008592:	f000 faad 	bl	8008af0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008596:	f000 fdc1 	bl	800911c <xTaskResumeAll>
 800859a:	e76c      	b.n	8008476 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800859c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800859e:	f000 faa7 	bl	8008af0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80085a2:	f000 fdbb 	bl	800911c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80085a6:	2300      	movs	r3, #0
		}
	}
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3738      	adds	r7, #56	@ 0x38
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	e000ed04 	.word	0xe000ed04

080085b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b08e      	sub	sp, #56	@ 0x38
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	60f8      	str	r0, [r7, #12]
 80085bc:	60b9      	str	r1, [r7, #8]
 80085be:	607a      	str	r2, [r7, #4]
 80085c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d10b      	bne.n	80085e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80085cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085d0:	f383 8811 	msr	BASEPRI, r3
 80085d4:	f3bf 8f6f 	isb	sy
 80085d8:	f3bf 8f4f 	dsb	sy
 80085dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80085de:	bf00      	nop
 80085e0:	bf00      	nop
 80085e2:	e7fd      	b.n	80085e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d103      	bne.n	80085f2 <xQueueGenericSendFromISR+0x3e>
 80085ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d101      	bne.n	80085f6 <xQueueGenericSendFromISR+0x42>
 80085f2:	2301      	movs	r3, #1
 80085f4:	e000      	b.n	80085f8 <xQueueGenericSendFromISR+0x44>
 80085f6:	2300      	movs	r3, #0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d10b      	bne.n	8008614 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80085fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008600:	f383 8811 	msr	BASEPRI, r3
 8008604:	f3bf 8f6f 	isb	sy
 8008608:	f3bf 8f4f 	dsb	sy
 800860c:	623b      	str	r3, [r7, #32]
}
 800860e:	bf00      	nop
 8008610:	bf00      	nop
 8008612:	e7fd      	b.n	8008610 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	2b02      	cmp	r3, #2
 8008618:	d103      	bne.n	8008622 <xQueueGenericSendFromISR+0x6e>
 800861a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800861e:	2b01      	cmp	r3, #1
 8008620:	d101      	bne.n	8008626 <xQueueGenericSendFromISR+0x72>
 8008622:	2301      	movs	r3, #1
 8008624:	e000      	b.n	8008628 <xQueueGenericSendFromISR+0x74>
 8008626:	2300      	movs	r3, #0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10b      	bne.n	8008644 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800862c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	61fb      	str	r3, [r7, #28]
}
 800863e:	bf00      	nop
 8008640:	bf00      	nop
 8008642:	e7fd      	b.n	8008640 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008644:	f001 ff8c 	bl	800a560 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008648:	f3ef 8211 	mrs	r2, BASEPRI
 800864c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008650:	f383 8811 	msr	BASEPRI, r3
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	61ba      	str	r2, [r7, #24]
 800865e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008660:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008662:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008666:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800866a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800866c:	429a      	cmp	r2, r3
 800866e:	d302      	bcc.n	8008676 <xQueueGenericSendFromISR+0xc2>
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	2b02      	cmp	r3, #2
 8008674:	d12c      	bne.n	80086d0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008678:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800867c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	68b9      	ldr	r1, [r7, #8]
 8008684:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008686:	f000 f9a3 	bl	80089d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800868a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800868e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008692:	d112      	bne.n	80086ba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008698:	2b00      	cmp	r3, #0
 800869a:	d016      	beq.n	80086ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800869c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800869e:	3324      	adds	r3, #36	@ 0x24
 80086a0:	4618      	mov	r0, r3
 80086a2:	f000 ff53 	bl	800954c <xTaskRemoveFromEventList>
 80086a6:	4603      	mov	r3, r0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d00e      	beq.n	80086ca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d00b      	beq.n	80086ca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	601a      	str	r2, [r3, #0]
 80086b8:	e007      	b.n	80086ca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80086ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80086be:	3301      	adds	r3, #1
 80086c0:	b2db      	uxtb	r3, r3
 80086c2:	b25a      	sxtb	r2, r3
 80086c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80086ca:	2301      	movs	r3, #1
 80086cc:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80086ce:	e001      	b.n	80086d4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80086d0:	2300      	movs	r3, #0
 80086d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086d6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80086de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3738      	adds	r7, #56	@ 0x38
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b08e      	sub	sp, #56	@ 0x38
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
 80086f2:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80086f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d10b      	bne.n	8008716 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008702:	f383 8811 	msr	BASEPRI, r3
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	623b      	str	r3, [r7, #32]
}
 8008710:	bf00      	nop
 8008712:	bf00      	nop
 8008714:	e7fd      	b.n	8008712 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800871a:	2b00      	cmp	r3, #0
 800871c:	d00b      	beq.n	8008736 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800871e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008722:	f383 8811 	msr	BASEPRI, r3
 8008726:	f3bf 8f6f 	isb	sy
 800872a:	f3bf 8f4f 	dsb	sy
 800872e:	61fb      	str	r3, [r7, #28]
}
 8008730:	bf00      	nop
 8008732:	bf00      	nop
 8008734:	e7fd      	b.n	8008732 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8008736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d103      	bne.n	8008746 <xQueueGiveFromISR+0x5c>
 800873e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d101      	bne.n	800874a <xQueueGiveFromISR+0x60>
 8008746:	2301      	movs	r3, #1
 8008748:	e000      	b.n	800874c <xQueueGiveFromISR+0x62>
 800874a:	2300      	movs	r3, #0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	61bb      	str	r3, [r7, #24]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008768:	f001 fefa 	bl	800a560 <vPortValidateInterruptPriority>
	__asm volatile
 800876c:	f3ef 8211 	mrs	r2, BASEPRI
 8008770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008774:	f383 8811 	msr	BASEPRI, r3
 8008778:	f3bf 8f6f 	isb	sy
 800877c:	f3bf 8f4f 	dsb	sy
 8008780:	617a      	str	r2, [r7, #20]
 8008782:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008784:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008786:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878c:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800878e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008792:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008794:	429a      	cmp	r2, r3
 8008796:	d22b      	bcs.n	80087f0 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800879a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800879e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a8:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087aa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087b2:	d112      	bne.n	80087da <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d016      	beq.n	80087ea <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	3324      	adds	r3, #36	@ 0x24
 80087c0:	4618      	mov	r0, r3
 80087c2:	f000 fec3 	bl	800954c <xTaskRemoveFromEventList>
 80087c6:	4603      	mov	r3, r0
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00e      	beq.n	80087ea <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2201      	movs	r2, #1
 80087d6:	601a      	str	r2, [r3, #0]
 80087d8:	e007      	b.n	80087ea <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80087da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087de:	3301      	adds	r3, #1
 80087e0:	b2db      	uxtb	r3, r3
 80087e2:	b25a      	sxtb	r2, r3
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80087ea:	2301      	movs	r3, #1
 80087ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ee:	e001      	b.n	80087f4 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087f0:	2300      	movs	r3, #0
 80087f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087f6:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f383 8811 	msr	BASEPRI, r3
}
 80087fe:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008802:	4618      	mov	r0, r3
 8008804:	3738      	adds	r7, #56	@ 0x38
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
	...

0800880c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08c      	sub	sp, #48	@ 0x30
 8008810:	af00      	add	r7, sp, #0
 8008812:	60f8      	str	r0, [r7, #12]
 8008814:	60b9      	str	r1, [r7, #8]
 8008816:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008818:	2300      	movs	r3, #0
 800881a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008822:	2b00      	cmp	r3, #0
 8008824:	d10b      	bne.n	800883e <xQueueReceive+0x32>
	__asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	f383 8811 	msr	BASEPRI, r3
 800882e:	f3bf 8f6f 	isb	sy
 8008832:	f3bf 8f4f 	dsb	sy
 8008836:	623b      	str	r3, [r7, #32]
}
 8008838:	bf00      	nop
 800883a:	bf00      	nop
 800883c:	e7fd      	b.n	800883a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800883e:	68bb      	ldr	r3, [r7, #8]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d103      	bne.n	800884c <xQueueReceive+0x40>
 8008844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008848:	2b00      	cmp	r3, #0
 800884a:	d101      	bne.n	8008850 <xQueueReceive+0x44>
 800884c:	2301      	movs	r3, #1
 800884e:	e000      	b.n	8008852 <xQueueReceive+0x46>
 8008850:	2300      	movs	r3, #0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d10b      	bne.n	800886e <xQueueReceive+0x62>
	__asm volatile
 8008856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800885a:	f383 8811 	msr	BASEPRI, r3
 800885e:	f3bf 8f6f 	isb	sy
 8008862:	f3bf 8f4f 	dsb	sy
 8008866:	61fb      	str	r3, [r7, #28]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800886e:	f001 f831 	bl	80098d4 <xTaskGetSchedulerState>
 8008872:	4603      	mov	r3, r0
 8008874:	2b00      	cmp	r3, #0
 8008876:	d102      	bne.n	800887e <xQueueReceive+0x72>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <xQueueReceive+0x76>
 800887e:	2301      	movs	r3, #1
 8008880:	e000      	b.n	8008884 <xQueueReceive+0x78>
 8008882:	2300      	movs	r3, #0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10b      	bne.n	80088a0 <xQueueReceive+0x94>
	__asm volatile
 8008888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888c:	f383 8811 	msr	BASEPRI, r3
 8008890:	f3bf 8f6f 	isb	sy
 8008894:	f3bf 8f4f 	dsb	sy
 8008898:	61bb      	str	r3, [r7, #24]
}
 800889a:	bf00      	nop
 800889c:	bf00      	nop
 800889e:	e7fd      	b.n	800889c <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80088a0:	f001 fd9a 	bl	800a3d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80088aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d01f      	beq.n	80088f0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80088b0:	68b9      	ldr	r1, [r7, #8]
 80088b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80088b4:	f000 f8f6 	bl	8008aa4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80088b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ba:	1e5a      	subs	r2, r3, #1
 80088bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088be:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80088c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d00f      	beq.n	80088e8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ca:	3310      	adds	r3, #16
 80088cc:	4618      	mov	r0, r3
 80088ce:	f000 fe3d 	bl	800954c <xTaskRemoveFromEventList>
 80088d2:	4603      	mov	r3, r0
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d007      	beq.n	80088e8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80088d8:	4b3c      	ldr	r3, [pc, #240]	@ (80089cc <xQueueReceive+0x1c0>)
 80088da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088de:	601a      	str	r2, [r3, #0]
 80088e0:	f3bf 8f4f 	dsb	sy
 80088e4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088e8:	f001 fda6 	bl	800a438 <vPortExitCritical>
				return pdPASS;
 80088ec:	2301      	movs	r3, #1
 80088ee:	e069      	b.n	80089c4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d103      	bne.n	80088fe <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80088f6:	f001 fd9f 	bl	800a438 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088fa:	2300      	movs	r3, #0
 80088fc:	e062      	b.n	80089c4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008900:	2b00      	cmp	r3, #0
 8008902:	d106      	bne.n	8008912 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008904:	f107 0310 	add.w	r3, r7, #16
 8008908:	4618      	mov	r0, r3
 800890a:	f000 fe83 	bl	8009614 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800890e:	2301      	movs	r3, #1
 8008910:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008912:	f001 fd91 	bl	800a438 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008916:	f000 fbf3 	bl	8009100 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800891a:	f001 fd5d 	bl	800a3d8 <vPortEnterCritical>
 800891e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008920:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008924:	b25b      	sxtb	r3, r3
 8008926:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800892a:	d103      	bne.n	8008934 <xQueueReceive+0x128>
 800892c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800892e:	2200      	movs	r2, #0
 8008930:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008936:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800893a:	b25b      	sxtb	r3, r3
 800893c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008940:	d103      	bne.n	800894a <xQueueReceive+0x13e>
 8008942:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008944:	2200      	movs	r2, #0
 8008946:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800894a:	f001 fd75 	bl	800a438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800894e:	1d3a      	adds	r2, r7, #4
 8008950:	f107 0310 	add.w	r3, r7, #16
 8008954:	4611      	mov	r1, r2
 8008956:	4618      	mov	r0, r3
 8008958:	f000 fe72 	bl	8009640 <xTaskCheckForTimeOut>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d123      	bne.n	80089aa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008962:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008964:	f000 f916 	bl	8008b94 <prvIsQueueEmpty>
 8008968:	4603      	mov	r3, r0
 800896a:	2b00      	cmp	r3, #0
 800896c:	d017      	beq.n	800899e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800896e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008970:	3324      	adds	r3, #36	@ 0x24
 8008972:	687a      	ldr	r2, [r7, #4]
 8008974:	4611      	mov	r1, r2
 8008976:	4618      	mov	r0, r3
 8008978:	f000 fd96 	bl	80094a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800897c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800897e:	f000 f8b7 	bl	8008af0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008982:	f000 fbcb 	bl	800911c <xTaskResumeAll>
 8008986:	4603      	mov	r3, r0
 8008988:	2b00      	cmp	r3, #0
 800898a:	d189      	bne.n	80088a0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800898c:	4b0f      	ldr	r3, [pc, #60]	@ (80089cc <xQueueReceive+0x1c0>)
 800898e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008992:	601a      	str	r2, [r3, #0]
 8008994:	f3bf 8f4f 	dsb	sy
 8008998:	f3bf 8f6f 	isb	sy
 800899c:	e780      	b.n	80088a0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800899e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089a0:	f000 f8a6 	bl	8008af0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80089a4:	f000 fbba 	bl	800911c <xTaskResumeAll>
 80089a8:	e77a      	b.n	80088a0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80089aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ac:	f000 f8a0 	bl	8008af0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80089b0:	f000 fbb4 	bl	800911c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80089b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b6:	f000 f8ed 	bl	8008b94 <prvIsQueueEmpty>
 80089ba:	4603      	mov	r3, r0
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f43f af6f 	beq.w	80088a0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089c2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3730      	adds	r7, #48	@ 0x30
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	e000ed04 	.word	0xe000ed04

080089d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b086      	sub	sp, #24
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	60f8      	str	r0, [r7, #12]
 80089d8:	60b9      	str	r1, [r7, #8]
 80089da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80089dc:	2300      	movs	r3, #0
 80089de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10d      	bne.n	8008a0a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d14d      	bne.n	8008a92 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	4618      	mov	r0, r3
 80089fc:	f000 ff88 	bl	8009910 <xTaskPriorityDisinherit>
 8008a00:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	2200      	movs	r2, #0
 8008a06:	605a      	str	r2, [r3, #4]
 8008a08:	e043      	b.n	8008a92 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d119      	bne.n	8008a44 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	6898      	ldr	r0, [r3, #8]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a18:	461a      	mov	r2, r3
 8008a1a:	68b9      	ldr	r1, [r7, #8]
 8008a1c:	f003 fd35 	bl	800c48a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	689a      	ldr	r2, [r3, #8]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a28:	441a      	add	r2, r3
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	689a      	ldr	r2, [r3, #8]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	685b      	ldr	r3, [r3, #4]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d32b      	bcc.n	8008a92 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	609a      	str	r2, [r3, #8]
 8008a42:	e026      	b.n	8008a92 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	68d8      	ldr	r0, [r3, #12]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	68b9      	ldr	r1, [r7, #8]
 8008a50:	f003 fd1b 	bl	800c48a <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	68da      	ldr	r2, [r3, #12]
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a5c:	425b      	negs	r3, r3
 8008a5e:	441a      	add	r2, r3
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	68da      	ldr	r2, [r3, #12]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d207      	bcs.n	8008a80 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	685a      	ldr	r2, [r3, #4]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a78:	425b      	negs	r3, r3
 8008a7a:	441a      	add	r2, r3
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	d105      	bne.n	8008a92 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a86:	693b      	ldr	r3, [r7, #16]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d002      	beq.n	8008a92 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008a8c:	693b      	ldr	r3, [r7, #16]
 8008a8e:	3b01      	subs	r3, #1
 8008a90:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	1c5a      	adds	r2, r3, #1
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008a9a:	697b      	ldr	r3, [r7, #20]
}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3718      	adds	r7, #24
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}

08008aa4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
 8008aac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d018      	beq.n	8008ae8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	68da      	ldr	r2, [r3, #12]
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008abe:	441a      	add	r2, r3
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	68da      	ldr	r2, [r3, #12]
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	429a      	cmp	r2, r3
 8008ace:	d303      	bcc.n	8008ad8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	68d9      	ldr	r1, [r3, #12]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae0:	461a      	mov	r2, r3
 8008ae2:	6838      	ldr	r0, [r7, #0]
 8008ae4:	f003 fcd1 	bl	800c48a <memcpy>
	}
}
 8008ae8:	bf00      	nop
 8008aea:	3708      	adds	r7, #8
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008af8:	f001 fc6e 	bl	800a3d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b04:	e011      	b.n	8008b2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d012      	beq.n	8008b34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	3324      	adds	r3, #36	@ 0x24
 8008b12:	4618      	mov	r0, r3
 8008b14:	f000 fd1a 	bl	800954c <xTaskRemoveFromEventList>
 8008b18:	4603      	mov	r3, r0
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d001      	beq.n	8008b22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b1e:	f000 fdf3 	bl	8009708 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b22:	7bfb      	ldrb	r3, [r7, #15]
 8008b24:	3b01      	subs	r3, #1
 8008b26:	b2db      	uxtb	r3, r3
 8008b28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	dce9      	bgt.n	8008b06 <prvUnlockQueue+0x16>
 8008b32:	e000      	b.n	8008b36 <prvUnlockQueue+0x46>
					break;
 8008b34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	22ff      	movs	r2, #255	@ 0xff
 8008b3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008b3e:	f001 fc7b 	bl	800a438 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b42:	f001 fc49 	bl	800a3d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b4e:	e011      	b.n	8008b74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d012      	beq.n	8008b7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3310      	adds	r3, #16
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f000 fcf5 	bl	800954c <xTaskRemoveFromEventList>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d001      	beq.n	8008b6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008b68:	f000 fdce 	bl	8009708 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008b6c:	7bbb      	ldrb	r3, [r7, #14]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	dce9      	bgt.n	8008b50 <prvUnlockQueue+0x60>
 8008b7c:	e000      	b.n	8008b80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008b7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	22ff      	movs	r2, #255	@ 0xff
 8008b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008b88:	f001 fc56 	bl	800a438 <vPortExitCritical>
}
 8008b8c:	bf00      	nop
 8008b8e:	3710      	adds	r7, #16
 8008b90:	46bd      	mov	sp, r7
 8008b92:	bd80      	pop	{r7, pc}

08008b94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b9c:	f001 fc1c 	bl	800a3d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d102      	bne.n	8008bae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008ba8:	2301      	movs	r3, #1
 8008baa:	60fb      	str	r3, [r7, #12]
 8008bac:	e001      	b.n	8008bb2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bb2:	f001 fc41 	bl	800a438 <vPortExitCritical>

	return xReturn;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b084      	sub	sp, #16
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bc8:	f001 fc06 	bl	800a3d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd4:	429a      	cmp	r2, r3
 8008bd6:	d102      	bne.n	8008bde <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	60fb      	str	r3, [r7, #12]
 8008bdc:	e001      	b.n	8008be2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008bde:	2300      	movs	r3, #0
 8008be0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008be2:	f001 fc29 	bl	800a438 <vPortExitCritical>

	return xReturn;
 8008be6:	68fb      	ldr	r3, [r7, #12]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3710      	adds	r7, #16
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}

08008bf0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b085      	sub	sp, #20
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	60fb      	str	r3, [r7, #12]
 8008bfe:	e014      	b.n	8008c2a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c00:	4a0e      	ldr	r2, [pc, #56]	@ (8008c3c <vQueueAddToRegistry+0x4c>)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d10b      	bne.n	8008c24 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c0c:	490b      	ldr	r1, [pc, #44]	@ (8008c3c <vQueueAddToRegistry+0x4c>)
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c16:	4a09      	ldr	r2, [pc, #36]	@ (8008c3c <vQueueAddToRegistry+0x4c>)
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	00db      	lsls	r3, r3, #3
 8008c1c:	4413      	add	r3, r2
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c22:	e006      	b.n	8008c32 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	3301      	adds	r3, #1
 8008c28:	60fb      	str	r3, [r7, #12]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2b07      	cmp	r3, #7
 8008c2e:	d9e7      	bls.n	8008c00 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c30:	bf00      	nop
 8008c32:	bf00      	nop
 8008c34:	3714      	adds	r7, #20
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bc80      	pop	{r7}
 8008c3a:	4770      	bx	lr
 8008c3c:	200017a0 	.word	0x200017a0

08008c40 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	60b9      	str	r1, [r7, #8]
 8008c4a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c50:	f001 fbc2 	bl	800a3d8 <vPortEnterCritical>
 8008c54:	697b      	ldr	r3, [r7, #20]
 8008c56:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c5a:	b25b      	sxtb	r3, r3
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c60:	d103      	bne.n	8008c6a <vQueueWaitForMessageRestricted+0x2a>
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c70:	b25b      	sxtb	r3, r3
 8008c72:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c76:	d103      	bne.n	8008c80 <vQueueWaitForMessageRestricted+0x40>
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c80:	f001 fbda 	bl	800a438 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d106      	bne.n	8008c9a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008c8c:	697b      	ldr	r3, [r7, #20]
 8008c8e:	3324      	adds	r3, #36	@ 0x24
 8008c90:	687a      	ldr	r2, [r7, #4]
 8008c92:	68b9      	ldr	r1, [r7, #8]
 8008c94:	4618      	mov	r0, r3
 8008c96:	f000 fc2d 	bl	80094f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008c9a:	6978      	ldr	r0, [r7, #20]
 8008c9c:	f7ff ff28 	bl	8008af0 <prvUnlockQueue>
	}
 8008ca0:	bf00      	nop
 8008ca2:	3718      	adds	r7, #24
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	bd80      	pop	{r7, pc}

08008ca8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b08e      	sub	sp, #56	@ 0x38
 8008cac:	af04      	add	r7, sp, #16
 8008cae:	60f8      	str	r0, [r7, #12]
 8008cb0:	60b9      	str	r1, [r7, #8]
 8008cb2:	607a      	str	r2, [r7, #4]
 8008cb4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d10b      	bne.n	8008cd4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc0:	f383 8811 	msr	BASEPRI, r3
 8008cc4:	f3bf 8f6f 	isb	sy
 8008cc8:	f3bf 8f4f 	dsb	sy
 8008ccc:	623b      	str	r3, [r7, #32]
}
 8008cce:	bf00      	nop
 8008cd0:	bf00      	nop
 8008cd2:	e7fd      	b.n	8008cd0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d10b      	bne.n	8008cf2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cde:	f383 8811 	msr	BASEPRI, r3
 8008ce2:	f3bf 8f6f 	isb	sy
 8008ce6:	f3bf 8f4f 	dsb	sy
 8008cea:	61fb      	str	r3, [r7, #28]
}
 8008cec:	bf00      	nop
 8008cee:	bf00      	nop
 8008cf0:	e7fd      	b.n	8008cee <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008cf2:	2354      	movs	r3, #84	@ 0x54
 8008cf4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	2b54      	cmp	r3, #84	@ 0x54
 8008cfa:	d00b      	beq.n	8008d14 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d00:	f383 8811 	msr	BASEPRI, r3
 8008d04:	f3bf 8f6f 	isb	sy
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	61bb      	str	r3, [r7, #24]
}
 8008d0e:	bf00      	nop
 8008d10:	bf00      	nop
 8008d12:	e7fd      	b.n	8008d10 <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d01e      	beq.n	8008d58 <xTaskCreateStatic+0xb0>
 8008d1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d01b      	beq.n	8008d58 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d22:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008d28:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d32:	2300      	movs	r3, #0
 8008d34:	9303      	str	r3, [sp, #12]
 8008d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d38:	9302      	str	r3, [sp, #8]
 8008d3a:	f107 0314 	add.w	r3, r7, #20
 8008d3e:	9301      	str	r3, [sp, #4]
 8008d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	68b9      	ldr	r1, [r7, #8]
 8008d4a:	68f8      	ldr	r0, [r7, #12]
 8008d4c:	f000 f850 	bl	8008df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d50:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008d52:	f000 f8cd 	bl	8008ef0 <prvAddNewTaskToReadyList>
 8008d56:	e001      	b.n	8008d5c <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d5c:	697b      	ldr	r3, [r7, #20]
	}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3728      	adds	r7, #40	@ 0x28
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b08c      	sub	sp, #48	@ 0x30
 8008d6a:	af04      	add	r7, sp, #16
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	60b9      	str	r1, [r7, #8]
 8008d70:	603b      	str	r3, [r7, #0]
 8008d72:	4613      	mov	r3, r2
 8008d74:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d76:	88fb      	ldrh	r3, [r7, #6]
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	f001 fc30 	bl	800a5e0 <pvPortMalloc>
 8008d80:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008d82:	697b      	ldr	r3, [r7, #20]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d00e      	beq.n	8008da6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008d88:	2054      	movs	r0, #84	@ 0x54
 8008d8a:	f001 fc29 	bl	800a5e0 <pvPortMalloc>
 8008d8e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	697a      	ldr	r2, [r7, #20]
 8008d9a:	631a      	str	r2, [r3, #48]	@ 0x30
 8008d9c:	e005      	b.n	8008daa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008d9e:	6978      	ldr	r0, [r7, #20]
 8008da0:	f001 fce6 	bl	800a770 <vPortFree>
 8008da4:	e001      	b.n	8008daa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008da6:	2300      	movs	r3, #0
 8008da8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d017      	beq.n	8008de0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	2200      	movs	r2, #0
 8008db4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008db8:	88fa      	ldrh	r2, [r7, #6]
 8008dba:	2300      	movs	r3, #0
 8008dbc:	9303      	str	r3, [sp, #12]
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	9302      	str	r3, [sp, #8]
 8008dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc4:	9301      	str	r3, [sp, #4]
 8008dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc8:	9300      	str	r3, [sp, #0]
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	68b9      	ldr	r1, [r7, #8]
 8008dce:	68f8      	ldr	r0, [r7, #12]
 8008dd0:	f000 f80e 	bl	8008df0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008dd4:	69f8      	ldr	r0, [r7, #28]
 8008dd6:	f000 f88b 	bl	8008ef0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	61bb      	str	r3, [r7, #24]
 8008dde:	e002      	b.n	8008de6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008de0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008de4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008de6:	69bb      	ldr	r3, [r7, #24]
	}
 8008de8:	4618      	mov	r0, r3
 8008dea:	3720      	adds	r7, #32
 8008dec:	46bd      	mov	sp, r7
 8008dee:	bd80      	pop	{r7, pc}

08008df0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b088      	sub	sp, #32
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	60f8      	str	r0, [r7, #12]
 8008df8:	60b9      	str	r1, [r7, #8]
 8008dfa:	607a      	str	r2, [r7, #4]
 8008dfc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008e08:	3b01      	subs	r3, #1
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	4413      	add	r3, r2
 8008e0e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008e10:	69bb      	ldr	r3, [r7, #24]
 8008e12:	f023 0307 	bic.w	r3, r3, #7
 8008e16:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	f003 0307 	and.w	r3, r3, #7
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d00b      	beq.n	8008e3a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e26:	f383 8811 	msr	BASEPRI, r3
 8008e2a:	f3bf 8f6f 	isb	sy
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	617b      	str	r3, [r7, #20]
}
 8008e34:	bf00      	nop
 8008e36:	bf00      	nop
 8008e38:	e7fd      	b.n	8008e36 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	61fb      	str	r3, [r7, #28]
 8008e3e:	e012      	b.n	8008e66 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	4413      	add	r3, r2
 8008e46:	7819      	ldrb	r1, [r3, #0]
 8008e48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e4a:	69fb      	ldr	r3, [r7, #28]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	3334      	adds	r3, #52	@ 0x34
 8008e50:	460a      	mov	r2, r1
 8008e52:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	69fb      	ldr	r3, [r7, #28]
 8008e58:	4413      	add	r3, r2
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d006      	beq.n	8008e6e <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	3301      	adds	r3, #1
 8008e64:	61fb      	str	r3, [r7, #28]
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	2b0f      	cmp	r3, #15
 8008e6a:	d9e9      	bls.n	8008e40 <prvInitialiseNewTask+0x50>
 8008e6c:	e000      	b.n	8008e70 <prvInitialiseNewTask+0x80>
		{
			break;
 8008e6e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e72:	2200      	movs	r2, #0
 8008e74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e7a:	2b06      	cmp	r3, #6
 8008e7c:	d901      	bls.n	8008e82 <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008e7e:	2306      	movs	r3, #6
 8008e80:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e86:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e8c:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e90:	2200      	movs	r2, #0
 8008e92:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e96:	3304      	adds	r3, #4
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f7ff f8b4 	bl	8008006 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea0:	3318      	adds	r3, #24
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7ff f8af 	bl	8008006 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008eae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008eb0:	f1c3 0207 	rsb	r2, r3, #7
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ebc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ecc:	683a      	ldr	r2, [r7, #0]
 8008ece:	68f9      	ldr	r1, [r7, #12]
 8008ed0:	69b8      	ldr	r0, [r7, #24]
 8008ed2:	f001 f9a3 	bl	800a21c <pxPortInitialiseStack>
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eda:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d002      	beq.n	8008ee8 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ee4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ee6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ee8:	bf00      	nop
 8008eea:	3720      	adds	r7, #32
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008ef8:	f001 fa6e 	bl	800a3d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008efc:	4b2a      	ldr	r3, [pc, #168]	@ (8008fa8 <prvAddNewTaskToReadyList+0xb8>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	3301      	adds	r3, #1
 8008f02:	4a29      	ldr	r2, [pc, #164]	@ (8008fa8 <prvAddNewTaskToReadyList+0xb8>)
 8008f04:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f06:	4b29      	ldr	r3, [pc, #164]	@ (8008fac <prvAddNewTaskToReadyList+0xbc>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d109      	bne.n	8008f22 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f0e:	4a27      	ldr	r2, [pc, #156]	@ (8008fac <prvAddNewTaskToReadyList+0xbc>)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f14:	4b24      	ldr	r3, [pc, #144]	@ (8008fa8 <prvAddNewTaskToReadyList+0xb8>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d110      	bne.n	8008f3e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008f1c:	f000 fc18 	bl	8009750 <prvInitialiseTaskLists>
 8008f20:	e00d      	b.n	8008f3e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008f22:	4b23      	ldr	r3, [pc, #140]	@ (8008fb0 <prvAddNewTaskToReadyList+0xc0>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d109      	bne.n	8008f3e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008f2a:	4b20      	ldr	r3, [pc, #128]	@ (8008fac <prvAddNewTaskToReadyList+0xbc>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d802      	bhi.n	8008f3e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008f38:	4a1c      	ldr	r2, [pc, #112]	@ (8008fac <prvAddNewTaskToReadyList+0xbc>)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008f3e:	4b1d      	ldr	r3, [pc, #116]	@ (8008fb4 <prvAddNewTaskToReadyList+0xc4>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	3301      	adds	r3, #1
 8008f44:	4a1b      	ldr	r2, [pc, #108]	@ (8008fb4 <prvAddNewTaskToReadyList+0xc4>)
 8008f46:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	409a      	lsls	r2, r3
 8008f50:	4b19      	ldr	r3, [pc, #100]	@ (8008fb8 <prvAddNewTaskToReadyList+0xc8>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4313      	orrs	r3, r2
 8008f56:	4a18      	ldr	r2, [pc, #96]	@ (8008fb8 <prvAddNewTaskToReadyList+0xc8>)
 8008f58:	6013      	str	r3, [r2, #0]
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f5e:	4613      	mov	r3, r2
 8008f60:	009b      	lsls	r3, r3, #2
 8008f62:	4413      	add	r3, r2
 8008f64:	009b      	lsls	r3, r3, #2
 8008f66:	4a15      	ldr	r2, [pc, #84]	@ (8008fbc <prvAddNewTaskToReadyList+0xcc>)
 8008f68:	441a      	add	r2, r3
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	3304      	adds	r3, #4
 8008f6e:	4619      	mov	r1, r3
 8008f70:	4610      	mov	r0, r2
 8008f72:	f7ff f854 	bl	800801e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008f76:	f001 fa5f 	bl	800a438 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8008fb0 <prvAddNewTaskToReadyList+0xc0>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00e      	beq.n	8008fa0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008f82:	4b0a      	ldr	r3, [pc, #40]	@ (8008fac <prvAddNewTaskToReadyList+0xbc>)
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d207      	bcs.n	8008fa0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008f90:	4b0b      	ldr	r3, [pc, #44]	@ (8008fc0 <prvAddNewTaskToReadyList+0xd0>)
 8008f92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f96:	601a      	str	r2, [r3, #0]
 8008f98:	f3bf 8f4f 	dsb	sy
 8008f9c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008fa0:	bf00      	nop
 8008fa2:	3708      	adds	r7, #8
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	bd80      	pop	{r7, pc}
 8008fa8:	200018e0 	.word	0x200018e0
 8008fac:	200017e0 	.word	0x200017e0
 8008fb0:	200018ec 	.word	0x200018ec
 8008fb4:	200018fc 	.word	0x200018fc
 8008fb8:	200018e8 	.word	0x200018e8
 8008fbc:	200017e4 	.word	0x200017e4
 8008fc0:	e000ed04 	.word	0xe000ed04

08008fc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b084      	sub	sp, #16
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d018      	beq.n	8009008 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008fd6:	4b14      	ldr	r3, [pc, #80]	@ (8009028 <vTaskDelay+0x64>)
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d00b      	beq.n	8008ff6 <vTaskDelay+0x32>
	__asm volatile
 8008fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fe2:	f383 8811 	msr	BASEPRI, r3
 8008fe6:	f3bf 8f6f 	isb	sy
 8008fea:	f3bf 8f4f 	dsb	sy
 8008fee:	60bb      	str	r3, [r7, #8]
}
 8008ff0:	bf00      	nop
 8008ff2:	bf00      	nop
 8008ff4:	e7fd      	b.n	8008ff2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008ff6:	f000 f883 	bl	8009100 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ffa:	2100      	movs	r1, #0
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 fd0f 	bl	8009a20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009002:	f000 f88b 	bl	800911c <xTaskResumeAll>
 8009006:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d107      	bne.n	800901e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800900e:	4b07      	ldr	r3, [pc, #28]	@ (800902c <vTaskDelay+0x68>)
 8009010:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009014:	601a      	str	r2, [r3, #0]
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800901e:	bf00      	nop
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	20001908 	.word	0x20001908
 800902c:	e000ed04 	.word	0xe000ed04

08009030 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b08a      	sub	sp, #40	@ 0x28
 8009034:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009036:	2300      	movs	r3, #0
 8009038:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800903a:	2300      	movs	r3, #0
 800903c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800903e:	463a      	mov	r2, r7
 8009040:	1d39      	adds	r1, r7, #4
 8009042:	f107 0308 	add.w	r3, r7, #8
 8009046:	4618      	mov	r0, r3
 8009048:	f7f7 fec2 	bl	8000dd0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800904c:	6839      	ldr	r1, [r7, #0]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	68ba      	ldr	r2, [r7, #8]
 8009052:	9202      	str	r2, [sp, #8]
 8009054:	9301      	str	r3, [sp, #4]
 8009056:	2300      	movs	r3, #0
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	2300      	movs	r3, #0
 800905c:	460a      	mov	r2, r1
 800905e:	4922      	ldr	r1, [pc, #136]	@ (80090e8 <vTaskStartScheduler+0xb8>)
 8009060:	4822      	ldr	r0, [pc, #136]	@ (80090ec <vTaskStartScheduler+0xbc>)
 8009062:	f7ff fe21 	bl	8008ca8 <xTaskCreateStatic>
 8009066:	4603      	mov	r3, r0
 8009068:	4a21      	ldr	r2, [pc, #132]	@ (80090f0 <vTaskStartScheduler+0xc0>)
 800906a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800906c:	4b20      	ldr	r3, [pc, #128]	@ (80090f0 <vTaskStartScheduler+0xc0>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d002      	beq.n	800907a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009074:	2301      	movs	r3, #1
 8009076:	617b      	str	r3, [r7, #20]
 8009078:	e001      	b.n	800907e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800907a:	2300      	movs	r3, #0
 800907c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b01      	cmp	r3, #1
 8009082:	d102      	bne.n	800908a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009084:	f000 fd32 	bl	8009aec <xTimerCreateTimerTask>
 8009088:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d116      	bne.n	80090be <vTaskStartScheduler+0x8e>
	__asm volatile
 8009090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009094:	f383 8811 	msr	BASEPRI, r3
 8009098:	f3bf 8f6f 	isb	sy
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	613b      	str	r3, [r7, #16]
}
 80090a2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80090a4:	4b13      	ldr	r3, [pc, #76]	@ (80090f4 <vTaskStartScheduler+0xc4>)
 80090a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80090aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80090ac:	4b12      	ldr	r3, [pc, #72]	@ (80090f8 <vTaskStartScheduler+0xc8>)
 80090ae:	2201      	movs	r2, #1
 80090b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80090b2:	4b12      	ldr	r3, [pc, #72]	@ (80090fc <vTaskStartScheduler+0xcc>)
 80090b4:	2200      	movs	r2, #0
 80090b6:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80090b8:	f001 f92e 	bl	800a318 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80090bc:	e00f      	b.n	80090de <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090c4:	d10b      	bne.n	80090de <vTaskStartScheduler+0xae>
	__asm volatile
 80090c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ca:	f383 8811 	msr	BASEPRI, r3
 80090ce:	f3bf 8f6f 	isb	sy
 80090d2:	f3bf 8f4f 	dsb	sy
 80090d6:	60fb      	str	r3, [r7, #12]
}
 80090d8:	bf00      	nop
 80090da:	bf00      	nop
 80090dc:	e7fd      	b.n	80090da <vTaskStartScheduler+0xaa>
}
 80090de:	bf00      	nop
 80090e0:	3718      	adds	r7, #24
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
 80090e6:	bf00      	nop
 80090e8:	0800e740 	.word	0x0800e740
 80090ec:	08009721 	.word	0x08009721
 80090f0:	20001904 	.word	0x20001904
 80090f4:	20001900 	.word	0x20001900
 80090f8:	200018ec 	.word	0x200018ec
 80090fc:	200018e4 	.word	0x200018e4

08009100 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009100:	b480      	push	{r7}
 8009102:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009104:	4b04      	ldr	r3, [pc, #16]	@ (8009118 <vTaskSuspendAll+0x18>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	3301      	adds	r3, #1
 800910a:	4a03      	ldr	r2, [pc, #12]	@ (8009118 <vTaskSuspendAll+0x18>)
 800910c:	6013      	str	r3, [r2, #0]
}
 800910e:	bf00      	nop
 8009110:	46bd      	mov	sp, r7
 8009112:	bc80      	pop	{r7}
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	20001908 	.word	0x20001908

0800911c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800911c:	b580      	push	{r7, lr}
 800911e:	b084      	sub	sp, #16
 8009120:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009122:	2300      	movs	r3, #0
 8009124:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009126:	2300      	movs	r3, #0
 8009128:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800912a:	4b42      	ldr	r3, [pc, #264]	@ (8009234 <xTaskResumeAll+0x118>)
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d10b      	bne.n	800914a <xTaskResumeAll+0x2e>
	__asm volatile
 8009132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009136:	f383 8811 	msr	BASEPRI, r3
 800913a:	f3bf 8f6f 	isb	sy
 800913e:	f3bf 8f4f 	dsb	sy
 8009142:	603b      	str	r3, [r7, #0]
}
 8009144:	bf00      	nop
 8009146:	bf00      	nop
 8009148:	e7fd      	b.n	8009146 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800914a:	f001 f945 	bl	800a3d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800914e:	4b39      	ldr	r3, [pc, #228]	@ (8009234 <xTaskResumeAll+0x118>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	3b01      	subs	r3, #1
 8009154:	4a37      	ldr	r2, [pc, #220]	@ (8009234 <xTaskResumeAll+0x118>)
 8009156:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009158:	4b36      	ldr	r3, [pc, #216]	@ (8009234 <xTaskResumeAll+0x118>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d161      	bne.n	8009224 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009160:	4b35      	ldr	r3, [pc, #212]	@ (8009238 <xTaskResumeAll+0x11c>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d05d      	beq.n	8009224 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009168:	e02e      	b.n	80091c8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800916a:	4b34      	ldr	r3, [pc, #208]	@ (800923c <xTaskResumeAll+0x120>)
 800916c:	68db      	ldr	r3, [r3, #12]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	3318      	adds	r3, #24
 8009176:	4618      	mov	r0, r3
 8009178:	f7fe ffac 	bl	80080d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	3304      	adds	r3, #4
 8009180:	4618      	mov	r0, r3
 8009182:	f7fe ffa7 	bl	80080d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918a:	2201      	movs	r2, #1
 800918c:	409a      	lsls	r2, r3
 800918e:	4b2c      	ldr	r3, [pc, #176]	@ (8009240 <xTaskResumeAll+0x124>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	4313      	orrs	r3, r2
 8009194:	4a2a      	ldr	r2, [pc, #168]	@ (8009240 <xTaskResumeAll+0x124>)
 8009196:	6013      	str	r3, [r2, #0]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800919c:	4613      	mov	r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	4413      	add	r3, r2
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	4a27      	ldr	r2, [pc, #156]	@ (8009244 <xTaskResumeAll+0x128>)
 80091a6:	441a      	add	r2, r3
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	3304      	adds	r3, #4
 80091ac:	4619      	mov	r1, r3
 80091ae:	4610      	mov	r0, r2
 80091b0:	f7fe ff35 	bl	800801e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091b8:	4b23      	ldr	r3, [pc, #140]	@ (8009248 <xTaskResumeAll+0x12c>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091be:	429a      	cmp	r2, r3
 80091c0:	d302      	bcc.n	80091c8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80091c2:	4b22      	ldr	r3, [pc, #136]	@ (800924c <xTaskResumeAll+0x130>)
 80091c4:	2201      	movs	r2, #1
 80091c6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80091c8:	4b1c      	ldr	r3, [pc, #112]	@ (800923c <xTaskResumeAll+0x120>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d1cc      	bne.n	800916a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d001      	beq.n	80091da <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80091d6:	f000 fb59 	bl	800988c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80091da:	4b1d      	ldr	r3, [pc, #116]	@ (8009250 <xTaskResumeAll+0x134>)
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d010      	beq.n	8009208 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80091e6:	f000 f845 	bl	8009274 <xTaskIncrementTick>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d002      	beq.n	80091f6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80091f0:	4b16      	ldr	r3, [pc, #88]	@ (800924c <xTaskResumeAll+0x130>)
 80091f2:	2201      	movs	r2, #1
 80091f4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	3b01      	subs	r3, #1
 80091fa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1f1      	bne.n	80091e6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8009202:	4b13      	ldr	r3, [pc, #76]	@ (8009250 <xTaskResumeAll+0x134>)
 8009204:	2200      	movs	r2, #0
 8009206:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009208:	4b10      	ldr	r3, [pc, #64]	@ (800924c <xTaskResumeAll+0x130>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d009      	beq.n	8009224 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009210:	2301      	movs	r3, #1
 8009212:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009214:	4b0f      	ldr	r3, [pc, #60]	@ (8009254 <xTaskResumeAll+0x138>)
 8009216:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800921a:	601a      	str	r2, [r3, #0]
 800921c:	f3bf 8f4f 	dsb	sy
 8009220:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009224:	f001 f908 	bl	800a438 <vPortExitCritical>

	return xAlreadyYielded;
 8009228:	68bb      	ldr	r3, [r7, #8]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3710      	adds	r7, #16
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}
 8009232:	bf00      	nop
 8009234:	20001908 	.word	0x20001908
 8009238:	200018e0 	.word	0x200018e0
 800923c:	200018a0 	.word	0x200018a0
 8009240:	200018e8 	.word	0x200018e8
 8009244:	200017e4 	.word	0x200017e4
 8009248:	200017e0 	.word	0x200017e0
 800924c:	200018f4 	.word	0x200018f4
 8009250:	200018f0 	.word	0x200018f0
 8009254:	e000ed04 	.word	0xe000ed04

08009258 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009258:	b480      	push	{r7}
 800925a:	b083      	sub	sp, #12
 800925c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800925e:	4b04      	ldr	r3, [pc, #16]	@ (8009270 <xTaskGetTickCount+0x18>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009264:	687b      	ldr	r3, [r7, #4]
}
 8009266:	4618      	mov	r0, r3
 8009268:	370c      	adds	r7, #12
 800926a:	46bd      	mov	sp, r7
 800926c:	bc80      	pop	{r7}
 800926e:	4770      	bx	lr
 8009270:	200018e4 	.word	0x200018e4

08009274 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b086      	sub	sp, #24
 8009278:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800927a:	2300      	movs	r3, #0
 800927c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800927e:	4b51      	ldr	r3, [pc, #324]	@ (80093c4 <xTaskIncrementTick+0x150>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2b00      	cmp	r3, #0
 8009284:	f040 808e 	bne.w	80093a4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009288:	4b4f      	ldr	r3, [pc, #316]	@ (80093c8 <xTaskIncrementTick+0x154>)
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	3301      	adds	r3, #1
 800928e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009290:	4a4d      	ldr	r2, [pc, #308]	@ (80093c8 <xTaskIncrementTick+0x154>)
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d121      	bne.n	80092e0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800929c:	4b4b      	ldr	r3, [pc, #300]	@ (80093cc <xTaskIncrementTick+0x158>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00b      	beq.n	80092be <xTaskIncrementTick+0x4a>
	__asm volatile
 80092a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	603b      	str	r3, [r7, #0]
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
 80092bc:	e7fd      	b.n	80092ba <xTaskIncrementTick+0x46>
 80092be:	4b43      	ldr	r3, [pc, #268]	@ (80093cc <xTaskIncrementTick+0x158>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	60fb      	str	r3, [r7, #12]
 80092c4:	4b42      	ldr	r3, [pc, #264]	@ (80093d0 <xTaskIncrementTick+0x15c>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4a40      	ldr	r2, [pc, #256]	@ (80093cc <xTaskIncrementTick+0x158>)
 80092ca:	6013      	str	r3, [r2, #0]
 80092cc:	4a40      	ldr	r2, [pc, #256]	@ (80093d0 <xTaskIncrementTick+0x15c>)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	6013      	str	r3, [r2, #0]
 80092d2:	4b40      	ldr	r3, [pc, #256]	@ (80093d4 <xTaskIncrementTick+0x160>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	3301      	adds	r3, #1
 80092d8:	4a3e      	ldr	r2, [pc, #248]	@ (80093d4 <xTaskIncrementTick+0x160>)
 80092da:	6013      	str	r3, [r2, #0]
 80092dc:	f000 fad6 	bl	800988c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80092e0:	4b3d      	ldr	r3, [pc, #244]	@ (80093d8 <xTaskIncrementTick+0x164>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	693a      	ldr	r2, [r7, #16]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d34d      	bcc.n	8009386 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092ea:	4b38      	ldr	r3, [pc, #224]	@ (80093cc <xTaskIncrementTick+0x158>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <xTaskIncrementTick+0x84>
 80092f4:	2301      	movs	r3, #1
 80092f6:	e000      	b.n	80092fa <xTaskIncrementTick+0x86>
 80092f8:	2300      	movs	r3, #0
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d004      	beq.n	8009308 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092fe:	4b36      	ldr	r3, [pc, #216]	@ (80093d8 <xTaskIncrementTick+0x164>)
 8009300:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009304:	601a      	str	r2, [r3, #0]
					break;
 8009306:	e03e      	b.n	8009386 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009308:	4b30      	ldr	r3, [pc, #192]	@ (80093cc <xTaskIncrementTick+0x158>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	68db      	ldr	r3, [r3, #12]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	429a      	cmp	r2, r3
 800931e:	d203      	bcs.n	8009328 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009320:	4a2d      	ldr	r2, [pc, #180]	@ (80093d8 <xTaskIncrementTick+0x164>)
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6013      	str	r3, [r2, #0]
						break;
 8009326:	e02e      	b.n	8009386 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	3304      	adds	r3, #4
 800932c:	4618      	mov	r0, r3
 800932e:	f7fe fed1 	bl	80080d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009336:	2b00      	cmp	r3, #0
 8009338:	d004      	beq.n	8009344 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	3318      	adds	r3, #24
 800933e:	4618      	mov	r0, r3
 8009340:	f7fe fec8 	bl	80080d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009348:	2201      	movs	r2, #1
 800934a:	409a      	lsls	r2, r3
 800934c:	4b23      	ldr	r3, [pc, #140]	@ (80093dc <xTaskIncrementTick+0x168>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4313      	orrs	r3, r2
 8009352:	4a22      	ldr	r2, [pc, #136]	@ (80093dc <xTaskIncrementTick+0x168>)
 8009354:	6013      	str	r3, [r2, #0]
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800935a:	4613      	mov	r3, r2
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	4413      	add	r3, r2
 8009360:	009b      	lsls	r3, r3, #2
 8009362:	4a1f      	ldr	r2, [pc, #124]	@ (80093e0 <xTaskIncrementTick+0x16c>)
 8009364:	441a      	add	r2, r3
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	3304      	adds	r3, #4
 800936a:	4619      	mov	r1, r3
 800936c:	4610      	mov	r0, r2
 800936e:	f7fe fe56 	bl	800801e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009376:	4b1b      	ldr	r3, [pc, #108]	@ (80093e4 <xTaskIncrementTick+0x170>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800937c:	429a      	cmp	r2, r3
 800937e:	d3b4      	bcc.n	80092ea <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009380:	2301      	movs	r3, #1
 8009382:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009384:	e7b1      	b.n	80092ea <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009386:	4b17      	ldr	r3, [pc, #92]	@ (80093e4 <xTaskIncrementTick+0x170>)
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800938c:	4914      	ldr	r1, [pc, #80]	@ (80093e0 <xTaskIncrementTick+0x16c>)
 800938e:	4613      	mov	r3, r2
 8009390:	009b      	lsls	r3, r3, #2
 8009392:	4413      	add	r3, r2
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	440b      	add	r3, r1
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	2b01      	cmp	r3, #1
 800939c:	d907      	bls.n	80093ae <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800939e:	2301      	movs	r3, #1
 80093a0:	617b      	str	r3, [r7, #20]
 80093a2:	e004      	b.n	80093ae <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80093a4:	4b10      	ldr	r3, [pc, #64]	@ (80093e8 <xTaskIncrementTick+0x174>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	3301      	adds	r3, #1
 80093aa:	4a0f      	ldr	r2, [pc, #60]	@ (80093e8 <xTaskIncrementTick+0x174>)
 80093ac:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80093ae:	4b0f      	ldr	r3, [pc, #60]	@ (80093ec <xTaskIncrementTick+0x178>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d001      	beq.n	80093ba <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80093b6:	2301      	movs	r3, #1
 80093b8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80093ba:	697b      	ldr	r3, [r7, #20]
}
 80093bc:	4618      	mov	r0, r3
 80093be:	3718      	adds	r7, #24
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}
 80093c4:	20001908 	.word	0x20001908
 80093c8:	200018e4 	.word	0x200018e4
 80093cc:	20001898 	.word	0x20001898
 80093d0:	2000189c 	.word	0x2000189c
 80093d4:	200018f8 	.word	0x200018f8
 80093d8:	20001900 	.word	0x20001900
 80093dc:	200018e8 	.word	0x200018e8
 80093e0:	200017e4 	.word	0x200017e4
 80093e4:	200017e0 	.word	0x200017e0
 80093e8:	200018f0 	.word	0x200018f0
 80093ec:	200018f4 	.word	0x200018f4

080093f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80093f6:	4b27      	ldr	r3, [pc, #156]	@ (8009494 <vTaskSwitchContext+0xa4>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d003      	beq.n	8009406 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80093fe:	4b26      	ldr	r3, [pc, #152]	@ (8009498 <vTaskSwitchContext+0xa8>)
 8009400:	2201      	movs	r2, #1
 8009402:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009404:	e040      	b.n	8009488 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8009406:	4b24      	ldr	r3, [pc, #144]	@ (8009498 <vTaskSwitchContext+0xa8>)
 8009408:	2200      	movs	r2, #0
 800940a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800940c:	4b23      	ldr	r3, [pc, #140]	@ (800949c <vTaskSwitchContext+0xac>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	fab3 f383 	clz	r3, r3
 8009418:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800941a:	7afb      	ldrb	r3, [r7, #11]
 800941c:	f1c3 031f 	rsb	r3, r3, #31
 8009420:	617b      	str	r3, [r7, #20]
 8009422:	491f      	ldr	r1, [pc, #124]	@ (80094a0 <vTaskSwitchContext+0xb0>)
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	4613      	mov	r3, r2
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	4413      	add	r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	440b      	add	r3, r1
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d10b      	bne.n	800944e <vTaskSwitchContext+0x5e>
	__asm volatile
 8009436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800943a:	f383 8811 	msr	BASEPRI, r3
 800943e:	f3bf 8f6f 	isb	sy
 8009442:	f3bf 8f4f 	dsb	sy
 8009446:	607b      	str	r3, [r7, #4]
}
 8009448:	bf00      	nop
 800944a:	bf00      	nop
 800944c:	e7fd      	b.n	800944a <vTaskSwitchContext+0x5a>
 800944e:	697a      	ldr	r2, [r7, #20]
 8009450:	4613      	mov	r3, r2
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	4413      	add	r3, r2
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	4a11      	ldr	r2, [pc, #68]	@ (80094a0 <vTaskSwitchContext+0xb0>)
 800945a:	4413      	add	r3, r2
 800945c:	613b      	str	r3, [r7, #16]
 800945e:	693b      	ldr	r3, [r7, #16]
 8009460:	685b      	ldr	r3, [r3, #4]
 8009462:	685a      	ldr	r2, [r3, #4]
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	605a      	str	r2, [r3, #4]
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	3308      	adds	r3, #8
 8009470:	429a      	cmp	r2, r3
 8009472:	d104      	bne.n	800947e <vTaskSwitchContext+0x8e>
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	685b      	ldr	r3, [r3, #4]
 8009478:	685a      	ldr	r2, [r3, #4]
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	605a      	str	r2, [r3, #4]
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	68db      	ldr	r3, [r3, #12]
 8009484:	4a07      	ldr	r2, [pc, #28]	@ (80094a4 <vTaskSwitchContext+0xb4>)
 8009486:	6013      	str	r3, [r2, #0]
}
 8009488:	bf00      	nop
 800948a:	371c      	adds	r7, #28
 800948c:	46bd      	mov	sp, r7
 800948e:	bc80      	pop	{r7}
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	20001908 	.word	0x20001908
 8009498:	200018f4 	.word	0x200018f4
 800949c:	200018e8 	.word	0x200018e8
 80094a0:	200017e4 	.word	0x200017e4
 80094a4:	200017e0 	.word	0x200017e0

080094a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	6078      	str	r0, [r7, #4]
 80094b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d10b      	bne.n	80094d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80094b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094bc:	f383 8811 	msr	BASEPRI, r3
 80094c0:	f3bf 8f6f 	isb	sy
 80094c4:	f3bf 8f4f 	dsb	sy
 80094c8:	60fb      	str	r3, [r7, #12]
}
 80094ca:	bf00      	nop
 80094cc:	bf00      	nop
 80094ce:	e7fd      	b.n	80094cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80094d0:	4b07      	ldr	r3, [pc, #28]	@ (80094f0 <vTaskPlaceOnEventList+0x48>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	3318      	adds	r3, #24
 80094d6:	4619      	mov	r1, r3
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f7fe fdc3 	bl	8008064 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80094de:	2101      	movs	r1, #1
 80094e0:	6838      	ldr	r0, [r7, #0]
 80094e2:	f000 fa9d 	bl	8009a20 <prvAddCurrentTaskToDelayedList>
}
 80094e6:	bf00      	nop
 80094e8:	3710      	adds	r7, #16
 80094ea:	46bd      	mov	sp, r7
 80094ec:	bd80      	pop	{r7, pc}
 80094ee:	bf00      	nop
 80094f0:	200017e0 	.word	0x200017e0

080094f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d10b      	bne.n	800951e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009506:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950a:	f383 8811 	msr	BASEPRI, r3
 800950e:	f3bf 8f6f 	isb	sy
 8009512:	f3bf 8f4f 	dsb	sy
 8009516:	617b      	str	r3, [r7, #20]
}
 8009518:	bf00      	nop
 800951a:	bf00      	nop
 800951c:	e7fd      	b.n	800951a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800951e:	4b0a      	ldr	r3, [pc, #40]	@ (8009548 <vTaskPlaceOnEventListRestricted+0x54>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	3318      	adds	r3, #24
 8009524:	4619      	mov	r1, r3
 8009526:	68f8      	ldr	r0, [r7, #12]
 8009528:	f7fe fd79 	bl	800801e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d002      	beq.n	8009538 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009532:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009536:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009538:	6879      	ldr	r1, [r7, #4]
 800953a:	68b8      	ldr	r0, [r7, #8]
 800953c:	f000 fa70 	bl	8009a20 <prvAddCurrentTaskToDelayedList>
	}
 8009540:	bf00      	nop
 8009542:	3718      	adds	r7, #24
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}
 8009548:	200017e0 	.word	0x200017e0

0800954c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b086      	sub	sp, #24
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d10b      	bne.n	800957a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009566:	f383 8811 	msr	BASEPRI, r3
 800956a:	f3bf 8f6f 	isb	sy
 800956e:	f3bf 8f4f 	dsb	sy
 8009572:	60fb      	str	r3, [r7, #12]
}
 8009574:	bf00      	nop
 8009576:	bf00      	nop
 8009578:	e7fd      	b.n	8009576 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	3318      	adds	r3, #24
 800957e:	4618      	mov	r0, r3
 8009580:	f7fe fda8 	bl	80080d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009584:	4b1d      	ldr	r3, [pc, #116]	@ (80095fc <xTaskRemoveFromEventList+0xb0>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d11c      	bne.n	80095c6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800958c:	693b      	ldr	r3, [r7, #16]
 800958e:	3304      	adds	r3, #4
 8009590:	4618      	mov	r0, r3
 8009592:	f7fe fd9f 	bl	80080d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800959a:	2201      	movs	r2, #1
 800959c:	409a      	lsls	r2, r3
 800959e:	4b18      	ldr	r3, [pc, #96]	@ (8009600 <xTaskRemoveFromEventList+0xb4>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	4a16      	ldr	r2, [pc, #88]	@ (8009600 <xTaskRemoveFromEventList+0xb4>)
 80095a6:	6013      	str	r3, [r2, #0]
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	4a13      	ldr	r2, [pc, #76]	@ (8009604 <xTaskRemoveFromEventList+0xb8>)
 80095b6:	441a      	add	r2, r3
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	3304      	adds	r3, #4
 80095bc:	4619      	mov	r1, r3
 80095be:	4610      	mov	r0, r2
 80095c0:	f7fe fd2d 	bl	800801e <vListInsertEnd>
 80095c4:	e005      	b.n	80095d2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80095c6:	693b      	ldr	r3, [r7, #16]
 80095c8:	3318      	adds	r3, #24
 80095ca:	4619      	mov	r1, r3
 80095cc:	480e      	ldr	r0, [pc, #56]	@ (8009608 <xTaskRemoveFromEventList+0xbc>)
 80095ce:	f7fe fd26 	bl	800801e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095d6:	4b0d      	ldr	r3, [pc, #52]	@ (800960c <xTaskRemoveFromEventList+0xc0>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095dc:	429a      	cmp	r2, r3
 80095de:	d905      	bls.n	80095ec <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80095e0:	2301      	movs	r3, #1
 80095e2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80095e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009610 <xTaskRemoveFromEventList+0xc4>)
 80095e6:	2201      	movs	r2, #1
 80095e8:	601a      	str	r2, [r3, #0]
 80095ea:	e001      	b.n	80095f0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80095ec:	2300      	movs	r3, #0
 80095ee:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80095f0:	697b      	ldr	r3, [r7, #20]
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	3718      	adds	r7, #24
 80095f6:	46bd      	mov	sp, r7
 80095f8:	bd80      	pop	{r7, pc}
 80095fa:	bf00      	nop
 80095fc:	20001908 	.word	0x20001908
 8009600:	200018e8 	.word	0x200018e8
 8009604:	200017e4 	.word	0x200017e4
 8009608:	200018a0 	.word	0x200018a0
 800960c:	200017e0 	.word	0x200017e0
 8009610:	200018f4 	.word	0x200018f4

08009614 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009614:	b480      	push	{r7}
 8009616:	b083      	sub	sp, #12
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800961c:	4b06      	ldr	r3, [pc, #24]	@ (8009638 <vTaskInternalSetTimeOutState+0x24>)
 800961e:	681a      	ldr	r2, [r3, #0]
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009624:	4b05      	ldr	r3, [pc, #20]	@ (800963c <vTaskInternalSetTimeOutState+0x28>)
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	605a      	str	r2, [r3, #4]
}
 800962c:	bf00      	nop
 800962e:	370c      	adds	r7, #12
 8009630:	46bd      	mov	sp, r7
 8009632:	bc80      	pop	{r7}
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	200018f8 	.word	0x200018f8
 800963c:	200018e4 	.word	0x200018e4

08009640 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b088      	sub	sp, #32
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d10b      	bne.n	8009668 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009654:	f383 8811 	msr	BASEPRI, r3
 8009658:	f3bf 8f6f 	isb	sy
 800965c:	f3bf 8f4f 	dsb	sy
 8009660:	613b      	str	r3, [r7, #16]
}
 8009662:	bf00      	nop
 8009664:	bf00      	nop
 8009666:	e7fd      	b.n	8009664 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d10b      	bne.n	8009686 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800966e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009672:	f383 8811 	msr	BASEPRI, r3
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	f3bf 8f4f 	dsb	sy
 800967e:	60fb      	str	r3, [r7, #12]
}
 8009680:	bf00      	nop
 8009682:	bf00      	nop
 8009684:	e7fd      	b.n	8009682 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009686:	f000 fea7 	bl	800a3d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800968a:	4b1d      	ldr	r3, [pc, #116]	@ (8009700 <xTaskCheckForTimeOut+0xc0>)
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	685b      	ldr	r3, [r3, #4]
 8009694:	69ba      	ldr	r2, [r7, #24]
 8009696:	1ad3      	subs	r3, r2, r3
 8009698:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800969a:	683b      	ldr	r3, [r7, #0]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096a2:	d102      	bne.n	80096aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80096a4:	2300      	movs	r3, #0
 80096a6:	61fb      	str	r3, [r7, #28]
 80096a8:	e023      	b.n	80096f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	4b15      	ldr	r3, [pc, #84]	@ (8009704 <xTaskCheckForTimeOut+0xc4>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	429a      	cmp	r2, r3
 80096b4:	d007      	beq.n	80096c6 <xTaskCheckForTimeOut+0x86>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	69ba      	ldr	r2, [r7, #24]
 80096bc:	429a      	cmp	r2, r3
 80096be:	d302      	bcc.n	80096c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80096c0:	2301      	movs	r3, #1
 80096c2:	61fb      	str	r3, [r7, #28]
 80096c4:	e015      	b.n	80096f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	697a      	ldr	r2, [r7, #20]
 80096cc:	429a      	cmp	r2, r3
 80096ce:	d20b      	bcs.n	80096e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	681a      	ldr	r2, [r3, #0]
 80096d4:	697b      	ldr	r3, [r7, #20]
 80096d6:	1ad2      	subs	r2, r2, r3
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f7ff ff99 	bl	8009614 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80096e2:	2300      	movs	r3, #0
 80096e4:	61fb      	str	r3, [r7, #28]
 80096e6:	e004      	b.n	80096f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	2200      	movs	r2, #0
 80096ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80096ee:	2301      	movs	r3, #1
 80096f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80096f2:	f000 fea1 	bl	800a438 <vPortExitCritical>

	return xReturn;
 80096f6:	69fb      	ldr	r3, [r7, #28]
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3720      	adds	r7, #32
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}
 8009700:	200018e4 	.word	0x200018e4
 8009704:	200018f8 	.word	0x200018f8

08009708 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009708:	b480      	push	{r7}
 800970a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800970c:	4b03      	ldr	r3, [pc, #12]	@ (800971c <vTaskMissedYield+0x14>)
 800970e:	2201      	movs	r2, #1
 8009710:	601a      	str	r2, [r3, #0]
}
 8009712:	bf00      	nop
 8009714:	46bd      	mov	sp, r7
 8009716:	bc80      	pop	{r7}
 8009718:	4770      	bx	lr
 800971a:	bf00      	nop
 800971c:	200018f4 	.word	0x200018f4

08009720 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009720:	b580      	push	{r7, lr}
 8009722:	b082      	sub	sp, #8
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009728:	f000 f852 	bl	80097d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800972c:	4b06      	ldr	r3, [pc, #24]	@ (8009748 <prvIdleTask+0x28>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d9f9      	bls.n	8009728 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009734:	4b05      	ldr	r3, [pc, #20]	@ (800974c <prvIdleTask+0x2c>)
 8009736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800973a:	601a      	str	r2, [r3, #0]
 800973c:	f3bf 8f4f 	dsb	sy
 8009740:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009744:	e7f0      	b.n	8009728 <prvIdleTask+0x8>
 8009746:	bf00      	nop
 8009748:	200017e4 	.word	0x200017e4
 800974c:	e000ed04 	.word	0xe000ed04

08009750 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009756:	2300      	movs	r3, #0
 8009758:	607b      	str	r3, [r7, #4]
 800975a:	e00c      	b.n	8009776 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800975c:	687a      	ldr	r2, [r7, #4]
 800975e:	4613      	mov	r3, r2
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	4413      	add	r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4a12      	ldr	r2, [pc, #72]	@ (80097b0 <prvInitialiseTaskLists+0x60>)
 8009768:	4413      	add	r3, r2
 800976a:	4618      	mov	r0, r3
 800976c:	f7fe fc2c 	bl	8007fc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	3301      	adds	r3, #1
 8009774:	607b      	str	r3, [r7, #4]
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2b06      	cmp	r3, #6
 800977a:	d9ef      	bls.n	800975c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800977c:	480d      	ldr	r0, [pc, #52]	@ (80097b4 <prvInitialiseTaskLists+0x64>)
 800977e:	f7fe fc23 	bl	8007fc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009782:	480d      	ldr	r0, [pc, #52]	@ (80097b8 <prvInitialiseTaskLists+0x68>)
 8009784:	f7fe fc20 	bl	8007fc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009788:	480c      	ldr	r0, [pc, #48]	@ (80097bc <prvInitialiseTaskLists+0x6c>)
 800978a:	f7fe fc1d 	bl	8007fc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800978e:	480c      	ldr	r0, [pc, #48]	@ (80097c0 <prvInitialiseTaskLists+0x70>)
 8009790:	f7fe fc1a 	bl	8007fc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009794:	480b      	ldr	r0, [pc, #44]	@ (80097c4 <prvInitialiseTaskLists+0x74>)
 8009796:	f7fe fc17 	bl	8007fc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800979a:	4b0b      	ldr	r3, [pc, #44]	@ (80097c8 <prvInitialiseTaskLists+0x78>)
 800979c:	4a05      	ldr	r2, [pc, #20]	@ (80097b4 <prvInitialiseTaskLists+0x64>)
 800979e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80097a0:	4b0a      	ldr	r3, [pc, #40]	@ (80097cc <prvInitialiseTaskLists+0x7c>)
 80097a2:	4a05      	ldr	r2, [pc, #20]	@ (80097b8 <prvInitialiseTaskLists+0x68>)
 80097a4:	601a      	str	r2, [r3, #0]
}
 80097a6:	bf00      	nop
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	200017e4 	.word	0x200017e4
 80097b4:	20001870 	.word	0x20001870
 80097b8:	20001884 	.word	0x20001884
 80097bc:	200018a0 	.word	0x200018a0
 80097c0:	200018b4 	.word	0x200018b4
 80097c4:	200018cc 	.word	0x200018cc
 80097c8:	20001898 	.word	0x20001898
 80097cc:	2000189c 	.word	0x2000189c

080097d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b082      	sub	sp, #8
 80097d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80097d6:	e019      	b.n	800980c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80097d8:	f000 fdfe 	bl	800a3d8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80097dc:	4b10      	ldr	r3, [pc, #64]	@ (8009820 <prvCheckTasksWaitingTermination+0x50>)
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	3304      	adds	r3, #4
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe fc73 	bl	80080d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80097ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009824 <prvCheckTasksWaitingTermination+0x54>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	3b01      	subs	r3, #1
 80097f4:	4a0b      	ldr	r2, [pc, #44]	@ (8009824 <prvCheckTasksWaitingTermination+0x54>)
 80097f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80097f8:	4b0b      	ldr	r3, [pc, #44]	@ (8009828 <prvCheckTasksWaitingTermination+0x58>)
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	4a0a      	ldr	r2, [pc, #40]	@ (8009828 <prvCheckTasksWaitingTermination+0x58>)
 8009800:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009802:	f000 fe19 	bl	800a438 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f810 	bl	800982c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800980c:	4b06      	ldr	r3, [pc, #24]	@ (8009828 <prvCheckTasksWaitingTermination+0x58>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1e1      	bne.n	80097d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009814:	bf00      	nop
 8009816:	bf00      	nop
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
 800981e:	bf00      	nop
 8009820:	200018b4 	.word	0x200018b4
 8009824:	200018e0 	.word	0x200018e0
 8009828:	200018c8 	.word	0x200018c8

0800982c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800982c:	b580      	push	{r7, lr}
 800982e:	b084      	sub	sp, #16
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800983a:	2b00      	cmp	r3, #0
 800983c:	d108      	bne.n	8009850 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009842:	4618      	mov	r0, r3
 8009844:	f000 ff94 	bl	800a770 <vPortFree>
				vPortFree( pxTCB );
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 ff91 	bl	800a770 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800984e:	e019      	b.n	8009884 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009856:	2b01      	cmp	r3, #1
 8009858:	d103      	bne.n	8009862 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 ff88 	bl	800a770 <vPortFree>
	}
 8009860:	e010      	b.n	8009884 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009868:	2b02      	cmp	r3, #2
 800986a:	d00b      	beq.n	8009884 <prvDeleteTCB+0x58>
	__asm volatile
 800986c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	60fb      	str	r3, [r7, #12]
}
 800987e:	bf00      	nop
 8009880:	bf00      	nop
 8009882:	e7fd      	b.n	8009880 <prvDeleteTCB+0x54>
	}
 8009884:	bf00      	nop
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}

0800988c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800988c:	b480      	push	{r7}
 800988e:	b083      	sub	sp, #12
 8009890:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009892:	4b0e      	ldr	r3, [pc, #56]	@ (80098cc <prvResetNextTaskUnblockTime+0x40>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d101      	bne.n	80098a0 <prvResetNextTaskUnblockTime+0x14>
 800989c:	2301      	movs	r3, #1
 800989e:	e000      	b.n	80098a2 <prvResetNextTaskUnblockTime+0x16>
 80098a0:	2300      	movs	r3, #0
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d004      	beq.n	80098b0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80098a6:	4b0a      	ldr	r3, [pc, #40]	@ (80098d0 <prvResetNextTaskUnblockTime+0x44>)
 80098a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80098ac:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80098ae:	e008      	b.n	80098c2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80098b0:	4b06      	ldr	r3, [pc, #24]	@ (80098cc <prvResetNextTaskUnblockTime+0x40>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	68db      	ldr	r3, [r3, #12]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	685b      	ldr	r3, [r3, #4]
 80098be:	4a04      	ldr	r2, [pc, #16]	@ (80098d0 <prvResetNextTaskUnblockTime+0x44>)
 80098c0:	6013      	str	r3, [r2, #0]
}
 80098c2:	bf00      	nop
 80098c4:	370c      	adds	r7, #12
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bc80      	pop	{r7}
 80098ca:	4770      	bx	lr
 80098cc:	20001898 	.word	0x20001898
 80098d0:	20001900 	.word	0x20001900

080098d4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80098d4:	b480      	push	{r7}
 80098d6:	b083      	sub	sp, #12
 80098d8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80098da:	4b0b      	ldr	r3, [pc, #44]	@ (8009908 <xTaskGetSchedulerState+0x34>)
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d102      	bne.n	80098e8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80098e2:	2301      	movs	r3, #1
 80098e4:	607b      	str	r3, [r7, #4]
 80098e6:	e008      	b.n	80098fa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098e8:	4b08      	ldr	r3, [pc, #32]	@ (800990c <xTaskGetSchedulerState+0x38>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d102      	bne.n	80098f6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80098f0:	2302      	movs	r3, #2
 80098f2:	607b      	str	r3, [r7, #4]
 80098f4:	e001      	b.n	80098fa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80098f6:	2300      	movs	r3, #0
 80098f8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80098fa:	687b      	ldr	r3, [r7, #4]
	}
 80098fc:	4618      	mov	r0, r3
 80098fe:	370c      	adds	r7, #12
 8009900:	46bd      	mov	sp, r7
 8009902:	bc80      	pop	{r7}
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	200018ec 	.word	0x200018ec
 800990c:	20001908 	.word	0x20001908

08009910 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009910:	b580      	push	{r7, lr}
 8009912:	b086      	sub	sp, #24
 8009914:	af00      	add	r7, sp, #0
 8009916:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800991c:	2300      	movs	r3, #0
 800991e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d070      	beq.n	8009a08 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009926:	4b3b      	ldr	r3, [pc, #236]	@ (8009a14 <xTaskPriorityDisinherit+0x104>)
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	429a      	cmp	r2, r3
 800992e:	d00b      	beq.n	8009948 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009934:	f383 8811 	msr	BASEPRI, r3
 8009938:	f3bf 8f6f 	isb	sy
 800993c:	f3bf 8f4f 	dsb	sy
 8009940:	60fb      	str	r3, [r7, #12]
}
 8009942:	bf00      	nop
 8009944:	bf00      	nop
 8009946:	e7fd      	b.n	8009944 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800994c:	2b00      	cmp	r3, #0
 800994e:	d10b      	bne.n	8009968 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	60bb      	str	r3, [r7, #8]
}
 8009962:	bf00      	nop
 8009964:	bf00      	nop
 8009966:	e7fd      	b.n	8009964 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800996c:	1e5a      	subs	r2, r3, #1
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009972:	693b      	ldr	r3, [r7, #16]
 8009974:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800997a:	429a      	cmp	r2, r3
 800997c:	d044      	beq.n	8009a08 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009982:	2b00      	cmp	r3, #0
 8009984:	d140      	bne.n	8009a08 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	3304      	adds	r3, #4
 800998a:	4618      	mov	r0, r3
 800998c:	f7fe fba2 	bl	80080d4 <uxListRemove>
 8009990:	4603      	mov	r3, r0
 8009992:	2b00      	cmp	r3, #0
 8009994:	d115      	bne.n	80099c2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009996:	693b      	ldr	r3, [r7, #16]
 8009998:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800999a:	491f      	ldr	r1, [pc, #124]	@ (8009a18 <xTaskPriorityDisinherit+0x108>)
 800999c:	4613      	mov	r3, r2
 800999e:	009b      	lsls	r3, r3, #2
 80099a0:	4413      	add	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	440b      	add	r3, r1
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d10a      	bne.n	80099c2 <xTaskPriorityDisinherit+0xb2>
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099b0:	2201      	movs	r2, #1
 80099b2:	fa02 f303 	lsl.w	r3, r2, r3
 80099b6:	43da      	mvns	r2, r3
 80099b8:	4b18      	ldr	r3, [pc, #96]	@ (8009a1c <xTaskPriorityDisinherit+0x10c>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4013      	ands	r3, r2
 80099be:	4a17      	ldr	r2, [pc, #92]	@ (8009a1c <xTaskPriorityDisinherit+0x10c>)
 80099c0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80099c2:	693b      	ldr	r3, [r7, #16]
 80099c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099ce:	f1c3 0207 	rsb	r2, r3, #7
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099da:	2201      	movs	r2, #1
 80099dc:	409a      	lsls	r2, r3
 80099de:	4b0f      	ldr	r3, [pc, #60]	@ (8009a1c <xTaskPriorityDisinherit+0x10c>)
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	4313      	orrs	r3, r2
 80099e4:	4a0d      	ldr	r2, [pc, #52]	@ (8009a1c <xTaskPriorityDisinherit+0x10c>)
 80099e6:	6013      	str	r3, [r2, #0]
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099ec:	4613      	mov	r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	4413      	add	r3, r2
 80099f2:	009b      	lsls	r3, r3, #2
 80099f4:	4a08      	ldr	r2, [pc, #32]	@ (8009a18 <xTaskPriorityDisinherit+0x108>)
 80099f6:	441a      	add	r2, r3
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	3304      	adds	r3, #4
 80099fc:	4619      	mov	r1, r3
 80099fe:	4610      	mov	r0, r2
 8009a00:	f7fe fb0d 	bl	800801e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009a04:	2301      	movs	r3, #1
 8009a06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a08:	697b      	ldr	r3, [r7, #20]
	}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3718      	adds	r7, #24
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}
 8009a12:	bf00      	nop
 8009a14:	200017e0 	.word	0x200017e0
 8009a18:	200017e4 	.word	0x200017e4
 8009a1c:	200018e8 	.word	0x200018e8

08009a20 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b084      	sub	sp, #16
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a2a:	4b29      	ldr	r3, [pc, #164]	@ (8009ad0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a30:	4b28      	ldr	r3, [pc, #160]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	3304      	adds	r3, #4
 8009a36:	4618      	mov	r0, r3
 8009a38:	f7fe fb4c 	bl	80080d4 <uxListRemove>
 8009a3c:	4603      	mov	r3, r0
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d10b      	bne.n	8009a5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8009a42:	4b24      	ldr	r3, [pc, #144]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a48:	2201      	movs	r2, #1
 8009a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a4e:	43da      	mvns	r2, r3
 8009a50:	4b21      	ldr	r3, [pc, #132]	@ (8009ad8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4013      	ands	r3, r2
 8009a56:	4a20      	ldr	r2, [pc, #128]	@ (8009ad8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009a58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a60:	d10a      	bne.n	8009a78 <prvAddCurrentTaskToDelayedList+0x58>
 8009a62:	683b      	ldr	r3, [r7, #0]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d007      	beq.n	8009a78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a68:	4b1a      	ldr	r3, [pc, #104]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	3304      	adds	r3, #4
 8009a6e:	4619      	mov	r1, r3
 8009a70:	481a      	ldr	r0, [pc, #104]	@ (8009adc <prvAddCurrentTaskToDelayedList+0xbc>)
 8009a72:	f7fe fad4 	bl	800801e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a76:	e026      	b.n	8009ac6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a78:	68fa      	ldr	r2, [r7, #12]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a80:	4b14      	ldr	r3, [pc, #80]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a88:	68ba      	ldr	r2, [r7, #8]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	429a      	cmp	r2, r3
 8009a8e:	d209      	bcs.n	8009aa4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a90:	4b13      	ldr	r3, [pc, #76]	@ (8009ae0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	4b0f      	ldr	r3, [pc, #60]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	3304      	adds	r3, #4
 8009a9a:	4619      	mov	r1, r3
 8009a9c:	4610      	mov	r0, r2
 8009a9e:	f7fe fae1 	bl	8008064 <vListInsert>
}
 8009aa2:	e010      	b.n	8009ac6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8009ae4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009aa6:	681a      	ldr	r2, [r3, #0]
 8009aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	3304      	adds	r3, #4
 8009aae:	4619      	mov	r1, r3
 8009ab0:	4610      	mov	r0, r2
 8009ab2:	f7fe fad7 	bl	8008064 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8009ae8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68ba      	ldr	r2, [r7, #8]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d202      	bcs.n	8009ac6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009ac0:	4a09      	ldr	r2, [pc, #36]	@ (8009ae8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	6013      	str	r3, [r2, #0]
}
 8009ac6:	bf00      	nop
 8009ac8:	3710      	adds	r7, #16
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	200018e4 	.word	0x200018e4
 8009ad4:	200017e0 	.word	0x200017e0
 8009ad8:	200018e8 	.word	0x200018e8
 8009adc:	200018cc 	.word	0x200018cc
 8009ae0:	2000189c 	.word	0x2000189c
 8009ae4:	20001898 	.word	0x20001898
 8009ae8:	20001900 	.word	0x20001900

08009aec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009aec:	b580      	push	{r7, lr}
 8009aee:	b08a      	sub	sp, #40	@ 0x28
 8009af0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009af6:	f000 fb51 	bl	800a19c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009afa:	4b1d      	ldr	r3, [pc, #116]	@ (8009b70 <xTimerCreateTimerTask+0x84>)
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d021      	beq.n	8009b46 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009b02:	2300      	movs	r3, #0
 8009b04:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009b06:	2300      	movs	r3, #0
 8009b08:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009b0a:	1d3a      	adds	r2, r7, #4
 8009b0c:	f107 0108 	add.w	r1, r7, #8
 8009b10:	f107 030c 	add.w	r3, r7, #12
 8009b14:	4618      	mov	r0, r3
 8009b16:	f7f7 f973 	bl	8000e00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009b1a:	6879      	ldr	r1, [r7, #4]
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	68fa      	ldr	r2, [r7, #12]
 8009b20:	9202      	str	r2, [sp, #8]
 8009b22:	9301      	str	r3, [sp, #4]
 8009b24:	2306      	movs	r3, #6
 8009b26:	9300      	str	r3, [sp, #0]
 8009b28:	2300      	movs	r3, #0
 8009b2a:	460a      	mov	r2, r1
 8009b2c:	4911      	ldr	r1, [pc, #68]	@ (8009b74 <xTimerCreateTimerTask+0x88>)
 8009b2e:	4812      	ldr	r0, [pc, #72]	@ (8009b78 <xTimerCreateTimerTask+0x8c>)
 8009b30:	f7ff f8ba 	bl	8008ca8 <xTaskCreateStatic>
 8009b34:	4603      	mov	r3, r0
 8009b36:	4a11      	ldr	r2, [pc, #68]	@ (8009b7c <xTimerCreateTimerTask+0x90>)
 8009b38:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009b3a:	4b10      	ldr	r3, [pc, #64]	@ (8009b7c <xTimerCreateTimerTask+0x90>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009b42:	2301      	movs	r3, #1
 8009b44:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d10b      	bne.n	8009b64 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b50:	f383 8811 	msr	BASEPRI, r3
 8009b54:	f3bf 8f6f 	isb	sy
 8009b58:	f3bf 8f4f 	dsb	sy
 8009b5c:	613b      	str	r3, [r7, #16]
}
 8009b5e:	bf00      	nop
 8009b60:	bf00      	nop
 8009b62:	e7fd      	b.n	8009b60 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009b64:	697b      	ldr	r3, [r7, #20]
}
 8009b66:	4618      	mov	r0, r3
 8009b68:	3718      	adds	r7, #24
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd80      	pop	{r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	2000193c 	.word	0x2000193c
 8009b74:	0800e748 	.word	0x0800e748
 8009b78:	08009dc9 	.word	0x08009dc9
 8009b7c:	20001940 	.word	0x20001940

08009b80 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b088      	sub	sp, #32
 8009b84:	af02      	add	r7, sp, #8
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
 8009b8c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8009b8e:	202c      	movs	r0, #44	@ 0x2c
 8009b90:	f000 fd26 	bl	800a5e0 <pvPortMalloc>
 8009b94:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009b96:	697b      	ldr	r3, [r7, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00d      	beq.n	8009bb8 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	9301      	str	r3, [sp, #4]
 8009ba0:	6a3b      	ldr	r3, [r7, #32]
 8009ba2:	9300      	str	r3, [sp, #0]
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	687a      	ldr	r2, [r7, #4]
 8009ba8:	68b9      	ldr	r1, [r7, #8]
 8009baa:	68f8      	ldr	r0, [r7, #12]
 8009bac:	f000 f848 	bl	8009c40 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8009bb0:	697b      	ldr	r3, [r7, #20]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 8009bb8:	697b      	ldr	r3, [r7, #20]
	}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3718      	adds	r7, #24
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b08a      	sub	sp, #40	@ 0x28
 8009bc6:	af02      	add	r7, sp, #8
 8009bc8:	60f8      	str	r0, [r7, #12]
 8009bca:	60b9      	str	r1, [r7, #8]
 8009bcc:	607a      	str	r2, [r7, #4]
 8009bce:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8009bd0:	232c      	movs	r3, #44	@ 0x2c
 8009bd2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	2b2c      	cmp	r3, #44	@ 0x2c
 8009bd8:	d00b      	beq.n	8009bf2 <xTimerCreateStatic+0x30>
	__asm volatile
 8009bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bde:	f383 8811 	msr	BASEPRI, r3
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	f3bf 8f4f 	dsb	sy
 8009bea:	61bb      	str	r3, [r7, #24]
}
 8009bec:	bf00      	nop
 8009bee:	bf00      	nop
 8009bf0:	e7fd      	b.n	8009bee <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8009bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d10b      	bne.n	8009c10 <xTimerCreateStatic+0x4e>
	__asm volatile
 8009bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bfc:	f383 8811 	msr	BASEPRI, r3
 8009c00:	f3bf 8f6f 	isb	sy
 8009c04:	f3bf 8f4f 	dsb	sy
 8009c08:	617b      	str	r3, [r7, #20]
}
 8009c0a:	bf00      	nop
 8009c0c:	bf00      	nop
 8009c0e:	e7fd      	b.n	8009c0c <xTimerCreateStatic+0x4a>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c12:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8009c14:	69fb      	ldr	r3, [r7, #28]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d00d      	beq.n	8009c36 <xTimerCreateStatic+0x74>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009c1a:	69fb      	ldr	r3, [r7, #28]
 8009c1c:	9301      	str	r3, [sp, #4]
 8009c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	683b      	ldr	r3, [r7, #0]
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	68b9      	ldr	r1, [r7, #8]
 8009c28:	68f8      	ldr	r0, [r7, #12]
 8009c2a:	f000 f809 	bl	8009c40 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 8009c2e:	69fb      	ldr	r3, [r7, #28]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 8009c36:	69fb      	ldr	r3, [r7, #28]
	}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3720      	adds	r7, #32
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b086      	sub	sp, #24
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	607a      	str	r2, [r7, #4]
 8009c4c:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009c4e:	68bb      	ldr	r3, [r7, #8]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d10b      	bne.n	8009c6c <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	617b      	str	r3, [r7, #20]
}
 8009c66:	bf00      	nop
 8009c68:	bf00      	nop
 8009c6a:	e7fd      	b.n	8009c68 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d015      	beq.n	8009c9e <prvInitialiseNewTimer+0x5e>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009c72:	f000 fa93 	bl	800a19c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c78:	68fa      	ldr	r2, [r7, #12]
 8009c7a:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7e:	68ba      	ldr	r2, [r7, #8]
 8009c80:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8009c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c84:	687a      	ldr	r2, [r7, #4]
 8009c86:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 8009c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8a:	683a      	ldr	r2, [r7, #0]
 8009c8c:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c90:	6a3a      	ldr	r2, [r7, #32]
 8009c92:	625a      	str	r2, [r3, #36]	@ 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c96:	3304      	adds	r3, #4
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f7fe f9b4 	bl	8008006 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009c9e:	bf00      	nop
 8009ca0:	3718      	adds	r7, #24
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
	...

08009ca8 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b08a      	sub	sp, #40	@ 0x28
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	60f8      	str	r0, [r7, #12]
 8009cb0:	60b9      	str	r1, [r7, #8]
 8009cb2:	607a      	str	r2, [r7, #4]
 8009cb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d10b      	bne.n	8009cd8 <xTimerGenericCommand+0x30>
	__asm volatile
 8009cc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc4:	f383 8811 	msr	BASEPRI, r3
 8009cc8:	f3bf 8f6f 	isb	sy
 8009ccc:	f3bf 8f4f 	dsb	sy
 8009cd0:	623b      	str	r3, [r7, #32]
}
 8009cd2:	bf00      	nop
 8009cd4:	bf00      	nop
 8009cd6:	e7fd      	b.n	8009cd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009cd8:	4b19      	ldr	r3, [pc, #100]	@ (8009d40 <xTimerGenericCommand+0x98>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d02a      	beq.n	8009d36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	2b05      	cmp	r3, #5
 8009cf0:	dc18      	bgt.n	8009d24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009cf2:	f7ff fdef 	bl	80098d4 <xTaskGetSchedulerState>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	2b02      	cmp	r3, #2
 8009cfa:	d109      	bne.n	8009d10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009cfc:	4b10      	ldr	r3, [pc, #64]	@ (8009d40 <xTimerGenericCommand+0x98>)
 8009cfe:	6818      	ldr	r0, [r3, #0]
 8009d00:	f107 0114 	add.w	r1, r7, #20
 8009d04:	2300      	movs	r3, #0
 8009d06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d08:	f7fe fb52 	bl	80083b0 <xQueueGenericSend>
 8009d0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d0e:	e012      	b.n	8009d36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009d10:	4b0b      	ldr	r3, [pc, #44]	@ (8009d40 <xTimerGenericCommand+0x98>)
 8009d12:	6818      	ldr	r0, [r3, #0]
 8009d14:	f107 0114 	add.w	r1, r7, #20
 8009d18:	2300      	movs	r3, #0
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f7fe fb48 	bl	80083b0 <xQueueGenericSend>
 8009d20:	6278      	str	r0, [r7, #36]	@ 0x24
 8009d22:	e008      	b.n	8009d36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009d24:	4b06      	ldr	r3, [pc, #24]	@ (8009d40 <xTimerGenericCommand+0x98>)
 8009d26:	6818      	ldr	r0, [r3, #0]
 8009d28:	f107 0114 	add.w	r1, r7, #20
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	683a      	ldr	r2, [r7, #0]
 8009d30:	f7fe fc40 	bl	80085b4 <xQueueGenericSendFromISR>
 8009d34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009d38:	4618      	mov	r0, r3
 8009d3a:	3728      	adds	r7, #40	@ 0x28
 8009d3c:	46bd      	mov	sp, r7
 8009d3e:	bd80      	pop	{r7, pc}
 8009d40:	2000193c 	.word	0x2000193c

08009d44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b088      	sub	sp, #32
 8009d48:	af02      	add	r7, sp, #8
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8009dc4 <prvProcessExpiredTimer+0x80>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	68db      	ldr	r3, [r3, #12]
 8009d56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d58:	697b      	ldr	r3, [r7, #20]
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fe f9b9 	bl	80080d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009d62:	697b      	ldr	r3, [r7, #20]
 8009d64:	69db      	ldr	r3, [r3, #28]
 8009d66:	2b01      	cmp	r3, #1
 8009d68:	d123      	bne.n	8009db2 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	699a      	ldr	r2, [r3, #24]
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	18d1      	adds	r1, r2, r3
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	6978      	ldr	r0, [r7, #20]
 8009d78:	f000 f8cc 	bl	8009f14 <prvInsertTimerInActiveList>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d017      	beq.n	8009db2 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d82:	2300      	movs	r3, #0
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	2300      	movs	r3, #0
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	2100      	movs	r1, #0
 8009d8c:	6978      	ldr	r0, [r7, #20]
 8009d8e:	f7ff ff8b 	bl	8009ca8 <xTimerGenericCommand>
 8009d92:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009d94:	693b      	ldr	r3, [r7, #16]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10b      	bne.n	8009db2 <prvProcessExpiredTimer+0x6e>
	__asm volatile
 8009d9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	60fb      	str	r3, [r7, #12]
}
 8009dac:	bf00      	nop
 8009dae:	bf00      	nop
 8009db0:	e7fd      	b.n	8009dae <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db6:	6978      	ldr	r0, [r7, #20]
 8009db8:	4798      	blx	r3
}
 8009dba:	bf00      	nop
 8009dbc:	3718      	adds	r7, #24
 8009dbe:	46bd      	mov	sp, r7
 8009dc0:	bd80      	pop	{r7, pc}
 8009dc2:	bf00      	nop
 8009dc4:	20001934 	.word	0x20001934

08009dc8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b084      	sub	sp, #16
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dd0:	f107 0308 	add.w	r3, r7, #8
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 f859 	bl	8009e8c <prvGetNextExpireTime>
 8009dda:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	4619      	mov	r1, r3
 8009de0:	68f8      	ldr	r0, [r7, #12]
 8009de2:	f000 f805 	bl	8009df0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009de6:	f000 f8d7 	bl	8009f98 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009dea:	bf00      	nop
 8009dec:	e7f0      	b.n	8009dd0 <prvTimerTask+0x8>
	...

08009df0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b084      	sub	sp, #16
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009dfa:	f7ff f981 	bl	8009100 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009dfe:	f107 0308 	add.w	r3, r7, #8
 8009e02:	4618      	mov	r0, r3
 8009e04:	f000 f866 	bl	8009ed4 <prvSampleTimeNow>
 8009e08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d130      	bne.n	8009e72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10a      	bne.n	8009e2c <prvProcessTimerOrBlockTask+0x3c>
 8009e16:	687a      	ldr	r2, [r7, #4]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d806      	bhi.n	8009e2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009e1e:	f7ff f97d 	bl	800911c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009e22:	68f9      	ldr	r1, [r7, #12]
 8009e24:	6878      	ldr	r0, [r7, #4]
 8009e26:	f7ff ff8d 	bl	8009d44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009e2a:	e024      	b.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d008      	beq.n	8009e44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009e32:	4b13      	ldr	r3, [pc, #76]	@ (8009e80 <prvProcessTimerOrBlockTask+0x90>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	bf0c      	ite	eq
 8009e3c:	2301      	moveq	r3, #1
 8009e3e:	2300      	movne	r3, #0
 8009e40:	b2db      	uxtb	r3, r3
 8009e42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009e44:	4b0f      	ldr	r3, [pc, #60]	@ (8009e84 <prvProcessTimerOrBlockTask+0x94>)
 8009e46:	6818      	ldr	r0, [r3, #0]
 8009e48:	687a      	ldr	r2, [r7, #4]
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	1ad3      	subs	r3, r2, r3
 8009e4e:	683a      	ldr	r2, [r7, #0]
 8009e50:	4619      	mov	r1, r3
 8009e52:	f7fe fef5 	bl	8008c40 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009e56:	f7ff f961 	bl	800911c <xTaskResumeAll>
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d10a      	bne.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009e60:	4b09      	ldr	r3, [pc, #36]	@ (8009e88 <prvProcessTimerOrBlockTask+0x98>)
 8009e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e66:	601a      	str	r2, [r3, #0]
 8009e68:	f3bf 8f4f 	dsb	sy
 8009e6c:	f3bf 8f6f 	isb	sy
}
 8009e70:	e001      	b.n	8009e76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009e72:	f7ff f953 	bl	800911c <xTaskResumeAll>
}
 8009e76:	bf00      	nop
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}
 8009e7e:	bf00      	nop
 8009e80:	20001938 	.word	0x20001938
 8009e84:	2000193c 	.word	0x2000193c
 8009e88:	e000ed04 	.word	0xe000ed04

08009e8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b085      	sub	sp, #20
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009e94:	4b0e      	ldr	r3, [pc, #56]	@ (8009ed0 <prvGetNextExpireTime+0x44>)
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	bf0c      	ite	eq
 8009e9e:	2301      	moveq	r3, #1
 8009ea0:	2300      	movne	r3, #0
 8009ea2:	b2db      	uxtb	r3, r3
 8009ea4:	461a      	mov	r2, r3
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d105      	bne.n	8009ebe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009eb2:	4b07      	ldr	r3, [pc, #28]	@ (8009ed0 <prvGetNextExpireTime+0x44>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	60fb      	str	r3, [r7, #12]
 8009ebc:	e001      	b.n	8009ec2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3714      	adds	r7, #20
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bc80      	pop	{r7}
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	20001934 	.word	0x20001934

08009ed4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b084      	sub	sp, #16
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009edc:	f7ff f9bc 	bl	8009258 <xTaskGetTickCount>
 8009ee0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8009f10 <prvSampleTimeNow+0x3c>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	68fa      	ldr	r2, [r7, #12]
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d205      	bcs.n	8009ef8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009eec:	f000 f8f4 	bl	800a0d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	601a      	str	r2, [r3, #0]
 8009ef6:	e002      	b.n	8009efe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	2200      	movs	r2, #0
 8009efc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009efe:	4a04      	ldr	r2, [pc, #16]	@ (8009f10 <prvSampleTimeNow+0x3c>)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009f04:	68fb      	ldr	r3, [r7, #12]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	20001944 	.word	0x20001944

08009f14 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b086      	sub	sp, #24
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	607a      	str	r2, [r7, #4]
 8009f20:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009f22:	2300      	movs	r3, #0
 8009f24:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	68ba      	ldr	r2, [r7, #8]
 8009f2a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	68fa      	ldr	r2, [r7, #12]
 8009f30:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009f32:	68ba      	ldr	r2, [r7, #8]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	429a      	cmp	r2, r3
 8009f38:	d812      	bhi.n	8009f60 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	1ad2      	subs	r2, r2, r3
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	699b      	ldr	r3, [r3, #24]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d302      	bcc.n	8009f4e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	617b      	str	r3, [r7, #20]
 8009f4c:	e01b      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009f4e:	4b10      	ldr	r3, [pc, #64]	@ (8009f90 <prvInsertTimerInActiveList+0x7c>)
 8009f50:	681a      	ldr	r2, [r3, #0]
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	3304      	adds	r3, #4
 8009f56:	4619      	mov	r1, r3
 8009f58:	4610      	mov	r0, r2
 8009f5a:	f7fe f883 	bl	8008064 <vListInsert>
 8009f5e:	e012      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d206      	bcs.n	8009f76 <prvInsertTimerInActiveList+0x62>
 8009f68:	68ba      	ldr	r2, [r7, #8]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d302      	bcc.n	8009f76 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009f70:	2301      	movs	r3, #1
 8009f72:	617b      	str	r3, [r7, #20]
 8009f74:	e007      	b.n	8009f86 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009f76:	4b07      	ldr	r3, [pc, #28]	@ (8009f94 <prvInsertTimerInActiveList+0x80>)
 8009f78:	681a      	ldr	r2, [r3, #0]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	4619      	mov	r1, r3
 8009f80:	4610      	mov	r0, r2
 8009f82:	f7fe f86f 	bl	8008064 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009f86:	697b      	ldr	r3, [r7, #20]
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3718      	adds	r7, #24
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}
 8009f90:	20001938 	.word	0x20001938
 8009f94:	20001934 	.word	0x20001934

08009f98 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b08c      	sub	sp, #48	@ 0x30
 8009f9c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009f9e:	e087      	b.n	800a0b0 <prvProcessReceivedCommands+0x118>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009fa0:	68bb      	ldr	r3, [r7, #8]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	f2c0 8084 	blt.w	800a0b0 <prvProcessReceivedCommands+0x118>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fae:	695b      	ldr	r3, [r3, #20]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d004      	beq.n	8009fbe <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb6:	3304      	adds	r3, #4
 8009fb8:	4618      	mov	r0, r3
 8009fba:	f7fe f88b 	bl	80080d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fbe:	1d3b      	adds	r3, r7, #4
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7ff ff87 	bl	8009ed4 <prvSampleTimeNow>
 8009fc6:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009fc8:	68bb      	ldr	r3, [r7, #8]
 8009fca:	2b09      	cmp	r3, #9
 8009fcc:	d86b      	bhi.n	800a0a6 <prvProcessReceivedCommands+0x10e>
 8009fce:	a201      	add	r2, pc, #4	@ (adr r2, 8009fd4 <prvProcessReceivedCommands+0x3c>)
 8009fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fd4:	08009ffd 	.word	0x08009ffd
 8009fd8:	08009ffd 	.word	0x08009ffd
 8009fdc:	08009ffd 	.word	0x08009ffd
 8009fe0:	0800a0a7 	.word	0x0800a0a7
 8009fe4:	0800a05b 	.word	0x0800a05b
 8009fe8:	0800a095 	.word	0x0800a095
 8009fec:	08009ffd 	.word	0x08009ffd
 8009ff0:	08009ffd 	.word	0x08009ffd
 8009ff4:	0800a0a7 	.word	0x0800a0a7
 8009ff8:	0800a05b 	.word	0x0800a05b
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ffc:	68fa      	ldr	r2, [r7, #12]
 8009ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a000:	699b      	ldr	r3, [r3, #24]
 800a002:	18d1      	adds	r1, r2, r3
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6a3a      	ldr	r2, [r7, #32]
 800a008:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a00a:	f7ff ff83 	bl	8009f14 <prvInsertTimerInActiveList>
 800a00e:	4603      	mov	r3, r0
 800a010:	2b00      	cmp	r3, #0
 800a012:	d04a      	beq.n	800a0aa <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a018:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a01a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a01e:	69db      	ldr	r3, [r3, #28]
 800a020:	2b01      	cmp	r3, #1
 800a022:	d142      	bne.n	800a0aa <prvProcessReceivedCommands+0x112>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a028:	699b      	ldr	r3, [r3, #24]
 800a02a:	441a      	add	r2, r3
 800a02c:	2300      	movs	r3, #0
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	2300      	movs	r3, #0
 800a032:	2100      	movs	r1, #0
 800a034:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a036:	f7ff fe37 	bl	8009ca8 <xTimerGenericCommand>
 800a03a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d133      	bne.n	800a0aa <prvProcessReceivedCommands+0x112>
	__asm volatile
 800a042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a046:	f383 8811 	msr	BASEPRI, r3
 800a04a:	f3bf 8f6f 	isb	sy
 800a04e:	f3bf 8f4f 	dsb	sy
 800a052:	61bb      	str	r3, [r7, #24]
}
 800a054:	bf00      	nop
 800a056:	bf00      	nop
 800a058:	e7fd      	b.n	800a056 <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a05e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a062:	699b      	ldr	r3, [r3, #24]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d10b      	bne.n	800a080 <prvProcessReceivedCommands+0xe8>
	__asm volatile
 800a068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06c:	f383 8811 	msr	BASEPRI, r3
 800a070:	f3bf 8f6f 	isb	sy
 800a074:	f3bf 8f4f 	dsb	sy
 800a078:	617b      	str	r3, [r7, #20]
}
 800a07a:	bf00      	nop
 800a07c:	bf00      	nop
 800a07e:	e7fd      	b.n	800a07c <prvProcessReceivedCommands+0xe4>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a082:	699a      	ldr	r2, [r3, #24]
 800a084:	6a3b      	ldr	r3, [r7, #32]
 800a086:	18d1      	adds	r1, r2, r3
 800a088:	6a3b      	ldr	r3, [r7, #32]
 800a08a:	6a3a      	ldr	r2, [r7, #32]
 800a08c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a08e:	f7ff ff41 	bl	8009f14 <prvInsertTimerInActiveList>
					break;
 800a092:	e00d      	b.n	800a0b0 <prvProcessReceivedCommands+0x118>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a096:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d107      	bne.n	800a0ae <prvProcessReceivedCommands+0x116>
						{
							vPortFree( pxTimer );
 800a09e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a0a0:	f000 fb66 	bl	800a770 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a0a4:	e003      	b.n	800a0ae <prvProcessReceivedCommands+0x116>

				default	:
					/* Don't expect to get here. */
					break;
 800a0a6:	bf00      	nop
 800a0a8:	e002      	b.n	800a0b0 <prvProcessReceivedCommands+0x118>
					break;
 800a0aa:	bf00      	nop
 800a0ac:	e000      	b.n	800a0b0 <prvProcessReceivedCommands+0x118>
					break;
 800a0ae:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0b0:	4b08      	ldr	r3, [pc, #32]	@ (800a0d4 <prvProcessReceivedCommands+0x13c>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f107 0108 	add.w	r1, r7, #8
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7fe fba6 	bl	800880c <xQueueReceive>
 800a0c0:	4603      	mov	r3, r0
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	f47f af6c 	bne.w	8009fa0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a0c8:	bf00      	nop
 800a0ca:	bf00      	nop
 800a0cc:	3728      	adds	r7, #40	@ 0x28
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
 800a0d2:	bf00      	nop
 800a0d4:	2000193c 	.word	0x2000193c

0800a0d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b088      	sub	sp, #32
 800a0dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a0de:	e046      	b.n	800a16e <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0e0:	4b2c      	ldr	r3, [pc, #176]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	68db      	ldr	r3, [r3, #12]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a0ea:	4b2a      	ldr	r3, [pc, #168]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	68db      	ldr	r3, [r3, #12]
 800a0f0:	68db      	ldr	r3, [r3, #12]
 800a0f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3304      	adds	r3, #4
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7fd ffeb 	bl	80080d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a102:	68f8      	ldr	r0, [r7, #12]
 800a104:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d12f      	bne.n	800a16e <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	699b      	ldr	r3, [r3, #24]
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	4413      	add	r3, r2
 800a116:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a118:	68ba      	ldr	r2, [r7, #8]
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	429a      	cmp	r2, r3
 800a11e:	d90e      	bls.n	800a13e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	68fa      	ldr	r2, [r7, #12]
 800a12a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a12c:	4b19      	ldr	r3, [pc, #100]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a12e:	681a      	ldr	r2, [r3, #0]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	3304      	adds	r3, #4
 800a134:	4619      	mov	r1, r3
 800a136:	4610      	mov	r0, r2
 800a138:	f7fd ff94 	bl	8008064 <vListInsert>
 800a13c:	e017      	b.n	800a16e <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a13e:	2300      	movs	r3, #0
 800a140:	9300      	str	r3, [sp, #0]
 800a142:	2300      	movs	r3, #0
 800a144:	693a      	ldr	r2, [r7, #16]
 800a146:	2100      	movs	r1, #0
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f7ff fdad 	bl	8009ca8 <xTimerGenericCommand>
 800a14e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2b00      	cmp	r3, #0
 800a154:	d10b      	bne.n	800a16e <prvSwitchTimerLists+0x96>
	__asm volatile
 800a156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15a:	f383 8811 	msr	BASEPRI, r3
 800a15e:	f3bf 8f6f 	isb	sy
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	603b      	str	r3, [r7, #0]
}
 800a168:	bf00      	nop
 800a16a:	bf00      	nop
 800a16c:	e7fd      	b.n	800a16a <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a16e:	4b09      	ldr	r3, [pc, #36]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1b3      	bne.n	800a0e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a178:	4b06      	ldr	r3, [pc, #24]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a17e:	4b06      	ldr	r3, [pc, #24]	@ (800a198 <prvSwitchTimerLists+0xc0>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a04      	ldr	r2, [pc, #16]	@ (800a194 <prvSwitchTimerLists+0xbc>)
 800a184:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a186:	4a04      	ldr	r2, [pc, #16]	@ (800a198 <prvSwitchTimerLists+0xc0>)
 800a188:	697b      	ldr	r3, [r7, #20]
 800a18a:	6013      	str	r3, [r2, #0]
}
 800a18c:	bf00      	nop
 800a18e:	3718      	adds	r7, #24
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	20001934 	.word	0x20001934
 800a198:	20001938 	.word	0x20001938

0800a19c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a1a2:	f000 f919 	bl	800a3d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a1a6:	4b15      	ldr	r3, [pc, #84]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d120      	bne.n	800a1f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a1ae:	4814      	ldr	r0, [pc, #80]	@ (800a200 <prvCheckForValidListAndQueue+0x64>)
 800a1b0:	f7fd ff0a 	bl	8007fc8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a1b4:	4813      	ldr	r0, [pc, #76]	@ (800a204 <prvCheckForValidListAndQueue+0x68>)
 800a1b6:	f7fd ff07 	bl	8007fc8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a1ba:	4b13      	ldr	r3, [pc, #76]	@ (800a208 <prvCheckForValidListAndQueue+0x6c>)
 800a1bc:	4a10      	ldr	r2, [pc, #64]	@ (800a200 <prvCheckForValidListAndQueue+0x64>)
 800a1be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a1c0:	4b12      	ldr	r3, [pc, #72]	@ (800a20c <prvCheckForValidListAndQueue+0x70>)
 800a1c2:	4a10      	ldr	r2, [pc, #64]	@ (800a204 <prvCheckForValidListAndQueue+0x68>)
 800a1c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	9300      	str	r3, [sp, #0]
 800a1ca:	4b11      	ldr	r3, [pc, #68]	@ (800a210 <prvCheckForValidListAndQueue+0x74>)
 800a1cc:	4a11      	ldr	r2, [pc, #68]	@ (800a214 <prvCheckForValidListAndQueue+0x78>)
 800a1ce:	210c      	movs	r1, #12
 800a1d0:	200a      	movs	r0, #10
 800a1d2:	f7fe f813 	bl	80081fc <xQueueGenericCreateStatic>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	4a08      	ldr	r2, [pc, #32]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a1dc:	4b07      	ldr	r3, [pc, #28]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d005      	beq.n	800a1f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a1e4:	4b05      	ldr	r3, [pc, #20]	@ (800a1fc <prvCheckForValidListAndQueue+0x60>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	490b      	ldr	r1, [pc, #44]	@ (800a218 <prvCheckForValidListAndQueue+0x7c>)
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe fd00 	bl	8008bf0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a1f0:	f000 f922 	bl	800a438 <vPortExitCritical>
}
 800a1f4:	bf00      	nop
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	2000193c 	.word	0x2000193c
 800a200:	2000190c 	.word	0x2000190c
 800a204:	20001920 	.word	0x20001920
 800a208:	20001934 	.word	0x20001934
 800a20c:	20001938 	.word	0x20001938
 800a210:	200019c0 	.word	0x200019c0
 800a214:	20001948 	.word	0x20001948
 800a218:	0800e750 	.word	0x0800e750

0800a21c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a21c:	b480      	push	{r7}
 800a21e:	b085      	sub	sp, #20
 800a220:	af00      	add	r7, sp, #0
 800a222:	60f8      	str	r0, [r7, #12]
 800a224:	60b9      	str	r1, [r7, #8]
 800a226:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	3b04      	subs	r3, #4
 800a22c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a234:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	3b04      	subs	r3, #4
 800a23a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	f023 0201 	bic.w	r2, r3, #1
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	3b04      	subs	r3, #4
 800a24a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a24c:	4a08      	ldr	r2, [pc, #32]	@ (800a270 <pxPortInitialiseStack+0x54>)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	3b14      	subs	r3, #20
 800a256:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	3b20      	subs	r3, #32
 800a262:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a264:	68fb      	ldr	r3, [r7, #12]
}
 800a266:	4618      	mov	r0, r3
 800a268:	3714      	adds	r7, #20
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bc80      	pop	{r7}
 800a26e:	4770      	bx	lr
 800a270:	0800a275 	.word	0x0800a275

0800a274 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a274:	b480      	push	{r7}
 800a276:	b085      	sub	sp, #20
 800a278:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a27a:	2300      	movs	r3, #0
 800a27c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a27e:	4b12      	ldr	r3, [pc, #72]	@ (800a2c8 <prvTaskExitError+0x54>)
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a286:	d00b      	beq.n	800a2a0 <prvTaskExitError+0x2c>
	__asm volatile
 800a288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a28c:	f383 8811 	msr	BASEPRI, r3
 800a290:	f3bf 8f6f 	isb	sy
 800a294:	f3bf 8f4f 	dsb	sy
 800a298:	60fb      	str	r3, [r7, #12]
}
 800a29a:	bf00      	nop
 800a29c:	bf00      	nop
 800a29e:	e7fd      	b.n	800a29c <prvTaskExitError+0x28>
	__asm volatile
 800a2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a4:	f383 8811 	msr	BASEPRI, r3
 800a2a8:	f3bf 8f6f 	isb	sy
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	60bb      	str	r3, [r7, #8]
}
 800a2b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a2b4:	bf00      	nop
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d0fc      	beq.n	800a2b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a2bc:	bf00      	nop
 800a2be:	bf00      	nop
 800a2c0:	3714      	adds	r7, #20
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bc80      	pop	{r7}
 800a2c6:	4770      	bx	lr
 800a2c8:	2000002c 	.word	0x2000002c
 800a2cc:	00000000 	.word	0x00000000

0800a2d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a2d0:	4b07      	ldr	r3, [pc, #28]	@ (800a2f0 <pxCurrentTCBConst2>)
 800a2d2:	6819      	ldr	r1, [r3, #0]
 800a2d4:	6808      	ldr	r0, [r1, #0]
 800a2d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a2da:	f380 8809 	msr	PSP, r0
 800a2de:	f3bf 8f6f 	isb	sy
 800a2e2:	f04f 0000 	mov.w	r0, #0
 800a2e6:	f380 8811 	msr	BASEPRI, r0
 800a2ea:	f04e 0e0d 	orr.w	lr, lr, #13
 800a2ee:	4770      	bx	lr

0800a2f0 <pxCurrentTCBConst2>:
 800a2f0:	200017e0 	.word	0x200017e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a2f4:	bf00      	nop
 800a2f6:	bf00      	nop

0800a2f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a2f8:	4806      	ldr	r0, [pc, #24]	@ (800a314 <prvPortStartFirstTask+0x1c>)
 800a2fa:	6800      	ldr	r0, [r0, #0]
 800a2fc:	6800      	ldr	r0, [r0, #0]
 800a2fe:	f380 8808 	msr	MSP, r0
 800a302:	b662      	cpsie	i
 800a304:	b661      	cpsie	f
 800a306:	f3bf 8f4f 	dsb	sy
 800a30a:	f3bf 8f6f 	isb	sy
 800a30e:	df00      	svc	0
 800a310:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a312:	bf00      	nop
 800a314:	e000ed08 	.word	0xe000ed08

0800a318 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b084      	sub	sp, #16
 800a31c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a31e:	4b29      	ldr	r3, [pc, #164]	@ (800a3c4 <xPortStartScheduler+0xac>)
 800a320:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	781b      	ldrb	r3, [r3, #0]
 800a326:	b2db      	uxtb	r3, r3
 800a328:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	22ff      	movs	r2, #255	@ 0xff
 800a32e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	b2db      	uxtb	r3, r3
 800a336:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a338:	79fb      	ldrb	r3, [r7, #7]
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a340:	b2da      	uxtb	r2, r3
 800a342:	4b21      	ldr	r3, [pc, #132]	@ (800a3c8 <xPortStartScheduler+0xb0>)
 800a344:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a346:	4b21      	ldr	r3, [pc, #132]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a348:	2207      	movs	r2, #7
 800a34a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a34c:	e009      	b.n	800a362 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a34e:	4b1f      	ldr	r3, [pc, #124]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3b01      	subs	r3, #1
 800a354:	4a1d      	ldr	r2, [pc, #116]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a356:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a358:	79fb      	ldrb	r3, [r7, #7]
 800a35a:	b2db      	uxtb	r3, r3
 800a35c:	005b      	lsls	r3, r3, #1
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a362:	79fb      	ldrb	r3, [r7, #7]
 800a364:	b2db      	uxtb	r3, r3
 800a366:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a36a:	2b80      	cmp	r3, #128	@ 0x80
 800a36c:	d0ef      	beq.n	800a34e <xPortStartScheduler+0x36>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a36e:	4b17      	ldr	r3, [pc, #92]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	021b      	lsls	r3, r3, #8
 800a374:	4a15      	ldr	r2, [pc, #84]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a376:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a378:	4b14      	ldr	r3, [pc, #80]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a380:	4a12      	ldr	r2, [pc, #72]	@ (800a3cc <xPortStartScheduler+0xb4>)
 800a382:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a384:	68bb      	ldr	r3, [r7, #8]
 800a386:	b2da      	uxtb	r2, r3
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a38c:	4b10      	ldr	r3, [pc, #64]	@ (800a3d0 <xPortStartScheduler+0xb8>)
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	4a0f      	ldr	r2, [pc, #60]	@ (800a3d0 <xPortStartScheduler+0xb8>)
 800a392:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a396:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a398:	4b0d      	ldr	r3, [pc, #52]	@ (800a3d0 <xPortStartScheduler+0xb8>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a0c      	ldr	r2, [pc, #48]	@ (800a3d0 <xPortStartScheduler+0xb8>)
 800a39e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a3a2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a3a4:	f000 f8ba 	bl	800a51c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a3a8:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d4 <xPortStartScheduler+0xbc>)
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a3ae:	f7ff ffa3 	bl	800a2f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a3b2:	f7ff f81d 	bl	80093f0 <vTaskSwitchContext>
	prvTaskExitError();
 800a3b6:	f7ff ff5d 	bl	800a274 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a3ba:	2300      	movs	r3, #0
}
 800a3bc:	4618      	mov	r0, r3
 800a3be:	3710      	adds	r7, #16
 800a3c0:	46bd      	mov	sp, r7
 800a3c2:	bd80      	pop	{r7, pc}
 800a3c4:	e000e400 	.word	0xe000e400
 800a3c8:	20001a08 	.word	0x20001a08
 800a3cc:	20001a0c 	.word	0x20001a0c
 800a3d0:	e000ed20 	.word	0xe000ed20
 800a3d4:	2000002c 	.word	0x2000002c

0800a3d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a3d8:	b480      	push	{r7}
 800a3da:	b083      	sub	sp, #12
 800a3dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a3de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e2:	f383 8811 	msr	BASEPRI, r3
 800a3e6:	f3bf 8f6f 	isb	sy
 800a3ea:	f3bf 8f4f 	dsb	sy
 800a3ee:	607b      	str	r3, [r7, #4]
}
 800a3f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a3f2:	4b0f      	ldr	r3, [pc, #60]	@ (800a430 <vPortEnterCritical+0x58>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	4a0d      	ldr	r2, [pc, #52]	@ (800a430 <vPortEnterCritical+0x58>)
 800a3fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a3fc:	4b0c      	ldr	r3, [pc, #48]	@ (800a430 <vPortEnterCritical+0x58>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2b01      	cmp	r3, #1
 800a402:	d110      	bne.n	800a426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a404:	4b0b      	ldr	r3, [pc, #44]	@ (800a434 <vPortEnterCritical+0x5c>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	b2db      	uxtb	r3, r3
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00b      	beq.n	800a426 <vPortEnterCritical+0x4e>
	__asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	603b      	str	r3, [r7, #0]
}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	e7fd      	b.n	800a422 <vPortEnterCritical+0x4a>
	}
}
 800a426:	bf00      	nop
 800a428:	370c      	adds	r7, #12
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bc80      	pop	{r7}
 800a42e:	4770      	bx	lr
 800a430:	2000002c 	.word	0x2000002c
 800a434:	e000ed04 	.word	0xe000ed04

0800a438 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a438:	b480      	push	{r7}
 800a43a:	b083      	sub	sp, #12
 800a43c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a43e:	4b12      	ldr	r3, [pc, #72]	@ (800a488 <vPortExitCritical+0x50>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	2b00      	cmp	r3, #0
 800a444:	d10b      	bne.n	800a45e <vPortExitCritical+0x26>
	__asm volatile
 800a446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a44a:	f383 8811 	msr	BASEPRI, r3
 800a44e:	f3bf 8f6f 	isb	sy
 800a452:	f3bf 8f4f 	dsb	sy
 800a456:	607b      	str	r3, [r7, #4]
}
 800a458:	bf00      	nop
 800a45a:	bf00      	nop
 800a45c:	e7fd      	b.n	800a45a <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a45e:	4b0a      	ldr	r3, [pc, #40]	@ (800a488 <vPortExitCritical+0x50>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	3b01      	subs	r3, #1
 800a464:	4a08      	ldr	r2, [pc, #32]	@ (800a488 <vPortExitCritical+0x50>)
 800a466:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a468:	4b07      	ldr	r3, [pc, #28]	@ (800a488 <vPortExitCritical+0x50>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d105      	bne.n	800a47c <vPortExitCritical+0x44>
 800a470:	2300      	movs	r3, #0
 800a472:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	f383 8811 	msr	BASEPRI, r3
}
 800a47a:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a47c:	bf00      	nop
 800a47e:	370c      	adds	r7, #12
 800a480:	46bd      	mov	sp, r7
 800a482:	bc80      	pop	{r7}
 800a484:	4770      	bx	lr
 800a486:	bf00      	nop
 800a488:	2000002c 	.word	0x2000002c
 800a48c:	00000000 	.word	0x00000000

0800a490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a490:	f3ef 8009 	mrs	r0, PSP
 800a494:	f3bf 8f6f 	isb	sy
 800a498:	4b0d      	ldr	r3, [pc, #52]	@ (800a4d0 <pxCurrentTCBConst>)
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a4a0:	6010      	str	r0, [r2, #0]
 800a4a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a4a6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a4aa:	f380 8811 	msr	BASEPRI, r0
 800a4ae:	f7fe ff9f 	bl	80093f0 <vTaskSwitchContext>
 800a4b2:	f04f 0000 	mov.w	r0, #0
 800a4b6:	f380 8811 	msr	BASEPRI, r0
 800a4ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a4be:	6819      	ldr	r1, [r3, #0]
 800a4c0:	6808      	ldr	r0, [r1, #0]
 800a4c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a4c6:	f380 8809 	msr	PSP, r0
 800a4ca:	f3bf 8f6f 	isb	sy
 800a4ce:	4770      	bx	lr

0800a4d0 <pxCurrentTCBConst>:
 800a4d0:	200017e0 	.word	0x200017e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop

0800a4d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e2:	f383 8811 	msr	BASEPRI, r3
 800a4e6:	f3bf 8f6f 	isb	sy
 800a4ea:	f3bf 8f4f 	dsb	sy
 800a4ee:	607b      	str	r3, [r7, #4]
}
 800a4f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a4f2:	f7fe febf 	bl	8009274 <xTaskIncrementTick>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d003      	beq.n	800a504 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a4fc:	4b06      	ldr	r3, [pc, #24]	@ (800a518 <SysTick_Handler+0x40>)
 800a4fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	2300      	movs	r3, #0
 800a506:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	f383 8811 	msr	BASEPRI, r3
}
 800a50e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a510:	bf00      	nop
 800a512:	3708      	adds	r7, #8
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a51c:	b480      	push	{r7}
 800a51e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a520:	4b0a      	ldr	r3, [pc, #40]	@ (800a54c <vPortSetupTimerInterrupt+0x30>)
 800a522:	2200      	movs	r2, #0
 800a524:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a526:	4b0a      	ldr	r3, [pc, #40]	@ (800a550 <vPortSetupTimerInterrupt+0x34>)
 800a528:	2200      	movs	r2, #0
 800a52a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a52c:	4b09      	ldr	r3, [pc, #36]	@ (800a554 <vPortSetupTimerInterrupt+0x38>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a09      	ldr	r2, [pc, #36]	@ (800a558 <vPortSetupTimerInterrupt+0x3c>)
 800a532:	fba2 2303 	umull	r2, r3, r2, r3
 800a536:	099b      	lsrs	r3, r3, #6
 800a538:	4a08      	ldr	r2, [pc, #32]	@ (800a55c <vPortSetupTimerInterrupt+0x40>)
 800a53a:	3b01      	subs	r3, #1
 800a53c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a53e:	4b03      	ldr	r3, [pc, #12]	@ (800a54c <vPortSetupTimerInterrupt+0x30>)
 800a540:	2207      	movs	r2, #7
 800a542:	601a      	str	r2, [r3, #0]
}
 800a544:	bf00      	nop
 800a546:	46bd      	mov	sp, r7
 800a548:	bc80      	pop	{r7}
 800a54a:	4770      	bx	lr
 800a54c:	e000e010 	.word	0xe000e010
 800a550:	e000e018 	.word	0xe000e018
 800a554:	20000020 	.word	0x20000020
 800a558:	10624dd3 	.word	0x10624dd3
 800a55c:	e000e014 	.word	0xe000e014

0800a560 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a566:	f3ef 8305 	mrs	r3, IPSR
 800a56a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2b0f      	cmp	r3, #15
 800a570:	d915      	bls.n	800a59e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a572:	4a17      	ldr	r2, [pc, #92]	@ (800a5d0 <vPortValidateInterruptPriority+0x70>)
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	4413      	add	r3, r2
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a57c:	4b15      	ldr	r3, [pc, #84]	@ (800a5d4 <vPortValidateInterruptPriority+0x74>)
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	7afa      	ldrb	r2, [r7, #11]
 800a582:	429a      	cmp	r2, r3
 800a584:	d20b      	bcs.n	800a59e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a58a:	f383 8811 	msr	BASEPRI, r3
 800a58e:	f3bf 8f6f 	isb	sy
 800a592:	f3bf 8f4f 	dsb	sy
 800a596:	607b      	str	r3, [r7, #4]
}
 800a598:	bf00      	nop
 800a59a:	bf00      	nop
 800a59c:	e7fd      	b.n	800a59a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a59e:	4b0e      	ldr	r3, [pc, #56]	@ (800a5d8 <vPortValidateInterruptPriority+0x78>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a5dc <vPortValidateInterruptPriority+0x7c>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d90b      	bls.n	800a5c6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a5ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5b2:	f383 8811 	msr	BASEPRI, r3
 800a5b6:	f3bf 8f6f 	isb	sy
 800a5ba:	f3bf 8f4f 	dsb	sy
 800a5be:	603b      	str	r3, [r7, #0]
}
 800a5c0:	bf00      	nop
 800a5c2:	bf00      	nop
 800a5c4:	e7fd      	b.n	800a5c2 <vPortValidateInterruptPriority+0x62>
	}
 800a5c6:	bf00      	nop
 800a5c8:	3714      	adds	r7, #20
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bc80      	pop	{r7}
 800a5ce:	4770      	bx	lr
 800a5d0:	e000e3f0 	.word	0xe000e3f0
 800a5d4:	20001a08 	.word	0x20001a08
 800a5d8:	e000ed0c 	.word	0xe000ed0c
 800a5dc:	20001a0c 	.word	0x20001a0c

0800a5e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b08a      	sub	sp, #40	@ 0x28
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a5ec:	f7fe fd88 	bl	8009100 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a5f0:	4b5a      	ldr	r3, [pc, #360]	@ (800a75c <pvPortMalloc+0x17c>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d101      	bne.n	800a5fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a5f8:	f000 f916 	bl	800a828 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a5fc:	4b58      	ldr	r3, [pc, #352]	@ (800a760 <pvPortMalloc+0x180>)
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	4013      	ands	r3, r2
 800a604:	2b00      	cmp	r3, #0
 800a606:	f040 8090 	bne.w	800a72a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d01e      	beq.n	800a64e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a610:	2208      	movs	r2, #8
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4413      	add	r3, r2
 800a616:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f003 0307 	and.w	r3, r3, #7
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d015      	beq.n	800a64e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f023 0307 	bic.w	r3, r3, #7
 800a628:	3308      	adds	r3, #8
 800a62a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	f003 0307 	and.w	r3, r3, #7
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00b      	beq.n	800a64e <pvPortMalloc+0x6e>
	__asm volatile
 800a636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a63a:	f383 8811 	msr	BASEPRI, r3
 800a63e:	f3bf 8f6f 	isb	sy
 800a642:	f3bf 8f4f 	dsb	sy
 800a646:	617b      	str	r3, [r7, #20]
}
 800a648:	bf00      	nop
 800a64a:	bf00      	nop
 800a64c:	e7fd      	b.n	800a64a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d06a      	beq.n	800a72a <pvPortMalloc+0x14a>
 800a654:	4b43      	ldr	r3, [pc, #268]	@ (800a764 <pvPortMalloc+0x184>)
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	687a      	ldr	r2, [r7, #4]
 800a65a:	429a      	cmp	r2, r3
 800a65c:	d865      	bhi.n	800a72a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a65e:	4b42      	ldr	r3, [pc, #264]	@ (800a768 <pvPortMalloc+0x188>)
 800a660:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a662:	4b41      	ldr	r3, [pc, #260]	@ (800a768 <pvPortMalloc+0x188>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a668:	e004      	b.n	800a674 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a66c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	687a      	ldr	r2, [r7, #4]
 800a67a:	429a      	cmp	r2, r3
 800a67c:	d903      	bls.n	800a686 <pvPortMalloc+0xa6>
 800a67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1f1      	bne.n	800a66a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a686:	4b35      	ldr	r3, [pc, #212]	@ (800a75c <pvPortMalloc+0x17c>)
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d04c      	beq.n	800a72a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	2208      	movs	r2, #8
 800a696:	4413      	add	r3, r2
 800a698:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	681a      	ldr	r2, [r3, #0]
 800a69e:	6a3b      	ldr	r3, [r7, #32]
 800a6a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6a4:	685a      	ldr	r2, [r3, #4]
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	1ad2      	subs	r2, r2, r3
 800a6aa:	2308      	movs	r3, #8
 800a6ac:	005b      	lsls	r3, r3, #1
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d920      	bls.n	800a6f4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a6b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	4413      	add	r3, r2
 800a6b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6ba:	69bb      	ldr	r3, [r7, #24]
 800a6bc:	f003 0307 	and.w	r3, r3, #7
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00b      	beq.n	800a6dc <pvPortMalloc+0xfc>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	613b      	str	r3, [r7, #16]
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	e7fd      	b.n	800a6d8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a6dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6de:	685a      	ldr	r2, [r3, #4]
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	1ad2      	subs	r2, r2, r3
 800a6e4:	69bb      	ldr	r3, [r7, #24]
 800a6e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a6ee:	69b8      	ldr	r0, [r7, #24]
 800a6f0:	f000 f8fc 	bl	800a8ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a6f4:	4b1b      	ldr	r3, [pc, #108]	@ (800a764 <pvPortMalloc+0x184>)
 800a6f6:	681a      	ldr	r2, [r3, #0]
 800a6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	1ad3      	subs	r3, r2, r3
 800a6fe:	4a19      	ldr	r2, [pc, #100]	@ (800a764 <pvPortMalloc+0x184>)
 800a700:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a702:	4b18      	ldr	r3, [pc, #96]	@ (800a764 <pvPortMalloc+0x184>)
 800a704:	681a      	ldr	r2, [r3, #0]
 800a706:	4b19      	ldr	r3, [pc, #100]	@ (800a76c <pvPortMalloc+0x18c>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	429a      	cmp	r2, r3
 800a70c:	d203      	bcs.n	800a716 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a70e:	4b15      	ldr	r3, [pc, #84]	@ (800a764 <pvPortMalloc+0x184>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4a16      	ldr	r2, [pc, #88]	@ (800a76c <pvPortMalloc+0x18c>)
 800a714:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a718:	685a      	ldr	r2, [r3, #4]
 800a71a:	4b11      	ldr	r3, [pc, #68]	@ (800a760 <pvPortMalloc+0x180>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	431a      	orrs	r2, r3
 800a720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a722:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a726:	2200      	movs	r2, #0
 800a728:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a72a:	f7fe fcf7 	bl	800911c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a72e:	69fb      	ldr	r3, [r7, #28]
 800a730:	f003 0307 	and.w	r3, r3, #7
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <pvPortMalloc+0x170>
	__asm volatile
 800a738:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73c:	f383 8811 	msr	BASEPRI, r3
 800a740:	f3bf 8f6f 	isb	sy
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	60fb      	str	r3, [r7, #12]
}
 800a74a:	bf00      	nop
 800a74c:	bf00      	nop
 800a74e:	e7fd      	b.n	800a74c <pvPortMalloc+0x16c>
	return pvReturn;
 800a750:	69fb      	ldr	r3, [r7, #28]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3728      	adds	r7, #40	@ 0x28
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	20002618 	.word	0x20002618
 800a760:	20002624 	.word	0x20002624
 800a764:	2000261c 	.word	0x2000261c
 800a768:	20002610 	.word	0x20002610
 800a76c:	20002620 	.word	0x20002620

0800a770 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b086      	sub	sp, #24
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d04a      	beq.n	800a818 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a782:	2308      	movs	r3, #8
 800a784:	425b      	negs	r3, r3
 800a786:	697a      	ldr	r2, [r7, #20]
 800a788:	4413      	add	r3, r2
 800a78a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	685a      	ldr	r2, [r3, #4]
 800a794:	4b22      	ldr	r3, [pc, #136]	@ (800a820 <vPortFree+0xb0>)
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	4013      	ands	r3, r2
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d10b      	bne.n	800a7b6 <vPortFree+0x46>
	__asm volatile
 800a79e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a2:	f383 8811 	msr	BASEPRI, r3
 800a7a6:	f3bf 8f6f 	isb	sy
 800a7aa:	f3bf 8f4f 	dsb	sy
 800a7ae:	60fb      	str	r3, [r7, #12]
}
 800a7b0:	bf00      	nop
 800a7b2:	bf00      	nop
 800a7b4:	e7fd      	b.n	800a7b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a7b6:	693b      	ldr	r3, [r7, #16]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d00b      	beq.n	800a7d6 <vPortFree+0x66>
	__asm volatile
 800a7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c2:	f383 8811 	msr	BASEPRI, r3
 800a7c6:	f3bf 8f6f 	isb	sy
 800a7ca:	f3bf 8f4f 	dsb	sy
 800a7ce:	60bb      	str	r3, [r7, #8]
}
 800a7d0:	bf00      	nop
 800a7d2:	bf00      	nop
 800a7d4:	e7fd      	b.n	800a7d2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a7d6:	693b      	ldr	r3, [r7, #16]
 800a7d8:	685a      	ldr	r2, [r3, #4]
 800a7da:	4b11      	ldr	r3, [pc, #68]	@ (800a820 <vPortFree+0xb0>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	4013      	ands	r3, r2
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d019      	beq.n	800a818 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a7e4:	693b      	ldr	r3, [r7, #16]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d115      	bne.n	800a818 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	685a      	ldr	r2, [r3, #4]
 800a7f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a820 <vPortFree+0xb0>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	43db      	mvns	r3, r3
 800a7f6:	401a      	ands	r2, r3
 800a7f8:	693b      	ldr	r3, [r7, #16]
 800a7fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a7fc:	f7fe fc80 	bl	8009100 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a800:	693b      	ldr	r3, [r7, #16]
 800a802:	685a      	ldr	r2, [r3, #4]
 800a804:	4b07      	ldr	r3, [pc, #28]	@ (800a824 <vPortFree+0xb4>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	4413      	add	r3, r2
 800a80a:	4a06      	ldr	r2, [pc, #24]	@ (800a824 <vPortFree+0xb4>)
 800a80c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a80e:	6938      	ldr	r0, [r7, #16]
 800a810:	f000 f86c 	bl	800a8ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a814:	f7fe fc82 	bl	800911c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a818:	bf00      	nop
 800a81a:	3718      	adds	r7, #24
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	20002624 	.word	0x20002624
 800a824:	2000261c 	.word	0x2000261c

0800a828 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a828:	b480      	push	{r7}
 800a82a:	b085      	sub	sp, #20
 800a82c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a82e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800a832:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a834:	4b27      	ldr	r3, [pc, #156]	@ (800a8d4 <prvHeapInit+0xac>)
 800a836:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	f003 0307 	and.w	r3, r3, #7
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d00c      	beq.n	800a85c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	3307      	adds	r3, #7
 800a846:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	f023 0307 	bic.w	r3, r3, #7
 800a84e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a850:	68ba      	ldr	r2, [r7, #8]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	4a1f      	ldr	r2, [pc, #124]	@ (800a8d4 <prvHeapInit+0xac>)
 800a858:	4413      	add	r3, r2
 800a85a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a860:	4a1d      	ldr	r2, [pc, #116]	@ (800a8d8 <prvHeapInit+0xb0>)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a866:	4b1c      	ldr	r3, [pc, #112]	@ (800a8d8 <prvHeapInit+0xb0>)
 800a868:	2200      	movs	r2, #0
 800a86a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	68ba      	ldr	r2, [r7, #8]
 800a870:	4413      	add	r3, r2
 800a872:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a874:	2208      	movs	r2, #8
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	1a9b      	subs	r3, r3, r2
 800a87a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	f023 0307 	bic.w	r3, r3, #7
 800a882:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	4a15      	ldr	r2, [pc, #84]	@ (800a8dc <prvHeapInit+0xb4>)
 800a888:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a88a:	4b14      	ldr	r3, [pc, #80]	@ (800a8dc <prvHeapInit+0xb4>)
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	2200      	movs	r2, #0
 800a890:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a892:	4b12      	ldr	r3, [pc, #72]	@ (800a8dc <prvHeapInit+0xb4>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	2200      	movs	r2, #0
 800a898:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	68fa      	ldr	r2, [r7, #12]
 800a8a2:	1ad2      	subs	r2, r2, r3
 800a8a4:	683b      	ldr	r3, [r7, #0]
 800a8a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a8a8:	4b0c      	ldr	r3, [pc, #48]	@ (800a8dc <prvHeapInit+0xb4>)
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	685b      	ldr	r3, [r3, #4]
 800a8b4:	4a0a      	ldr	r2, [pc, #40]	@ (800a8e0 <prvHeapInit+0xb8>)
 800a8b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	4a09      	ldr	r2, [pc, #36]	@ (800a8e4 <prvHeapInit+0xbc>)
 800a8be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8c0:	4b09      	ldr	r3, [pc, #36]	@ (800a8e8 <prvHeapInit+0xc0>)
 800a8c2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a8c6:	601a      	str	r2, [r3, #0]
}
 800a8c8:	bf00      	nop
 800a8ca:	3714      	adds	r7, #20
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bc80      	pop	{r7}
 800a8d0:	4770      	bx	lr
 800a8d2:	bf00      	nop
 800a8d4:	20001a10 	.word	0x20001a10
 800a8d8:	20002610 	.word	0x20002610
 800a8dc:	20002618 	.word	0x20002618
 800a8e0:	20002620 	.word	0x20002620
 800a8e4:	2000261c 	.word	0x2000261c
 800a8e8:	20002624 	.word	0x20002624

0800a8ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b085      	sub	sp, #20
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a8f4:	4b27      	ldr	r3, [pc, #156]	@ (800a994 <prvInsertBlockIntoFreeList+0xa8>)
 800a8f6:	60fb      	str	r3, [r7, #12]
 800a8f8:	e002      	b.n	800a900 <prvInsertBlockIntoFreeList+0x14>
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	60fb      	str	r3, [r7, #12]
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	429a      	cmp	r2, r3
 800a908:	d8f7      	bhi.n	800a8fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	68ba      	ldr	r2, [r7, #8]
 800a914:	4413      	add	r3, r2
 800a916:	687a      	ldr	r2, [r7, #4]
 800a918:	429a      	cmp	r2, r3
 800a91a:	d108      	bne.n	800a92e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	685a      	ldr	r2, [r3, #4]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	685b      	ldr	r3, [r3, #4]
 800a924:	441a      	add	r2, r3
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	685b      	ldr	r3, [r3, #4]
 800a936:	68ba      	ldr	r2, [r7, #8]
 800a938:	441a      	add	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d118      	bne.n	800a974 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681a      	ldr	r2, [r3, #0]
 800a946:	4b14      	ldr	r3, [pc, #80]	@ (800a998 <prvInsertBlockIntoFreeList+0xac>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d00d      	beq.n	800a96a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	685a      	ldr	r2, [r3, #4]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	441a      	add	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	681a      	ldr	r2, [r3, #0]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	e008      	b.n	800a97c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a96a:	4b0b      	ldr	r3, [pc, #44]	@ (800a998 <prvInsertBlockIntoFreeList+0xac>)
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	601a      	str	r2, [r3, #0]
 800a972:	e003      	b.n	800a97c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	681a      	ldr	r2, [r3, #0]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a97c:	68fa      	ldr	r2, [r7, #12]
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	429a      	cmp	r2, r3
 800a982:	d002      	beq.n	800a98a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a98a:	bf00      	nop
 800a98c:	3714      	adds	r7, #20
 800a98e:	46bd      	mov	sp, r7
 800a990:	bc80      	pop	{r7}
 800a992:	4770      	bx	lr
 800a994:	20002610 	.word	0x20002610
 800a998:	20002618 	.word	0x20002618

0800a99c <pow>:
 800a99c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a0:	4614      	mov	r4, r2
 800a9a2:	461d      	mov	r5, r3
 800a9a4:	4680      	mov	r8, r0
 800a9a6:	4689      	mov	r9, r1
 800a9a8:	f000 f88a 	bl	800aac0 <__ieee754_pow>
 800a9ac:	4622      	mov	r2, r4
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460f      	mov	r7, r1
 800a9b2:	462b      	mov	r3, r5
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	f7f6 f828 	bl	8000a0c <__aeabi_dcmpun>
 800a9bc:	bbc8      	cbnz	r0, 800aa32 <pow+0x96>
 800a9be:	2200      	movs	r2, #0
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	4640      	mov	r0, r8
 800a9c4:	4649      	mov	r1, r9
 800a9c6:	f7f5 ffef 	bl	80009a8 <__aeabi_dcmpeq>
 800a9ca:	b1b8      	cbz	r0, 800a9fc <pow+0x60>
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	4620      	mov	r0, r4
 800a9d2:	4629      	mov	r1, r5
 800a9d4:	f7f5 ffe8 	bl	80009a8 <__aeabi_dcmpeq>
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	d141      	bne.n	800aa60 <pow+0xc4>
 800a9dc:	4620      	mov	r0, r4
 800a9de:	4629      	mov	r1, r5
 800a9e0:	f000 f844 	bl	800aa6c <finite>
 800a9e4:	b328      	cbz	r0, 800aa32 <pow+0x96>
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	4620      	mov	r0, r4
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	f7f5 ffe5 	bl	80009bc <__aeabi_dcmplt>
 800a9f2:	b1f0      	cbz	r0, 800aa32 <pow+0x96>
 800a9f4:	f001 fd0e 	bl	800c414 <__errno>
 800a9f8:	2322      	movs	r3, #34	@ 0x22
 800a9fa:	e019      	b.n	800aa30 <pow+0x94>
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	4639      	mov	r1, r7
 800aa00:	f000 f834 	bl	800aa6c <finite>
 800aa04:	b9c8      	cbnz	r0, 800aa3a <pow+0x9e>
 800aa06:	4640      	mov	r0, r8
 800aa08:	4649      	mov	r1, r9
 800aa0a:	f000 f82f 	bl	800aa6c <finite>
 800aa0e:	b1a0      	cbz	r0, 800aa3a <pow+0x9e>
 800aa10:	4620      	mov	r0, r4
 800aa12:	4629      	mov	r1, r5
 800aa14:	f000 f82a 	bl	800aa6c <finite>
 800aa18:	b178      	cbz	r0, 800aa3a <pow+0x9e>
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	463b      	mov	r3, r7
 800aa1e:	4630      	mov	r0, r6
 800aa20:	4639      	mov	r1, r7
 800aa22:	f7f5 fff3 	bl	8000a0c <__aeabi_dcmpun>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d0e4      	beq.n	800a9f4 <pow+0x58>
 800aa2a:	f001 fcf3 	bl	800c414 <__errno>
 800aa2e:	2321      	movs	r3, #33	@ 0x21
 800aa30:	6003      	str	r3, [r0, #0]
 800aa32:	4630      	mov	r0, r6
 800aa34:	4639      	mov	r1, r7
 800aa36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	2300      	movs	r3, #0
 800aa3e:	4630      	mov	r0, r6
 800aa40:	4639      	mov	r1, r7
 800aa42:	f7f5 ffb1 	bl	80009a8 <__aeabi_dcmpeq>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d0f3      	beq.n	800aa32 <pow+0x96>
 800aa4a:	4640      	mov	r0, r8
 800aa4c:	4649      	mov	r1, r9
 800aa4e:	f000 f80d 	bl	800aa6c <finite>
 800aa52:	2800      	cmp	r0, #0
 800aa54:	d0ed      	beq.n	800aa32 <pow+0x96>
 800aa56:	4620      	mov	r0, r4
 800aa58:	4629      	mov	r1, r5
 800aa5a:	f000 f807 	bl	800aa6c <finite>
 800aa5e:	e7c8      	b.n	800a9f2 <pow+0x56>
 800aa60:	2600      	movs	r6, #0
 800aa62:	4f01      	ldr	r7, [pc, #4]	@ (800aa68 <pow+0xcc>)
 800aa64:	e7e5      	b.n	800aa32 <pow+0x96>
 800aa66:	bf00      	nop
 800aa68:	3ff00000 	.word	0x3ff00000

0800aa6c <finite>:
 800aa6c:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 800aa70:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800aa74:	0fc0      	lsrs	r0, r0, #31
 800aa76:	4770      	bx	lr

0800aa78 <roundf>:
 800aa78:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800aa7c:	3b7f      	subs	r3, #127	@ 0x7f
 800aa7e:	2b16      	cmp	r3, #22
 800aa80:	4601      	mov	r1, r0
 800aa82:	b510      	push	{r4, lr}
 800aa84:	dc14      	bgt.n	800aab0 <roundf+0x38>
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	da07      	bge.n	800aa9a <roundf+0x22>
 800aa8a:	3301      	adds	r3, #1
 800aa8c:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 800aa90:	d101      	bne.n	800aa96 <roundf+0x1e>
 800aa92:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 800aa96:	4608      	mov	r0, r1
 800aa98:	bd10      	pop	{r4, pc}
 800aa9a:	4a08      	ldr	r2, [pc, #32]	@ (800aabc <roundf+0x44>)
 800aa9c:	411a      	asrs	r2, r3
 800aa9e:	4202      	tst	r2, r0
 800aaa0:	d0f9      	beq.n	800aa96 <roundf+0x1e>
 800aaa2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800aaa6:	4119      	asrs	r1, r3
 800aaa8:	4401      	add	r1, r0
 800aaaa:	ea21 0102 	bic.w	r1, r1, r2
 800aaae:	e7f2      	b.n	800aa96 <roundf+0x1e>
 800aab0:	2b80      	cmp	r3, #128	@ 0x80
 800aab2:	d1f0      	bne.n	800aa96 <roundf+0x1e>
 800aab4:	f7f6 f85e 	bl	8000b74 <__addsf3>
 800aab8:	4601      	mov	r1, r0
 800aaba:	e7ec      	b.n	800aa96 <roundf+0x1e>
 800aabc:	007fffff 	.word	0x007fffff

0800aac0 <__ieee754_pow>:
 800aac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aac4:	b091      	sub	sp, #68	@ 0x44
 800aac6:	e9cd 2300 	strd	r2, r3, [sp]
 800aaca:	468b      	mov	fp, r1
 800aacc:	e9dd 1800 	ldrd	r1, r8, [sp]
 800aad0:	f028 4700 	bic.w	r7, r8, #2147483648	@ 0x80000000
 800aad4:	4682      	mov	sl, r0
 800aad6:	ea57 0001 	orrs.w	r0, r7, r1
 800aada:	d112      	bne.n	800ab02 <__ieee754_pow+0x42>
 800aadc:	4653      	mov	r3, sl
 800aade:	f48b 2200 	eor.w	r2, fp, #524288	@ 0x80000
 800aae2:	18db      	adds	r3, r3, r3
 800aae4:	4152      	adcs	r2, r2
 800aae6:	4298      	cmp	r0, r3
 800aae8:	4b91      	ldr	r3, [pc, #580]	@ (800ad30 <__ieee754_pow+0x270>)
 800aaea:	4193      	sbcs	r3, r2
 800aaec:	f080 84ce 	bcs.w	800b48c <__ieee754_pow+0x9cc>
 800aaf0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aaf4:	4650      	mov	r0, sl
 800aaf6:	4659      	mov	r1, fp
 800aaf8:	f7f5 fb38 	bl	800016c <__adddf3>
 800aafc:	b011      	add	sp, #68	@ 0x44
 800aafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab02:	4b8c      	ldr	r3, [pc, #560]	@ (800ad34 <__ieee754_pow+0x274>)
 800ab04:	f02b 4600 	bic.w	r6, fp, #2147483648	@ 0x80000000
 800ab08:	429e      	cmp	r6, r3
 800ab0a:	465d      	mov	r5, fp
 800ab0c:	46d1      	mov	r9, sl
 800ab0e:	d807      	bhi.n	800ab20 <__ieee754_pow+0x60>
 800ab10:	d102      	bne.n	800ab18 <__ieee754_pow+0x58>
 800ab12:	f1ba 0f00 	cmp.w	sl, #0
 800ab16:	d1eb      	bne.n	800aaf0 <__ieee754_pow+0x30>
 800ab18:	429f      	cmp	r7, r3
 800ab1a:	d801      	bhi.n	800ab20 <__ieee754_pow+0x60>
 800ab1c:	d10f      	bne.n	800ab3e <__ieee754_pow+0x7e>
 800ab1e:	b171      	cbz	r1, 800ab3e <__ieee754_pow+0x7e>
 800ab20:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800ab24:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800ab28:	ea55 0509 	orrs.w	r5, r5, r9
 800ab2c:	d1e0      	bne.n	800aaf0 <__ieee754_pow+0x30>
 800ab2e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab32:	18db      	adds	r3, r3, r3
 800ab34:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800ab38:	4152      	adcs	r2, r2
 800ab3a:	429d      	cmp	r5, r3
 800ab3c:	e7d4      	b.n	800aae8 <__ieee754_pow+0x28>
 800ab3e:	2d00      	cmp	r5, #0
 800ab40:	4633      	mov	r3, r6
 800ab42:	da39      	bge.n	800abb8 <__ieee754_pow+0xf8>
 800ab44:	4a7c      	ldr	r2, [pc, #496]	@ (800ad38 <__ieee754_pow+0x278>)
 800ab46:	4297      	cmp	r7, r2
 800ab48:	d84e      	bhi.n	800abe8 <__ieee754_pow+0x128>
 800ab4a:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800ab4e:	4297      	cmp	r7, r2
 800ab50:	f240 84ab 	bls.w	800b4aa <__ieee754_pow+0x9ea>
 800ab54:	153a      	asrs	r2, r7, #20
 800ab56:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800ab5a:	2a14      	cmp	r2, #20
 800ab5c:	dd0f      	ble.n	800ab7e <__ieee754_pow+0xbe>
 800ab5e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800ab62:	fa21 f402 	lsr.w	r4, r1, r2
 800ab66:	fa04 f202 	lsl.w	r2, r4, r2
 800ab6a:	428a      	cmp	r2, r1
 800ab6c:	f040 849d 	bne.w	800b4aa <__ieee754_pow+0x9ea>
 800ab70:	f004 0401 	and.w	r4, r4, #1
 800ab74:	f1c4 0402 	rsb	r4, r4, #2
 800ab78:	2900      	cmp	r1, #0
 800ab7a:	d15a      	bne.n	800ac32 <__ieee754_pow+0x172>
 800ab7c:	e00e      	b.n	800ab9c <__ieee754_pow+0xdc>
 800ab7e:	2900      	cmp	r1, #0
 800ab80:	d156      	bne.n	800ac30 <__ieee754_pow+0x170>
 800ab82:	f1c2 0214 	rsb	r2, r2, #20
 800ab86:	fa47 f402 	asr.w	r4, r7, r2
 800ab8a:	fa04 f202 	lsl.w	r2, r4, r2
 800ab8e:	42ba      	cmp	r2, r7
 800ab90:	f040 8488 	bne.w	800b4a4 <__ieee754_pow+0x9e4>
 800ab94:	f004 0401 	and.w	r4, r4, #1
 800ab98:	f1c4 0402 	rsb	r4, r4, #2
 800ab9c:	4a67      	ldr	r2, [pc, #412]	@ (800ad3c <__ieee754_pow+0x27c>)
 800ab9e:	4297      	cmp	r7, r2
 800aba0:	d130      	bne.n	800ac04 <__ieee754_pow+0x144>
 800aba2:	f1b8 0f00 	cmp.w	r8, #0
 800aba6:	f280 8479 	bge.w	800b49c <__ieee754_pow+0x9dc>
 800abaa:	4652      	mov	r2, sl
 800abac:	465b      	mov	r3, fp
 800abae:	2000      	movs	r0, #0
 800abb0:	4962      	ldr	r1, [pc, #392]	@ (800ad3c <__ieee754_pow+0x27c>)
 800abb2:	f7f5 fdbb 	bl	800072c <__aeabi_ddiv>
 800abb6:	e7a1      	b.n	800aafc <__ieee754_pow+0x3c>
 800abb8:	2400      	movs	r4, #0
 800abba:	2900      	cmp	r1, #0
 800abbc:	d139      	bne.n	800ac32 <__ieee754_pow+0x172>
 800abbe:	4a5d      	ldr	r2, [pc, #372]	@ (800ad34 <__ieee754_pow+0x274>)
 800abc0:	4297      	cmp	r7, r2
 800abc2:	d1eb      	bne.n	800ab9c <__ieee754_pow+0xdc>
 800abc4:	f106 4340 	add.w	r3, r6, #3221225472	@ 0xc0000000
 800abc8:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 800abcc:	ea53 0309 	orrs.w	r3, r3, r9
 800abd0:	f000 845c 	beq.w	800b48c <__ieee754_pow+0x9cc>
 800abd4:	4b5a      	ldr	r3, [pc, #360]	@ (800ad40 <__ieee754_pow+0x280>)
 800abd6:	429e      	cmp	r6, r3
 800abd8:	d908      	bls.n	800abec <__ieee754_pow+0x12c>
 800abda:	f1b8 0f00 	cmp.w	r8, #0
 800abde:	f2c0 8459 	blt.w	800b494 <__ieee754_pow+0x9d4>
 800abe2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abe6:	e789      	b.n	800aafc <__ieee754_pow+0x3c>
 800abe8:	2402      	movs	r4, #2
 800abea:	e7e6      	b.n	800abba <__ieee754_pow+0xfa>
 800abec:	f1b8 0f00 	cmp.w	r8, #0
 800abf0:	f04f 0000 	mov.w	r0, #0
 800abf4:	f04f 0100 	mov.w	r1, #0
 800abf8:	da80      	bge.n	800aafc <__ieee754_pow+0x3c>
 800abfa:	e9dd 0300 	ldrd	r0, r3, [sp]
 800abfe:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ac02:	e77b      	b.n	800aafc <__ieee754_pow+0x3c>
 800ac04:	f1b8 4f80 	cmp.w	r8, #1073741824	@ 0x40000000
 800ac08:	d106      	bne.n	800ac18 <__ieee754_pow+0x158>
 800ac0a:	4652      	mov	r2, sl
 800ac0c:	465b      	mov	r3, fp
 800ac0e:	4650      	mov	r0, sl
 800ac10:	4659      	mov	r1, fp
 800ac12:	f7f5 fc61 	bl	80004d8 <__aeabi_dmul>
 800ac16:	e771      	b.n	800aafc <__ieee754_pow+0x3c>
 800ac18:	4a4a      	ldr	r2, [pc, #296]	@ (800ad44 <__ieee754_pow+0x284>)
 800ac1a:	4590      	cmp	r8, r2
 800ac1c:	d109      	bne.n	800ac32 <__ieee754_pow+0x172>
 800ac1e:	2d00      	cmp	r5, #0
 800ac20:	db07      	blt.n	800ac32 <__ieee754_pow+0x172>
 800ac22:	4650      	mov	r0, sl
 800ac24:	4659      	mov	r1, fp
 800ac26:	b011      	add	sp, #68	@ 0x44
 800ac28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac2c:	f000 bd12 	b.w	800b654 <__ieee754_sqrt>
 800ac30:	2400      	movs	r4, #0
 800ac32:	4650      	mov	r0, sl
 800ac34:	4659      	mov	r1, fp
 800ac36:	9302      	str	r3, [sp, #8]
 800ac38:	f000 fc6a 	bl	800b510 <fabs>
 800ac3c:	9b02      	ldr	r3, [sp, #8]
 800ac3e:	f1b9 0f00 	cmp.w	r9, #0
 800ac42:	d127      	bne.n	800ac94 <__ieee754_pow+0x1d4>
 800ac44:	4a3d      	ldr	r2, [pc, #244]	@ (800ad3c <__ieee754_pow+0x27c>)
 800ac46:	f025 4c40 	bic.w	ip, r5, #3221225472	@ 0xc0000000
 800ac4a:	4594      	cmp	ip, r2
 800ac4c:	d000      	beq.n	800ac50 <__ieee754_pow+0x190>
 800ac4e:	bb0e      	cbnz	r6, 800ac94 <__ieee754_pow+0x1d4>
 800ac50:	f1b8 0f00 	cmp.w	r8, #0
 800ac54:	da05      	bge.n	800ac62 <__ieee754_pow+0x1a2>
 800ac56:	4602      	mov	r2, r0
 800ac58:	460b      	mov	r3, r1
 800ac5a:	2000      	movs	r0, #0
 800ac5c:	4937      	ldr	r1, [pc, #220]	@ (800ad3c <__ieee754_pow+0x27c>)
 800ac5e:	f7f5 fd65 	bl	800072c <__aeabi_ddiv>
 800ac62:	2d00      	cmp	r5, #0
 800ac64:	f6bf af4a 	bge.w	800aafc <__ieee754_pow+0x3c>
 800ac68:	f106 4640 	add.w	r6, r6, #3221225472	@ 0xc0000000
 800ac6c:	f506 1680 	add.w	r6, r6, #1048576	@ 0x100000
 800ac70:	4326      	orrs	r6, r4
 800ac72:	d108      	bne.n	800ac86 <__ieee754_pow+0x1c6>
 800ac74:	4602      	mov	r2, r0
 800ac76:	460b      	mov	r3, r1
 800ac78:	4610      	mov	r0, r2
 800ac7a:	4619      	mov	r1, r3
 800ac7c:	f7f5 fa74 	bl	8000168 <__aeabi_dsub>
 800ac80:	4602      	mov	r2, r0
 800ac82:	460b      	mov	r3, r1
 800ac84:	e795      	b.n	800abb2 <__ieee754_pow+0xf2>
 800ac86:	2c01      	cmp	r4, #1
 800ac88:	f47f af38 	bne.w	800aafc <__ieee754_pow+0x3c>
 800ac8c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ac90:	4619      	mov	r1, r3
 800ac92:	e733      	b.n	800aafc <__ieee754_pow+0x3c>
 800ac94:	0fea      	lsrs	r2, r5, #31
 800ac96:	3a01      	subs	r2, #1
 800ac98:	ea52 0c04 	orrs.w	ip, r2, r4
 800ac9c:	d102      	bne.n	800aca4 <__ieee754_pow+0x1e4>
 800ac9e:	4652      	mov	r2, sl
 800aca0:	465b      	mov	r3, fp
 800aca2:	e7e9      	b.n	800ac78 <__ieee754_pow+0x1b8>
 800aca4:	f04f 0900 	mov.w	r9, #0
 800aca8:	3c01      	subs	r4, #1
 800acaa:	4314      	orrs	r4, r2
 800acac:	bf14      	ite	ne
 800acae:	f8df a08c 	ldrne.w	sl, [pc, #140]	@ 800ad3c <__ieee754_pow+0x27c>
 800acb2:	f8df a094 	ldreq.w	sl, [pc, #148]	@ 800ad48 <__ieee754_pow+0x288>
 800acb6:	f1b7 4f84 	cmp.w	r7, #1107296256	@ 0x42000000
 800acba:	e9cd 9a02 	strd	r9, sl, [sp, #8]
 800acbe:	f240 8107 	bls.w	800aed0 <__ieee754_pow+0x410>
 800acc2:	4b22      	ldr	r3, [pc, #136]	@ (800ad4c <__ieee754_pow+0x28c>)
 800acc4:	429f      	cmp	r7, r3
 800acc6:	4b1e      	ldr	r3, [pc, #120]	@ (800ad40 <__ieee754_pow+0x280>)
 800acc8:	d913      	bls.n	800acf2 <__ieee754_pow+0x232>
 800acca:	429e      	cmp	r6, r3
 800accc:	d808      	bhi.n	800ace0 <__ieee754_pow+0x220>
 800acce:	f1b8 0f00 	cmp.w	r8, #0
 800acd2:	da08      	bge.n	800ace6 <__ieee754_pow+0x226>
 800acd4:	2000      	movs	r0, #0
 800acd6:	b011      	add	sp, #68	@ 0x44
 800acd8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acdc:	f000 bcb4 	b.w	800b648 <__math_oflow>
 800ace0:	f1b8 0f00 	cmp.w	r8, #0
 800ace4:	dcf6      	bgt.n	800acd4 <__ieee754_pow+0x214>
 800ace6:	2000      	movs	r0, #0
 800ace8:	b011      	add	sp, #68	@ 0x44
 800acea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acee:	f000 bca6 	b.w	800b63e <__math_uflow>
 800acf2:	429e      	cmp	r6, r3
 800acf4:	d20c      	bcs.n	800ad10 <__ieee754_pow+0x250>
 800acf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acfa:	2200      	movs	r2, #0
 800acfc:	2300      	movs	r3, #0
 800acfe:	f7f5 fe5d 	bl	80009bc <__aeabi_dcmplt>
 800ad02:	3800      	subs	r0, #0
 800ad04:	bf18      	it	ne
 800ad06:	2001      	movne	r0, #1
 800ad08:	f1b8 0f00 	cmp.w	r8, #0
 800ad0c:	daec      	bge.n	800ace8 <__ieee754_pow+0x228>
 800ad0e:	e7e2      	b.n	800acd6 <__ieee754_pow+0x216>
 800ad10:	4b0a      	ldr	r3, [pc, #40]	@ (800ad3c <__ieee754_pow+0x27c>)
 800ad12:	2200      	movs	r2, #0
 800ad14:	429e      	cmp	r6, r3
 800ad16:	d91b      	bls.n	800ad50 <__ieee754_pow+0x290>
 800ad18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	f7f5 fe4d 	bl	80009bc <__aeabi_dcmplt>
 800ad22:	3800      	subs	r0, #0
 800ad24:	bf18      	it	ne
 800ad26:	2001      	movne	r0, #1
 800ad28:	f1b8 0f00 	cmp.w	r8, #0
 800ad2c:	dcd3      	bgt.n	800acd6 <__ieee754_pow+0x216>
 800ad2e:	e7db      	b.n	800ace8 <__ieee754_pow+0x228>
 800ad30:	fff00000 	.word	0xfff00000
 800ad34:	7ff00000 	.word	0x7ff00000
 800ad38:	433fffff 	.word	0x433fffff
 800ad3c:	3ff00000 	.word	0x3ff00000
 800ad40:	3fefffff 	.word	0x3fefffff
 800ad44:	3fe00000 	.word	0x3fe00000
 800ad48:	bff00000 	.word	0xbff00000
 800ad4c:	43f00000 	.word	0x43f00000
 800ad50:	4b5b      	ldr	r3, [pc, #364]	@ (800aec0 <__ieee754_pow+0x400>)
 800ad52:	f7f5 fa09 	bl	8000168 <__aeabi_dsub>
 800ad56:	a352      	add	r3, pc, #328	@ (adr r3, 800aea0 <__ieee754_pow+0x3e0>)
 800ad58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	460d      	mov	r5, r1
 800ad60:	f7f5 fbba 	bl	80004d8 <__aeabi_dmul>
 800ad64:	a350      	add	r3, pc, #320	@ (adr r3, 800aea8 <__ieee754_pow+0x3e8>)
 800ad66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad6a:	4606      	mov	r6, r0
 800ad6c:	460f      	mov	r7, r1
 800ad6e:	4620      	mov	r0, r4
 800ad70:	4629      	mov	r1, r5
 800ad72:	f7f5 fbb1 	bl	80004d8 <__aeabi_dmul>
 800ad76:	2200      	movs	r2, #0
 800ad78:	4682      	mov	sl, r0
 800ad7a:	468b      	mov	fp, r1
 800ad7c:	4620      	mov	r0, r4
 800ad7e:	4629      	mov	r1, r5
 800ad80:	4b50      	ldr	r3, [pc, #320]	@ (800aec4 <__ieee754_pow+0x404>)
 800ad82:	f7f5 fba9 	bl	80004d8 <__aeabi_dmul>
 800ad86:	4602      	mov	r2, r0
 800ad88:	460b      	mov	r3, r1
 800ad8a:	a149      	add	r1, pc, #292	@ (adr r1, 800aeb0 <__ieee754_pow+0x3f0>)
 800ad8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ad90:	f7f5 f9ea 	bl	8000168 <__aeabi_dsub>
 800ad94:	4622      	mov	r2, r4
 800ad96:	462b      	mov	r3, r5
 800ad98:	f7f5 fb9e 	bl	80004d8 <__aeabi_dmul>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	460b      	mov	r3, r1
 800ada0:	2000      	movs	r0, #0
 800ada2:	4949      	ldr	r1, [pc, #292]	@ (800aec8 <__ieee754_pow+0x408>)
 800ada4:	f7f5 f9e0 	bl	8000168 <__aeabi_dsub>
 800ada8:	4622      	mov	r2, r4
 800adaa:	4680      	mov	r8, r0
 800adac:	4689      	mov	r9, r1
 800adae:	462b      	mov	r3, r5
 800adb0:	4620      	mov	r0, r4
 800adb2:	4629      	mov	r1, r5
 800adb4:	f7f5 fb90 	bl	80004d8 <__aeabi_dmul>
 800adb8:	4602      	mov	r2, r0
 800adba:	460b      	mov	r3, r1
 800adbc:	4640      	mov	r0, r8
 800adbe:	4649      	mov	r1, r9
 800adc0:	f7f5 fb8a 	bl	80004d8 <__aeabi_dmul>
 800adc4:	a33c      	add	r3, pc, #240	@ (adr r3, 800aeb8 <__ieee754_pow+0x3f8>)
 800adc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adca:	f7f5 fb85 	bl	80004d8 <__aeabi_dmul>
 800adce:	4602      	mov	r2, r0
 800add0:	460b      	mov	r3, r1
 800add2:	4650      	mov	r0, sl
 800add4:	4659      	mov	r1, fp
 800add6:	f7f5 f9c7 	bl	8000168 <__aeabi_dsub>
 800adda:	2400      	movs	r4, #0
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	4680      	mov	r8, r0
 800ade2:	4689      	mov	r9, r1
 800ade4:	4630      	mov	r0, r6
 800ade6:	4639      	mov	r1, r7
 800ade8:	f7f5 f9c0 	bl	800016c <__adddf3>
 800adec:	4632      	mov	r2, r6
 800adee:	463b      	mov	r3, r7
 800adf0:	4620      	mov	r0, r4
 800adf2:	460d      	mov	r5, r1
 800adf4:	f7f5 f9b8 	bl	8000168 <__aeabi_dsub>
 800adf8:	4602      	mov	r2, r0
 800adfa:	460b      	mov	r3, r1
 800adfc:	4640      	mov	r0, r8
 800adfe:	4649      	mov	r1, r9
 800ae00:	f7f5 f9b2 	bl	8000168 <__aeabi_dsub>
 800ae04:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae08:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	9304      	str	r3, [sp, #16]
 800ae10:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ae14:	4606      	mov	r6, r0
 800ae16:	460f      	mov	r7, r1
 800ae18:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae1c:	4652      	mov	r2, sl
 800ae1e:	465b      	mov	r3, fp
 800ae20:	f7f5 f9a2 	bl	8000168 <__aeabi_dsub>
 800ae24:	4622      	mov	r2, r4
 800ae26:	462b      	mov	r3, r5
 800ae28:	f7f5 fb56 	bl	80004d8 <__aeabi_dmul>
 800ae2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae30:	4680      	mov	r8, r0
 800ae32:	4689      	mov	r9, r1
 800ae34:	4630      	mov	r0, r6
 800ae36:	4639      	mov	r1, r7
 800ae38:	f7f5 fb4e 	bl	80004d8 <__aeabi_dmul>
 800ae3c:	4602      	mov	r2, r0
 800ae3e:	460b      	mov	r3, r1
 800ae40:	4640      	mov	r0, r8
 800ae42:	4649      	mov	r1, r9
 800ae44:	f7f5 f992 	bl	800016c <__adddf3>
 800ae48:	4652      	mov	r2, sl
 800ae4a:	465b      	mov	r3, fp
 800ae4c:	4606      	mov	r6, r0
 800ae4e:	460f      	mov	r7, r1
 800ae50:	4620      	mov	r0, r4
 800ae52:	4629      	mov	r1, r5
 800ae54:	f7f5 fb40 	bl	80004d8 <__aeabi_dmul>
 800ae58:	460b      	mov	r3, r1
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	4680      	mov	r8, r0
 800ae5e:	4689      	mov	r9, r1
 800ae60:	4630      	mov	r0, r6
 800ae62:	4639      	mov	r1, r7
 800ae64:	f7f5 f982 	bl	800016c <__adddf3>
 800ae68:	4b18      	ldr	r3, [pc, #96]	@ (800aecc <__ieee754_pow+0x40c>)
 800ae6a:	4604      	mov	r4, r0
 800ae6c:	4299      	cmp	r1, r3
 800ae6e:	460d      	mov	r5, r1
 800ae70:	468a      	mov	sl, r1
 800ae72:	468b      	mov	fp, r1
 800ae74:	f340 82e0 	ble.w	800b438 <__ieee754_pow+0x978>
 800ae78:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ae7c:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ae80:	4303      	orrs	r3, r0
 800ae82:	f000 81df 	beq.w	800b244 <__ieee754_pow+0x784>
 800ae86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	f7f5 fd95 	bl	80009bc <__aeabi_dcmplt>
 800ae92:	3800      	subs	r0, #0
 800ae94:	bf18      	it	ne
 800ae96:	2001      	movne	r0, #1
 800ae98:	e71d      	b.n	800acd6 <__ieee754_pow+0x216>
 800ae9a:	bf00      	nop
 800ae9c:	f3af 8000 	nop.w
 800aea0:	60000000 	.word	0x60000000
 800aea4:	3ff71547 	.word	0x3ff71547
 800aea8:	f85ddf44 	.word	0xf85ddf44
 800aeac:	3e54ae0b 	.word	0x3e54ae0b
 800aeb0:	55555555 	.word	0x55555555
 800aeb4:	3fd55555 	.word	0x3fd55555
 800aeb8:	652b82fe 	.word	0x652b82fe
 800aebc:	3ff71547 	.word	0x3ff71547
 800aec0:	3ff00000 	.word	0x3ff00000
 800aec4:	3fd00000 	.word	0x3fd00000
 800aec8:	3fe00000 	.word	0x3fe00000
 800aecc:	408fffff 	.word	0x408fffff
 800aed0:	4ad3      	ldr	r2, [pc, #844]	@ (800b220 <__ieee754_pow+0x760>)
 800aed2:	402a      	ands	r2, r5
 800aed4:	2a00      	cmp	r2, #0
 800aed6:	f040 817a 	bne.w	800b1ce <__ieee754_pow+0x70e>
 800aeda:	4bd2      	ldr	r3, [pc, #840]	@ (800b224 <__ieee754_pow+0x764>)
 800aedc:	2200      	movs	r2, #0
 800aede:	f7f5 fafb 	bl	80004d8 <__aeabi_dmul>
 800aee2:	f06f 0434 	mvn.w	r4, #52	@ 0x34
 800aee6:	460b      	mov	r3, r1
 800aee8:	151a      	asrs	r2, r3, #20
 800aeea:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800aeee:	4422      	add	r2, r4
 800aef0:	920a      	str	r2, [sp, #40]	@ 0x28
 800aef2:	4acd      	ldr	r2, [pc, #820]	@ (800b228 <__ieee754_pow+0x768>)
 800aef4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aef8:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800aefc:	4293      	cmp	r3, r2
 800aefe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800af02:	dd08      	ble.n	800af16 <__ieee754_pow+0x456>
 800af04:	4ac9      	ldr	r2, [pc, #804]	@ (800b22c <__ieee754_pow+0x76c>)
 800af06:	4293      	cmp	r3, r2
 800af08:	f340 8163 	ble.w	800b1d2 <__ieee754_pow+0x712>
 800af0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af0e:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800af12:	3301      	adds	r3, #1
 800af14:	930a      	str	r3, [sp, #40]	@ 0x28
 800af16:	2600      	movs	r6, #0
 800af18:	00f3      	lsls	r3, r6, #3
 800af1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800af1c:	4bc4      	ldr	r3, [pc, #784]	@ (800b230 <__ieee754_pow+0x770>)
 800af1e:	4629      	mov	r1, r5
 800af20:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800af24:	e9d3 3400 	ldrd	r3, r4, [r3]
 800af28:	461a      	mov	r2, r3
 800af2a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800af2e:	4623      	mov	r3, r4
 800af30:	4682      	mov	sl, r0
 800af32:	f7f5 f919 	bl	8000168 <__aeabi_dsub>
 800af36:	4652      	mov	r2, sl
 800af38:	462b      	mov	r3, r5
 800af3a:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800af3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800af42:	f7f5 f913 	bl	800016c <__adddf3>
 800af46:	4602      	mov	r2, r0
 800af48:	460b      	mov	r3, r1
 800af4a:	2000      	movs	r0, #0
 800af4c:	49b9      	ldr	r1, [pc, #740]	@ (800b234 <__ieee754_pow+0x774>)
 800af4e:	f7f5 fbed 	bl	800072c <__aeabi_ddiv>
 800af52:	4602      	mov	r2, r0
 800af54:	460b      	mov	r3, r1
 800af56:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800af5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af5e:	f7f5 fabb 	bl	80004d8 <__aeabi_dmul>
 800af62:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800af66:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800af6a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800af6e:	2300      	movs	r3, #0
 800af70:	2200      	movs	r2, #0
 800af72:	46ab      	mov	fp, r5
 800af74:	106d      	asrs	r5, r5, #1
 800af76:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800af7a:	9304      	str	r3, [sp, #16]
 800af7c:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800af80:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800af84:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800af88:	4640      	mov	r0, r8
 800af8a:	4649      	mov	r1, r9
 800af8c:	4614      	mov	r4, r2
 800af8e:	461d      	mov	r5, r3
 800af90:	f7f5 faa2 	bl	80004d8 <__aeabi_dmul>
 800af94:	4602      	mov	r2, r0
 800af96:	460b      	mov	r3, r1
 800af98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800af9c:	f7f5 f8e4 	bl	8000168 <__aeabi_dsub>
 800afa0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800afa4:	4606      	mov	r6, r0
 800afa6:	460f      	mov	r7, r1
 800afa8:	4620      	mov	r0, r4
 800afaa:	4629      	mov	r1, r5
 800afac:	f7f5 f8dc 	bl	8000168 <__aeabi_dsub>
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	4650      	mov	r0, sl
 800afb6:	4659      	mov	r1, fp
 800afb8:	f7f5 f8d6 	bl	8000168 <__aeabi_dsub>
 800afbc:	4642      	mov	r2, r8
 800afbe:	464b      	mov	r3, r9
 800afc0:	f7f5 fa8a 	bl	80004d8 <__aeabi_dmul>
 800afc4:	4602      	mov	r2, r0
 800afc6:	460b      	mov	r3, r1
 800afc8:	4630      	mov	r0, r6
 800afca:	4639      	mov	r1, r7
 800afcc:	f7f5 f8cc 	bl	8000168 <__aeabi_dsub>
 800afd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800afd4:	f7f5 fa80 	bl	80004d8 <__aeabi_dmul>
 800afd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800afdc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800afe0:	4610      	mov	r0, r2
 800afe2:	4619      	mov	r1, r3
 800afe4:	f7f5 fa78 	bl	80004d8 <__aeabi_dmul>
 800afe8:	a37b      	add	r3, pc, #492	@ (adr r3, 800b1d8 <__ieee754_pow+0x718>)
 800afea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afee:	4604      	mov	r4, r0
 800aff0:	460d      	mov	r5, r1
 800aff2:	f7f5 fa71 	bl	80004d8 <__aeabi_dmul>
 800aff6:	a37a      	add	r3, pc, #488	@ (adr r3, 800b1e0 <__ieee754_pow+0x720>)
 800aff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affc:	f7f5 f8b6 	bl	800016c <__adddf3>
 800b000:	4622      	mov	r2, r4
 800b002:	462b      	mov	r3, r5
 800b004:	f7f5 fa68 	bl	80004d8 <__aeabi_dmul>
 800b008:	a377      	add	r3, pc, #476	@ (adr r3, 800b1e8 <__ieee754_pow+0x728>)
 800b00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00e:	f7f5 f8ad 	bl	800016c <__adddf3>
 800b012:	4622      	mov	r2, r4
 800b014:	462b      	mov	r3, r5
 800b016:	f7f5 fa5f 	bl	80004d8 <__aeabi_dmul>
 800b01a:	a375      	add	r3, pc, #468	@ (adr r3, 800b1f0 <__ieee754_pow+0x730>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 f8a4 	bl	800016c <__adddf3>
 800b024:	4622      	mov	r2, r4
 800b026:	462b      	mov	r3, r5
 800b028:	f7f5 fa56 	bl	80004d8 <__aeabi_dmul>
 800b02c:	a372      	add	r3, pc, #456	@ (adr r3, 800b1f8 <__ieee754_pow+0x738>)
 800b02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b032:	f7f5 f89b 	bl	800016c <__adddf3>
 800b036:	4622      	mov	r2, r4
 800b038:	462b      	mov	r3, r5
 800b03a:	f7f5 fa4d 	bl	80004d8 <__aeabi_dmul>
 800b03e:	a370      	add	r3, pc, #448	@ (adr r3, 800b200 <__ieee754_pow+0x740>)
 800b040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b044:	f7f5 f892 	bl	800016c <__adddf3>
 800b048:	4622      	mov	r2, r4
 800b04a:	4606      	mov	r6, r0
 800b04c:	460f      	mov	r7, r1
 800b04e:	462b      	mov	r3, r5
 800b050:	4620      	mov	r0, r4
 800b052:	4629      	mov	r1, r5
 800b054:	f7f5 fa40 	bl	80004d8 <__aeabi_dmul>
 800b058:	4602      	mov	r2, r0
 800b05a:	460b      	mov	r3, r1
 800b05c:	4630      	mov	r0, r6
 800b05e:	4639      	mov	r1, r7
 800b060:	f7f5 fa3a 	bl	80004d8 <__aeabi_dmul>
 800b064:	4604      	mov	r4, r0
 800b066:	460d      	mov	r5, r1
 800b068:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b06c:	4642      	mov	r2, r8
 800b06e:	464b      	mov	r3, r9
 800b070:	f7f5 f87c 	bl	800016c <__adddf3>
 800b074:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b078:	f7f5 fa2e 	bl	80004d8 <__aeabi_dmul>
 800b07c:	4622      	mov	r2, r4
 800b07e:	462b      	mov	r3, r5
 800b080:	f7f5 f874 	bl	800016c <__adddf3>
 800b084:	4642      	mov	r2, r8
 800b086:	4682      	mov	sl, r0
 800b088:	468b      	mov	fp, r1
 800b08a:	464b      	mov	r3, r9
 800b08c:	4640      	mov	r0, r8
 800b08e:	4649      	mov	r1, r9
 800b090:	f7f5 fa22 	bl	80004d8 <__aeabi_dmul>
 800b094:	2200      	movs	r2, #0
 800b096:	4b68      	ldr	r3, [pc, #416]	@ (800b238 <__ieee754_pow+0x778>)
 800b098:	4606      	mov	r6, r0
 800b09a:	460f      	mov	r7, r1
 800b09c:	f7f5 f866 	bl	800016c <__adddf3>
 800b0a0:	4652      	mov	r2, sl
 800b0a2:	465b      	mov	r3, fp
 800b0a4:	f7f5 f862 	bl	800016c <__adddf3>
 800b0a8:	2400      	movs	r4, #0
 800b0aa:	460d      	mov	r5, r1
 800b0ac:	4622      	mov	r2, r4
 800b0ae:	460b      	mov	r3, r1
 800b0b0:	4640      	mov	r0, r8
 800b0b2:	4649      	mov	r1, r9
 800b0b4:	f7f5 fa10 	bl	80004d8 <__aeabi_dmul>
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	4680      	mov	r8, r0
 800b0bc:	4689      	mov	r9, r1
 800b0be:	4620      	mov	r0, r4
 800b0c0:	4629      	mov	r1, r5
 800b0c2:	4b5d      	ldr	r3, [pc, #372]	@ (800b238 <__ieee754_pow+0x778>)
 800b0c4:	f7f5 f850 	bl	8000168 <__aeabi_dsub>
 800b0c8:	4632      	mov	r2, r6
 800b0ca:	463b      	mov	r3, r7
 800b0cc:	f7f5 f84c 	bl	8000168 <__aeabi_dsub>
 800b0d0:	4602      	mov	r2, r0
 800b0d2:	460b      	mov	r3, r1
 800b0d4:	4650      	mov	r0, sl
 800b0d6:	4659      	mov	r1, fp
 800b0d8:	f7f5 f846 	bl	8000168 <__aeabi_dsub>
 800b0dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b0e0:	f7f5 f9fa 	bl	80004d8 <__aeabi_dmul>
 800b0e4:	4622      	mov	r2, r4
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	460f      	mov	r7, r1
 800b0ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b0ee:	462b      	mov	r3, r5
 800b0f0:	f7f5 f9f2 	bl	80004d8 <__aeabi_dmul>
 800b0f4:	4602      	mov	r2, r0
 800b0f6:	460b      	mov	r3, r1
 800b0f8:	4630      	mov	r0, r6
 800b0fa:	4639      	mov	r1, r7
 800b0fc:	f7f5 f836 	bl	800016c <__adddf3>
 800b100:	2400      	movs	r4, #0
 800b102:	4606      	mov	r6, r0
 800b104:	460f      	mov	r7, r1
 800b106:	4602      	mov	r2, r0
 800b108:	460b      	mov	r3, r1
 800b10a:	4640      	mov	r0, r8
 800b10c:	4649      	mov	r1, r9
 800b10e:	f7f5 f82d 	bl	800016c <__adddf3>
 800b112:	a33d      	add	r3, pc, #244	@ (adr r3, 800b208 <__ieee754_pow+0x748>)
 800b114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b118:	4620      	mov	r0, r4
 800b11a:	460d      	mov	r5, r1
 800b11c:	f7f5 f9dc 	bl	80004d8 <__aeabi_dmul>
 800b120:	4642      	mov	r2, r8
 800b122:	464b      	mov	r3, r9
 800b124:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b128:	4620      	mov	r0, r4
 800b12a:	4629      	mov	r1, r5
 800b12c:	f7f5 f81c 	bl	8000168 <__aeabi_dsub>
 800b130:	4602      	mov	r2, r0
 800b132:	460b      	mov	r3, r1
 800b134:	4630      	mov	r0, r6
 800b136:	4639      	mov	r1, r7
 800b138:	f7f5 f816 	bl	8000168 <__aeabi_dsub>
 800b13c:	a334      	add	r3, pc, #208	@ (adr r3, 800b210 <__ieee754_pow+0x750>)
 800b13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b142:	f7f5 f9c9 	bl	80004d8 <__aeabi_dmul>
 800b146:	a334      	add	r3, pc, #208	@ (adr r3, 800b218 <__ieee754_pow+0x758>)
 800b148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14c:	4606      	mov	r6, r0
 800b14e:	460f      	mov	r7, r1
 800b150:	4620      	mov	r0, r4
 800b152:	4629      	mov	r1, r5
 800b154:	f7f5 f9c0 	bl	80004d8 <__aeabi_dmul>
 800b158:	4602      	mov	r2, r0
 800b15a:	460b      	mov	r3, r1
 800b15c:	4630      	mov	r0, r6
 800b15e:	4639      	mov	r1, r7
 800b160:	f7f5 f804 	bl	800016c <__adddf3>
 800b164:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b166:	4b35      	ldr	r3, [pc, #212]	@ (800b23c <__ieee754_pow+0x77c>)
 800b168:	2400      	movs	r4, #0
 800b16a:	4413      	add	r3, r2
 800b16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b170:	f7f4 fffc 	bl	800016c <__adddf3>
 800b174:	4682      	mov	sl, r0
 800b176:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b178:	468b      	mov	fp, r1
 800b17a:	f7f5 f943 	bl	8000404 <__aeabi_i2d>
 800b17e:	4606      	mov	r6, r0
 800b180:	460f      	mov	r7, r1
 800b182:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b184:	4b2e      	ldr	r3, [pc, #184]	@ (800b240 <__ieee754_pow+0x780>)
 800b186:	4413      	add	r3, r2
 800b188:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b18c:	4652      	mov	r2, sl
 800b18e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b192:	465b      	mov	r3, fp
 800b194:	f7f4 ffea 	bl	800016c <__adddf3>
 800b198:	4642      	mov	r2, r8
 800b19a:	464b      	mov	r3, r9
 800b19c:	f7f4 ffe6 	bl	800016c <__adddf3>
 800b1a0:	4632      	mov	r2, r6
 800b1a2:	463b      	mov	r3, r7
 800b1a4:	f7f4 ffe2 	bl	800016c <__adddf3>
 800b1a8:	4632      	mov	r2, r6
 800b1aa:	463b      	mov	r3, r7
 800b1ac:	4620      	mov	r0, r4
 800b1ae:	460d      	mov	r5, r1
 800b1b0:	f7f4 ffda 	bl	8000168 <__aeabi_dsub>
 800b1b4:	4642      	mov	r2, r8
 800b1b6:	464b      	mov	r3, r9
 800b1b8:	f7f4 ffd6 	bl	8000168 <__aeabi_dsub>
 800b1bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b1c0:	f7f4 ffd2 	bl	8000168 <__aeabi_dsub>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	4650      	mov	r0, sl
 800b1ca:	4659      	mov	r1, fp
 800b1cc:	e618      	b.n	800ae00 <__ieee754_pow+0x340>
 800b1ce:	2400      	movs	r4, #0
 800b1d0:	e68a      	b.n	800aee8 <__ieee754_pow+0x428>
 800b1d2:	2601      	movs	r6, #1
 800b1d4:	e6a0      	b.n	800af18 <__ieee754_pow+0x458>
 800b1d6:	bf00      	nop
 800b1d8:	4a454eef 	.word	0x4a454eef
 800b1dc:	3fca7e28 	.word	0x3fca7e28
 800b1e0:	93c9db65 	.word	0x93c9db65
 800b1e4:	3fcd864a 	.word	0x3fcd864a
 800b1e8:	a91d4101 	.word	0xa91d4101
 800b1ec:	3fd17460 	.word	0x3fd17460
 800b1f0:	518f264d 	.word	0x518f264d
 800b1f4:	3fd55555 	.word	0x3fd55555
 800b1f8:	db6fabff 	.word	0xdb6fabff
 800b1fc:	3fdb6db6 	.word	0x3fdb6db6
 800b200:	33333303 	.word	0x33333303
 800b204:	3fe33333 	.word	0x3fe33333
 800b208:	e0000000 	.word	0xe0000000
 800b20c:	3feec709 	.word	0x3feec709
 800b210:	dc3a03fd 	.word	0xdc3a03fd
 800b214:	3feec709 	.word	0x3feec709
 800b218:	145b01f5 	.word	0x145b01f5
 800b21c:	be3e2fe0 	.word	0xbe3e2fe0
 800b220:	7ff00000 	.word	0x7ff00000
 800b224:	43400000 	.word	0x43400000
 800b228:	0003988e 	.word	0x0003988e
 800b22c:	000bb679 	.word	0x000bb679
 800b230:	0800e8f0 	.word	0x0800e8f0
 800b234:	3ff00000 	.word	0x3ff00000
 800b238:	40080000 	.word	0x40080000
 800b23c:	0800e8d0 	.word	0x0800e8d0
 800b240:	0800e8e0 	.word	0x0800e8e0
 800b244:	a39a      	add	r3, pc, #616	@ (adr r3, 800b4b0 <__ieee754_pow+0x9f0>)
 800b246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b24a:	4630      	mov	r0, r6
 800b24c:	4639      	mov	r1, r7
 800b24e:	f7f4 ff8d 	bl	800016c <__adddf3>
 800b252:	4642      	mov	r2, r8
 800b254:	e9cd 0100 	strd	r0, r1, [sp]
 800b258:	464b      	mov	r3, r9
 800b25a:	4620      	mov	r0, r4
 800b25c:	4629      	mov	r1, r5
 800b25e:	f7f4 ff83 	bl	8000168 <__aeabi_dsub>
 800b262:	4602      	mov	r2, r0
 800b264:	460b      	mov	r3, r1
 800b266:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b26a:	f7f5 fbc5 	bl	80009f8 <__aeabi_dcmpgt>
 800b26e:	2800      	cmp	r0, #0
 800b270:	f47f ae09 	bne.w	800ae86 <__ieee754_pow+0x3c6>
 800b274:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800b278:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800b27c:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800b280:	fa43 fa0a 	asr.w	sl, r3, sl
 800b284:	44da      	add	sl, fp
 800b286:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b28a:	489b      	ldr	r0, [pc, #620]	@ (800b4f8 <__ieee754_pow+0xa38>)
 800b28c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b290:	4108      	asrs	r0, r1
 800b292:	ea00 030a 	and.w	r3, r0, sl
 800b296:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b29a:	f1c1 0114 	rsb	r1, r1, #20
 800b29e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b2a2:	4640      	mov	r0, r8
 800b2a4:	fa4a fa01 	asr.w	sl, sl, r1
 800b2a8:	f1bb 0f00 	cmp.w	fp, #0
 800b2ac:	4649      	mov	r1, r9
 800b2ae:	f04f 0200 	mov.w	r2, #0
 800b2b2:	bfb8      	it	lt
 800b2b4:	f1ca 0a00 	rsblt	sl, sl, #0
 800b2b8:	f7f4 ff56 	bl	8000168 <__aeabi_dsub>
 800b2bc:	4680      	mov	r8, r0
 800b2be:	4689      	mov	r9, r1
 800b2c0:	2400      	movs	r4, #0
 800b2c2:	4632      	mov	r2, r6
 800b2c4:	463b      	mov	r3, r7
 800b2c6:	4640      	mov	r0, r8
 800b2c8:	4649      	mov	r1, r9
 800b2ca:	f7f4 ff4f 	bl	800016c <__adddf3>
 800b2ce:	a37a      	add	r3, pc, #488	@ (adr r3, 800b4b8 <__ieee754_pow+0x9f8>)
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	460d      	mov	r5, r1
 800b2d8:	f7f5 f8fe 	bl	80004d8 <__aeabi_dmul>
 800b2dc:	4642      	mov	r2, r8
 800b2de:	464b      	mov	r3, r9
 800b2e0:	e9cd 0100 	strd	r0, r1, [sp]
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	4629      	mov	r1, r5
 800b2e8:	f7f4 ff3e 	bl	8000168 <__aeabi_dsub>
 800b2ec:	4602      	mov	r2, r0
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	4639      	mov	r1, r7
 800b2f4:	f7f4 ff38 	bl	8000168 <__aeabi_dsub>
 800b2f8:	a371      	add	r3, pc, #452	@ (adr r3, 800b4c0 <__ieee754_pow+0xa00>)
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f7f5 f8eb 	bl	80004d8 <__aeabi_dmul>
 800b302:	a371      	add	r3, pc, #452	@ (adr r3, 800b4c8 <__ieee754_pow+0xa08>)
 800b304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b308:	4680      	mov	r8, r0
 800b30a:	4689      	mov	r9, r1
 800b30c:	4620      	mov	r0, r4
 800b30e:	4629      	mov	r1, r5
 800b310:	f7f5 f8e2 	bl	80004d8 <__aeabi_dmul>
 800b314:	4602      	mov	r2, r0
 800b316:	460b      	mov	r3, r1
 800b318:	4640      	mov	r0, r8
 800b31a:	4649      	mov	r1, r9
 800b31c:	f7f4 ff26 	bl	800016c <__adddf3>
 800b320:	4604      	mov	r4, r0
 800b322:	460d      	mov	r5, r1
 800b324:	4602      	mov	r2, r0
 800b326:	460b      	mov	r3, r1
 800b328:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b32c:	f7f4 ff1e 	bl	800016c <__adddf3>
 800b330:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b334:	4680      	mov	r8, r0
 800b336:	4689      	mov	r9, r1
 800b338:	f7f4 ff16 	bl	8000168 <__aeabi_dsub>
 800b33c:	4602      	mov	r2, r0
 800b33e:	460b      	mov	r3, r1
 800b340:	4620      	mov	r0, r4
 800b342:	4629      	mov	r1, r5
 800b344:	f7f4 ff10 	bl	8000168 <__aeabi_dsub>
 800b348:	4642      	mov	r2, r8
 800b34a:	4606      	mov	r6, r0
 800b34c:	460f      	mov	r7, r1
 800b34e:	464b      	mov	r3, r9
 800b350:	4640      	mov	r0, r8
 800b352:	4649      	mov	r1, r9
 800b354:	f7f5 f8c0 	bl	80004d8 <__aeabi_dmul>
 800b358:	a35d      	add	r3, pc, #372	@ (adr r3, 800b4d0 <__ieee754_pow+0xa10>)
 800b35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35e:	4604      	mov	r4, r0
 800b360:	460d      	mov	r5, r1
 800b362:	f7f5 f8b9 	bl	80004d8 <__aeabi_dmul>
 800b366:	a35c      	add	r3, pc, #368	@ (adr r3, 800b4d8 <__ieee754_pow+0xa18>)
 800b368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36c:	f7f4 fefc 	bl	8000168 <__aeabi_dsub>
 800b370:	4622      	mov	r2, r4
 800b372:	462b      	mov	r3, r5
 800b374:	f7f5 f8b0 	bl	80004d8 <__aeabi_dmul>
 800b378:	a359      	add	r3, pc, #356	@ (adr r3, 800b4e0 <__ieee754_pow+0xa20>)
 800b37a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b37e:	f7f4 fef5 	bl	800016c <__adddf3>
 800b382:	4622      	mov	r2, r4
 800b384:	462b      	mov	r3, r5
 800b386:	f7f5 f8a7 	bl	80004d8 <__aeabi_dmul>
 800b38a:	a357      	add	r3, pc, #348	@ (adr r3, 800b4e8 <__ieee754_pow+0xa28>)
 800b38c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b390:	f7f4 feea 	bl	8000168 <__aeabi_dsub>
 800b394:	4622      	mov	r2, r4
 800b396:	462b      	mov	r3, r5
 800b398:	f7f5 f89e 	bl	80004d8 <__aeabi_dmul>
 800b39c:	a354      	add	r3, pc, #336	@ (adr r3, 800b4f0 <__ieee754_pow+0xa30>)
 800b39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a2:	f7f4 fee3 	bl	800016c <__adddf3>
 800b3a6:	4622      	mov	r2, r4
 800b3a8:	462b      	mov	r3, r5
 800b3aa:	f7f5 f895 	bl	80004d8 <__aeabi_dmul>
 800b3ae:	4602      	mov	r2, r0
 800b3b0:	460b      	mov	r3, r1
 800b3b2:	4640      	mov	r0, r8
 800b3b4:	4649      	mov	r1, r9
 800b3b6:	f7f4 fed7 	bl	8000168 <__aeabi_dsub>
 800b3ba:	4604      	mov	r4, r0
 800b3bc:	460d      	mov	r5, r1
 800b3be:	4602      	mov	r2, r0
 800b3c0:	460b      	mov	r3, r1
 800b3c2:	4640      	mov	r0, r8
 800b3c4:	4649      	mov	r1, r9
 800b3c6:	f7f5 f887 	bl	80004d8 <__aeabi_dmul>
 800b3ca:	2200      	movs	r2, #0
 800b3cc:	e9cd 0100 	strd	r0, r1, [sp]
 800b3d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b3d4:	4620      	mov	r0, r4
 800b3d6:	4629      	mov	r1, r5
 800b3d8:	f7f4 fec6 	bl	8000168 <__aeabi_dsub>
 800b3dc:	4602      	mov	r2, r0
 800b3de:	460b      	mov	r3, r1
 800b3e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b3e4:	f7f5 f9a2 	bl	800072c <__aeabi_ddiv>
 800b3e8:	4632      	mov	r2, r6
 800b3ea:	4604      	mov	r4, r0
 800b3ec:	460d      	mov	r5, r1
 800b3ee:	463b      	mov	r3, r7
 800b3f0:	4640      	mov	r0, r8
 800b3f2:	4649      	mov	r1, r9
 800b3f4:	f7f5 f870 	bl	80004d8 <__aeabi_dmul>
 800b3f8:	4632      	mov	r2, r6
 800b3fa:	463b      	mov	r3, r7
 800b3fc:	f7f4 feb6 	bl	800016c <__adddf3>
 800b400:	4602      	mov	r2, r0
 800b402:	460b      	mov	r3, r1
 800b404:	4620      	mov	r0, r4
 800b406:	4629      	mov	r1, r5
 800b408:	f7f4 feae 	bl	8000168 <__aeabi_dsub>
 800b40c:	4642      	mov	r2, r8
 800b40e:	464b      	mov	r3, r9
 800b410:	f7f4 feaa 	bl	8000168 <__aeabi_dsub>
 800b414:	4602      	mov	r2, r0
 800b416:	460b      	mov	r3, r1
 800b418:	2000      	movs	r0, #0
 800b41a:	4938      	ldr	r1, [pc, #224]	@ (800b4fc <__ieee754_pow+0xa3c>)
 800b41c:	f7f4 fea4 	bl	8000168 <__aeabi_dsub>
 800b420:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800b424:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
 800b428:	da2e      	bge.n	800b488 <__ieee754_pow+0x9c8>
 800b42a:	4652      	mov	r2, sl
 800b42c:	f000 f874 	bl	800b518 <scalbn>
 800b430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b434:	f7ff bbed 	b.w	800ac12 <__ieee754_pow+0x152>
 800b438:	4c31      	ldr	r4, [pc, #196]	@ (800b500 <__ieee754_pow+0xa40>)
 800b43a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b43e:	42a3      	cmp	r3, r4
 800b440:	d91a      	bls.n	800b478 <__ieee754_pow+0x9b8>
 800b442:	4b30      	ldr	r3, [pc, #192]	@ (800b504 <__ieee754_pow+0xa44>)
 800b444:	440b      	add	r3, r1
 800b446:	4303      	orrs	r3, r0
 800b448:	d009      	beq.n	800b45e <__ieee754_pow+0x99e>
 800b44a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b44e:	2200      	movs	r2, #0
 800b450:	2300      	movs	r3, #0
 800b452:	f7f5 fab3 	bl	80009bc <__aeabi_dcmplt>
 800b456:	3800      	subs	r0, #0
 800b458:	bf18      	it	ne
 800b45a:	2001      	movne	r0, #1
 800b45c:	e444      	b.n	800ace8 <__ieee754_pow+0x228>
 800b45e:	4642      	mov	r2, r8
 800b460:	464b      	mov	r3, r9
 800b462:	f7f4 fe81 	bl	8000168 <__aeabi_dsub>
 800b466:	4632      	mov	r2, r6
 800b468:	463b      	mov	r3, r7
 800b46a:	f7f5 fabb 	bl	80009e4 <__aeabi_dcmpge>
 800b46e:	2800      	cmp	r0, #0
 800b470:	d1eb      	bne.n	800b44a <__ieee754_pow+0x98a>
 800b472:	f8df a094 	ldr.w	sl, [pc, #148]	@ 800b508 <__ieee754_pow+0xa48>
 800b476:	e6fd      	b.n	800b274 <__ieee754_pow+0x7b4>
 800b478:	469a      	mov	sl, r3
 800b47a:	4b24      	ldr	r3, [pc, #144]	@ (800b50c <__ieee754_pow+0xa4c>)
 800b47c:	459a      	cmp	sl, r3
 800b47e:	f63f aef9 	bhi.w	800b274 <__ieee754_pow+0x7b4>
 800b482:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b486:	e71b      	b.n	800b2c0 <__ieee754_pow+0x800>
 800b488:	4621      	mov	r1, r4
 800b48a:	e7d1      	b.n	800b430 <__ieee754_pow+0x970>
 800b48c:	2000      	movs	r0, #0
 800b48e:	491b      	ldr	r1, [pc, #108]	@ (800b4fc <__ieee754_pow+0xa3c>)
 800b490:	f7ff bb34 	b.w	800aafc <__ieee754_pow+0x3c>
 800b494:	2000      	movs	r0, #0
 800b496:	2100      	movs	r1, #0
 800b498:	f7ff bb30 	b.w	800aafc <__ieee754_pow+0x3c>
 800b49c:	4650      	mov	r0, sl
 800b49e:	4659      	mov	r1, fp
 800b4a0:	f7ff bb2c 	b.w	800aafc <__ieee754_pow+0x3c>
 800b4a4:	460c      	mov	r4, r1
 800b4a6:	f7ff bb79 	b.w	800ab9c <__ieee754_pow+0xdc>
 800b4aa:	2400      	movs	r4, #0
 800b4ac:	f7ff bb64 	b.w	800ab78 <__ieee754_pow+0xb8>
 800b4b0:	652b82fe 	.word	0x652b82fe
 800b4b4:	3c971547 	.word	0x3c971547
 800b4b8:	00000000 	.word	0x00000000
 800b4bc:	3fe62e43 	.word	0x3fe62e43
 800b4c0:	fefa39ef 	.word	0xfefa39ef
 800b4c4:	3fe62e42 	.word	0x3fe62e42
 800b4c8:	0ca86c39 	.word	0x0ca86c39
 800b4cc:	be205c61 	.word	0xbe205c61
 800b4d0:	72bea4d0 	.word	0x72bea4d0
 800b4d4:	3e663769 	.word	0x3e663769
 800b4d8:	c5d26bf1 	.word	0xc5d26bf1
 800b4dc:	3ebbbd41 	.word	0x3ebbbd41
 800b4e0:	af25de2c 	.word	0xaf25de2c
 800b4e4:	3f11566a 	.word	0x3f11566a
 800b4e8:	16bebd93 	.word	0x16bebd93
 800b4ec:	3f66c16c 	.word	0x3f66c16c
 800b4f0:	5555553e 	.word	0x5555553e
 800b4f4:	3fc55555 	.word	0x3fc55555
 800b4f8:	fff00000 	.word	0xfff00000
 800b4fc:	3ff00000 	.word	0x3ff00000
 800b500:	4090cbff 	.word	0x4090cbff
 800b504:	3f6f3400 	.word	0x3f6f3400
 800b508:	4090cc00 	.word	0x4090cc00
 800b50c:	3fe00000 	.word	0x3fe00000

0800b510 <fabs>:
 800b510:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b514:	4619      	mov	r1, r3
 800b516:	4770      	bx	lr

0800b518 <scalbn>:
 800b518:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 800b51c:	4616      	mov	r6, r2
 800b51e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b522:	4683      	mov	fp, r0
 800b524:	468c      	mov	ip, r1
 800b526:	460b      	mov	r3, r1
 800b528:	b982      	cbnz	r2, 800b54c <scalbn+0x34>
 800b52a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b52e:	4303      	orrs	r3, r0
 800b530:	d039      	beq.n	800b5a6 <scalbn+0x8e>
 800b532:	4b2f      	ldr	r3, [pc, #188]	@ (800b5f0 <scalbn+0xd8>)
 800b534:	2200      	movs	r2, #0
 800b536:	f7f4 ffcf 	bl	80004d8 <__aeabi_dmul>
 800b53a:	4b2e      	ldr	r3, [pc, #184]	@ (800b5f4 <scalbn+0xdc>)
 800b53c:	4683      	mov	fp, r0
 800b53e:	429e      	cmp	r6, r3
 800b540:	468c      	mov	ip, r1
 800b542:	da0d      	bge.n	800b560 <scalbn+0x48>
 800b544:	a326      	add	r3, pc, #152	@ (adr r3, 800b5e0 <scalbn+0xc8>)
 800b546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b54a:	e01b      	b.n	800b584 <scalbn+0x6c>
 800b54c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 800b550:	42ba      	cmp	r2, r7
 800b552:	d109      	bne.n	800b568 <scalbn+0x50>
 800b554:	4602      	mov	r2, r0
 800b556:	f7f4 fe09 	bl	800016c <__adddf3>
 800b55a:	4683      	mov	fp, r0
 800b55c:	468c      	mov	ip, r1
 800b55e:	e022      	b.n	800b5a6 <scalbn+0x8e>
 800b560:	460b      	mov	r3, r1
 800b562:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800b566:	3a36      	subs	r2, #54	@ 0x36
 800b568:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b56c:	428e      	cmp	r6, r1
 800b56e:	dd0c      	ble.n	800b58a <scalbn+0x72>
 800b570:	a31d      	add	r3, pc, #116	@ (adr r3, 800b5e8 <scalbn+0xd0>)
 800b572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b576:	461c      	mov	r4, r3
 800b578:	ea4f 71dc 	mov.w	r1, ip, lsr #31
 800b57c:	f361 74df 	bfi	r4, r1, #31, #1
 800b580:	4621      	mov	r1, r4
 800b582:	481d      	ldr	r0, [pc, #116]	@ (800b5f8 <scalbn+0xe0>)
 800b584:	f7f4 ffa8 	bl	80004d8 <__aeabi_dmul>
 800b588:	e7e7      	b.n	800b55a <scalbn+0x42>
 800b58a:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b58e:	4432      	add	r2, r6
 800b590:	428a      	cmp	r2, r1
 800b592:	dced      	bgt.n	800b570 <scalbn+0x58>
 800b594:	2a00      	cmp	r2, #0
 800b596:	dd0a      	ble.n	800b5ae <scalbn+0x96>
 800b598:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b59c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b5a0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b5a4:	46ac      	mov	ip, r5
 800b5a6:	4658      	mov	r0, fp
 800b5a8:	4661      	mov	r1, ip
 800b5aa:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800b5ae:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b5b2:	da09      	bge.n	800b5c8 <scalbn+0xb0>
 800b5b4:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 800b5b8:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 800b5bc:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 800b5c0:	480e      	ldr	r0, [pc, #56]	@ (800b5fc <scalbn+0xe4>)
 800b5c2:	f041 011f 	orr.w	r1, r1, #31
 800b5c6:	e7bd      	b.n	800b544 <scalbn+0x2c>
 800b5c8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b5cc:	3236      	adds	r2, #54	@ 0x36
 800b5ce:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b5d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b5d6:	4658      	mov	r0, fp
 800b5d8:	4629      	mov	r1, r5
 800b5da:	2200      	movs	r2, #0
 800b5dc:	4b08      	ldr	r3, [pc, #32]	@ (800b600 <scalbn+0xe8>)
 800b5de:	e7d1      	b.n	800b584 <scalbn+0x6c>
 800b5e0:	c2f8f359 	.word	0xc2f8f359
 800b5e4:	01a56e1f 	.word	0x01a56e1f
 800b5e8:	8800759c 	.word	0x8800759c
 800b5ec:	7e37e43c 	.word	0x7e37e43c
 800b5f0:	43500000 	.word	0x43500000
 800b5f4:	ffff3cb0 	.word	0xffff3cb0
 800b5f8:	8800759c 	.word	0x8800759c
 800b5fc:	c2f8f359 	.word	0xc2f8f359
 800b600:	3c900000 	.word	0x3c900000

0800b604 <with_errno>:
 800b604:	b570      	push	{r4, r5, r6, lr}
 800b606:	4604      	mov	r4, r0
 800b608:	460d      	mov	r5, r1
 800b60a:	4616      	mov	r6, r2
 800b60c:	f000 ff02 	bl	800c414 <__errno>
 800b610:	4629      	mov	r1, r5
 800b612:	6006      	str	r6, [r0, #0]
 800b614:	4620      	mov	r0, r4
 800b616:	bd70      	pop	{r4, r5, r6, pc}

0800b618 <xflow>:
 800b618:	b513      	push	{r0, r1, r4, lr}
 800b61a:	4604      	mov	r4, r0
 800b61c:	4619      	mov	r1, r3
 800b61e:	4610      	mov	r0, r2
 800b620:	b10c      	cbz	r4, 800b626 <xflow+0xe>
 800b622:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b626:	e9cd 2300 	strd	r2, r3, [sp]
 800b62a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b62e:	f7f4 ff53 	bl	80004d8 <__aeabi_dmul>
 800b632:	2222      	movs	r2, #34	@ 0x22
 800b634:	b002      	add	sp, #8
 800b636:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b63a:	f7ff bfe3 	b.w	800b604 <with_errno>

0800b63e <__math_uflow>:
 800b63e:	2200      	movs	r2, #0
 800b640:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800b644:	f7ff bfe8 	b.w	800b618 <xflow>

0800b648 <__math_oflow>:
 800b648:	2200      	movs	r2, #0
 800b64a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 800b64e:	f7ff bfe3 	b.w	800b618 <xflow>
	...

0800b654 <__ieee754_sqrt>:
 800b654:	4a67      	ldr	r2, [pc, #412]	@ (800b7f4 <__ieee754_sqrt+0x1a0>)
 800b656:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b65a:	438a      	bics	r2, r1
 800b65c:	4606      	mov	r6, r0
 800b65e:	460f      	mov	r7, r1
 800b660:	460b      	mov	r3, r1
 800b662:	4604      	mov	r4, r0
 800b664:	d10e      	bne.n	800b684 <__ieee754_sqrt+0x30>
 800b666:	4602      	mov	r2, r0
 800b668:	f7f4 ff36 	bl	80004d8 <__aeabi_dmul>
 800b66c:	4602      	mov	r2, r0
 800b66e:	460b      	mov	r3, r1
 800b670:	4630      	mov	r0, r6
 800b672:	4639      	mov	r1, r7
 800b674:	f7f4 fd7a 	bl	800016c <__adddf3>
 800b678:	4606      	mov	r6, r0
 800b67a:	460f      	mov	r7, r1
 800b67c:	4630      	mov	r0, r6
 800b67e:	4639      	mov	r1, r7
 800b680:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b684:	2900      	cmp	r1, #0
 800b686:	dc0c      	bgt.n	800b6a2 <__ieee754_sqrt+0x4e>
 800b688:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800b68c:	4302      	orrs	r2, r0
 800b68e:	d0f5      	beq.n	800b67c <__ieee754_sqrt+0x28>
 800b690:	b189      	cbz	r1, 800b6b6 <__ieee754_sqrt+0x62>
 800b692:	4602      	mov	r2, r0
 800b694:	f7f4 fd68 	bl	8000168 <__aeabi_dsub>
 800b698:	4602      	mov	r2, r0
 800b69a:	460b      	mov	r3, r1
 800b69c:	f7f5 f846 	bl	800072c <__aeabi_ddiv>
 800b6a0:	e7ea      	b.n	800b678 <__ieee754_sqrt+0x24>
 800b6a2:	150a      	asrs	r2, r1, #20
 800b6a4:	d115      	bne.n	800b6d2 <__ieee754_sqrt+0x7e>
 800b6a6:	2100      	movs	r1, #0
 800b6a8:	e009      	b.n	800b6be <__ieee754_sqrt+0x6a>
 800b6aa:	0ae3      	lsrs	r3, r4, #11
 800b6ac:	3a15      	subs	r2, #21
 800b6ae:	0564      	lsls	r4, r4, #21
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d0fa      	beq.n	800b6aa <__ieee754_sqrt+0x56>
 800b6b4:	e7f7      	b.n	800b6a6 <__ieee754_sqrt+0x52>
 800b6b6:	460a      	mov	r2, r1
 800b6b8:	e7fa      	b.n	800b6b0 <__ieee754_sqrt+0x5c>
 800b6ba:	005b      	lsls	r3, r3, #1
 800b6bc:	3101      	adds	r1, #1
 800b6be:	02d8      	lsls	r0, r3, #11
 800b6c0:	d5fb      	bpl.n	800b6ba <__ieee754_sqrt+0x66>
 800b6c2:	1e48      	subs	r0, r1, #1
 800b6c4:	1a12      	subs	r2, r2, r0
 800b6c6:	f1c1 0020 	rsb	r0, r1, #32
 800b6ca:	fa24 f000 	lsr.w	r0, r4, r0
 800b6ce:	4303      	orrs	r3, r0
 800b6d0:	408c      	lsls	r4, r1
 800b6d2:	2600      	movs	r6, #0
 800b6d4:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b6d8:	2116      	movs	r1, #22
 800b6da:	07d2      	lsls	r2, r2, #31
 800b6dc:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800b6e0:	4632      	mov	r2, r6
 800b6e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6ea:	bf5c      	itt	pl
 800b6ec:	005b      	lslpl	r3, r3, #1
 800b6ee:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800b6f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b6f6:	bf58      	it	pl
 800b6f8:	0064      	lslpl	r4, r4, #1
 800b6fa:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800b6fe:	107f      	asrs	r7, r7, #1
 800b700:	0064      	lsls	r4, r4, #1
 800b702:	1815      	adds	r5, r2, r0
 800b704:	429d      	cmp	r5, r3
 800b706:	bfde      	ittt	le
 800b708:	182a      	addle	r2, r5, r0
 800b70a:	1b5b      	suble	r3, r3, r5
 800b70c:	1836      	addle	r6, r6, r0
 800b70e:	0fe5      	lsrs	r5, r4, #31
 800b710:	3901      	subs	r1, #1
 800b712:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b716:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800b71a:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b71e:	d1f0      	bne.n	800b702 <__ieee754_sqrt+0xae>
 800b720:	460d      	mov	r5, r1
 800b722:	f04f 0a20 	mov.w	sl, #32
 800b726:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 800b72a:	429a      	cmp	r2, r3
 800b72c:	eb01 0c00 	add.w	ip, r1, r0
 800b730:	db02      	blt.n	800b738 <__ieee754_sqrt+0xe4>
 800b732:	d113      	bne.n	800b75c <__ieee754_sqrt+0x108>
 800b734:	45a4      	cmp	ip, r4
 800b736:	d811      	bhi.n	800b75c <__ieee754_sqrt+0x108>
 800b738:	f1bc 0f00 	cmp.w	ip, #0
 800b73c:	eb0c 0100 	add.w	r1, ip, r0
 800b740:	da42      	bge.n	800b7c8 <__ieee754_sqrt+0x174>
 800b742:	2900      	cmp	r1, #0
 800b744:	db40      	blt.n	800b7c8 <__ieee754_sqrt+0x174>
 800b746:	f102 0e01 	add.w	lr, r2, #1
 800b74a:	1a9b      	subs	r3, r3, r2
 800b74c:	4672      	mov	r2, lr
 800b74e:	45a4      	cmp	ip, r4
 800b750:	bf88      	it	hi
 800b752:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800b756:	eba4 040c 	sub.w	r4, r4, ip
 800b75a:	4405      	add	r5, r0
 800b75c:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 800b760:	f1ba 0a01 	subs.w	sl, sl, #1
 800b764:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 800b768:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800b76c:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800b770:	d1db      	bne.n	800b72a <__ieee754_sqrt+0xd6>
 800b772:	431c      	orrs	r4, r3
 800b774:	d01a      	beq.n	800b7ac <__ieee754_sqrt+0x158>
 800b776:	4c20      	ldr	r4, [pc, #128]	@ (800b7f8 <__ieee754_sqrt+0x1a4>)
 800b778:	f8df b080 	ldr.w	fp, [pc, #128]	@ 800b7fc <__ieee754_sqrt+0x1a8>
 800b77c:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b780:	e9db 2300 	ldrd	r2, r3, [fp]
 800b784:	f7f4 fcf0 	bl	8000168 <__aeabi_dsub>
 800b788:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b78c:	4602      	mov	r2, r0
 800b78e:	460b      	mov	r3, r1
 800b790:	4640      	mov	r0, r8
 800b792:	4649      	mov	r1, r9
 800b794:	f7f5 f91c 	bl	80009d0 <__aeabi_dcmple>
 800b798:	b140      	cbz	r0, 800b7ac <__ieee754_sqrt+0x158>
 800b79a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b79e:	e9db 2300 	ldrd	r2, r3, [fp]
 800b7a2:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 800b7a6:	d111      	bne.n	800b7cc <__ieee754_sqrt+0x178>
 800b7a8:	4655      	mov	r5, sl
 800b7aa:	3601      	adds	r6, #1
 800b7ac:	1072      	asrs	r2, r6, #1
 800b7ae:	086b      	lsrs	r3, r5, #1
 800b7b0:	07f1      	lsls	r1, r6, #31
 800b7b2:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b7b6:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b7ba:	bf48      	it	mi
 800b7bc:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 800b7c6:	e757      	b.n	800b678 <__ieee754_sqrt+0x24>
 800b7c8:	4696      	mov	lr, r2
 800b7ca:	e7be      	b.n	800b74a <__ieee754_sqrt+0xf6>
 800b7cc:	f7f4 fcce 	bl	800016c <__adddf3>
 800b7d0:	e9d4 8900 	ldrd	r8, r9, [r4]
 800b7d4:	4602      	mov	r2, r0
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	4640      	mov	r0, r8
 800b7da:	4649      	mov	r1, r9
 800b7dc:	f7f5 f8ee 	bl	80009bc <__aeabi_dcmplt>
 800b7e0:	b120      	cbz	r0, 800b7ec <__ieee754_sqrt+0x198>
 800b7e2:	1ca8      	adds	r0, r5, #2
 800b7e4:	bf08      	it	eq
 800b7e6:	3601      	addeq	r6, #1
 800b7e8:	3502      	adds	r5, #2
 800b7ea:	e7df      	b.n	800b7ac <__ieee754_sqrt+0x158>
 800b7ec:	1c6b      	adds	r3, r5, #1
 800b7ee:	f023 0501 	bic.w	r5, r3, #1
 800b7f2:	e7db      	b.n	800b7ac <__ieee754_sqrt+0x158>
 800b7f4:	7ff00000 	.word	0x7ff00000
 800b7f8:	20000038 	.word	0x20000038
 800b7fc:	20000030 	.word	0x20000030

0800b800 <realloc>:
 800b800:	4b02      	ldr	r3, [pc, #8]	@ (800b80c <realloc+0xc>)
 800b802:	460a      	mov	r2, r1
 800b804:	4601      	mov	r1, r0
 800b806:	6818      	ldr	r0, [r3, #0]
 800b808:	f000 b802 	b.w	800b810 <_realloc_r>
 800b80c:	2000004c 	.word	0x2000004c

0800b810 <_realloc_r>:
 800b810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b814:	4680      	mov	r8, r0
 800b816:	4615      	mov	r5, r2
 800b818:	460c      	mov	r4, r1
 800b81a:	b921      	cbnz	r1, 800b826 <_realloc_r+0x16>
 800b81c:	4611      	mov	r1, r2
 800b81e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b822:	f001 bd03 	b.w	800d22c <_malloc_r>
 800b826:	b92a      	cbnz	r2, 800b834 <_realloc_r+0x24>
 800b828:	f001 fc8e 	bl	800d148 <_free_r>
 800b82c:	2400      	movs	r4, #0
 800b82e:	4620      	mov	r0, r4
 800b830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b834:	f002 f906 	bl	800da44 <_malloc_usable_size_r>
 800b838:	4285      	cmp	r5, r0
 800b83a:	4606      	mov	r6, r0
 800b83c:	d802      	bhi.n	800b844 <_realloc_r+0x34>
 800b83e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b842:	d8f4      	bhi.n	800b82e <_realloc_r+0x1e>
 800b844:	4629      	mov	r1, r5
 800b846:	4640      	mov	r0, r8
 800b848:	f001 fcf0 	bl	800d22c <_malloc_r>
 800b84c:	4607      	mov	r7, r0
 800b84e:	2800      	cmp	r0, #0
 800b850:	d0ec      	beq.n	800b82c <_realloc_r+0x1c>
 800b852:	42b5      	cmp	r5, r6
 800b854:	462a      	mov	r2, r5
 800b856:	4621      	mov	r1, r4
 800b858:	bf28      	it	cs
 800b85a:	4632      	movcs	r2, r6
 800b85c:	f000 fe15 	bl	800c48a <memcpy>
 800b860:	4621      	mov	r1, r4
 800b862:	4640      	mov	r0, r8
 800b864:	f001 fc70 	bl	800d148 <_free_r>
 800b868:	463c      	mov	r4, r7
 800b86a:	e7e0      	b.n	800b82e <_realloc_r+0x1e>

0800b86c <__cvt>:
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b872:	461d      	mov	r5, r3
 800b874:	bfbb      	ittet	lt
 800b876:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800b87a:	461d      	movlt	r5, r3
 800b87c:	2300      	movge	r3, #0
 800b87e:	232d      	movlt	r3, #45	@ 0x2d
 800b880:	b088      	sub	sp, #32
 800b882:	4614      	mov	r4, r2
 800b884:	bfb8      	it	lt
 800b886:	4614      	movlt	r4, r2
 800b888:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b88a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800b88c:	7013      	strb	r3, [r2, #0]
 800b88e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b890:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800b894:	f023 0820 	bic.w	r8, r3, #32
 800b898:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b89c:	d005      	beq.n	800b8aa <__cvt+0x3e>
 800b89e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b8a2:	d100      	bne.n	800b8a6 <__cvt+0x3a>
 800b8a4:	3601      	adds	r6, #1
 800b8a6:	2302      	movs	r3, #2
 800b8a8:	e000      	b.n	800b8ac <__cvt+0x40>
 800b8aa:	2303      	movs	r3, #3
 800b8ac:	aa07      	add	r2, sp, #28
 800b8ae:	9204      	str	r2, [sp, #16]
 800b8b0:	aa06      	add	r2, sp, #24
 800b8b2:	e9cd a202 	strd	sl, r2, [sp, #8]
 800b8b6:	e9cd 3600 	strd	r3, r6, [sp]
 800b8ba:	4622      	mov	r2, r4
 800b8bc:	462b      	mov	r3, r5
 800b8be:	f000 fe7b 	bl	800c5b8 <_dtoa_r>
 800b8c2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b8c6:	4607      	mov	r7, r0
 800b8c8:	d119      	bne.n	800b8fe <__cvt+0x92>
 800b8ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b8cc:	07db      	lsls	r3, r3, #31
 800b8ce:	d50e      	bpl.n	800b8ee <__cvt+0x82>
 800b8d0:	eb00 0906 	add.w	r9, r0, r6
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	4620      	mov	r0, r4
 800b8da:	4629      	mov	r1, r5
 800b8dc:	f7f5 f864 	bl	80009a8 <__aeabi_dcmpeq>
 800b8e0:	b108      	cbz	r0, 800b8e6 <__cvt+0x7a>
 800b8e2:	f8cd 901c 	str.w	r9, [sp, #28]
 800b8e6:	2230      	movs	r2, #48	@ 0x30
 800b8e8:	9b07      	ldr	r3, [sp, #28]
 800b8ea:	454b      	cmp	r3, r9
 800b8ec:	d31e      	bcc.n	800b92c <__cvt+0xc0>
 800b8ee:	4638      	mov	r0, r7
 800b8f0:	9b07      	ldr	r3, [sp, #28]
 800b8f2:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800b8f4:	1bdb      	subs	r3, r3, r7
 800b8f6:	6013      	str	r3, [r2, #0]
 800b8f8:	b008      	add	sp, #32
 800b8fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8fe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b902:	eb00 0906 	add.w	r9, r0, r6
 800b906:	d1e5      	bne.n	800b8d4 <__cvt+0x68>
 800b908:	7803      	ldrb	r3, [r0, #0]
 800b90a:	2b30      	cmp	r3, #48	@ 0x30
 800b90c:	d10a      	bne.n	800b924 <__cvt+0xb8>
 800b90e:	2200      	movs	r2, #0
 800b910:	2300      	movs	r3, #0
 800b912:	4620      	mov	r0, r4
 800b914:	4629      	mov	r1, r5
 800b916:	f7f5 f847 	bl	80009a8 <__aeabi_dcmpeq>
 800b91a:	b918      	cbnz	r0, 800b924 <__cvt+0xb8>
 800b91c:	f1c6 0601 	rsb	r6, r6, #1
 800b920:	f8ca 6000 	str.w	r6, [sl]
 800b924:	f8da 3000 	ldr.w	r3, [sl]
 800b928:	4499      	add	r9, r3
 800b92a:	e7d3      	b.n	800b8d4 <__cvt+0x68>
 800b92c:	1c59      	adds	r1, r3, #1
 800b92e:	9107      	str	r1, [sp, #28]
 800b930:	701a      	strb	r2, [r3, #0]
 800b932:	e7d9      	b.n	800b8e8 <__cvt+0x7c>

0800b934 <__exponent>:
 800b934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b936:	2900      	cmp	r1, #0
 800b938:	bfb6      	itet	lt
 800b93a:	232d      	movlt	r3, #45	@ 0x2d
 800b93c:	232b      	movge	r3, #43	@ 0x2b
 800b93e:	4249      	neglt	r1, r1
 800b940:	2909      	cmp	r1, #9
 800b942:	7002      	strb	r2, [r0, #0]
 800b944:	7043      	strb	r3, [r0, #1]
 800b946:	dd29      	ble.n	800b99c <__exponent+0x68>
 800b948:	f10d 0307 	add.w	r3, sp, #7
 800b94c:	461d      	mov	r5, r3
 800b94e:	270a      	movs	r7, #10
 800b950:	fbb1 f6f7 	udiv	r6, r1, r7
 800b954:	461a      	mov	r2, r3
 800b956:	fb07 1416 	mls	r4, r7, r6, r1
 800b95a:	3430      	adds	r4, #48	@ 0x30
 800b95c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b960:	460c      	mov	r4, r1
 800b962:	2c63      	cmp	r4, #99	@ 0x63
 800b964:	4631      	mov	r1, r6
 800b966:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b96a:	dcf1      	bgt.n	800b950 <__exponent+0x1c>
 800b96c:	3130      	adds	r1, #48	@ 0x30
 800b96e:	1e94      	subs	r4, r2, #2
 800b970:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b974:	4623      	mov	r3, r4
 800b976:	1c41      	adds	r1, r0, #1
 800b978:	42ab      	cmp	r3, r5
 800b97a:	d30a      	bcc.n	800b992 <__exponent+0x5e>
 800b97c:	f10d 0309 	add.w	r3, sp, #9
 800b980:	1a9b      	subs	r3, r3, r2
 800b982:	42ac      	cmp	r4, r5
 800b984:	bf88      	it	hi
 800b986:	2300      	movhi	r3, #0
 800b988:	3302      	adds	r3, #2
 800b98a:	4403      	add	r3, r0
 800b98c:	1a18      	subs	r0, r3, r0
 800b98e:	b003      	add	sp, #12
 800b990:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b992:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b996:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b99a:	e7ed      	b.n	800b978 <__exponent+0x44>
 800b99c:	2330      	movs	r3, #48	@ 0x30
 800b99e:	3130      	adds	r1, #48	@ 0x30
 800b9a0:	7083      	strb	r3, [r0, #2]
 800b9a2:	70c1      	strb	r1, [r0, #3]
 800b9a4:	1d03      	adds	r3, r0, #4
 800b9a6:	e7f1      	b.n	800b98c <__exponent+0x58>

0800b9a8 <_printf_float>:
 800b9a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ac:	b091      	sub	sp, #68	@ 0x44
 800b9ae:	460c      	mov	r4, r1
 800b9b0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800b9b4:	4616      	mov	r6, r2
 800b9b6:	461f      	mov	r7, r3
 800b9b8:	4605      	mov	r5, r0
 800b9ba:	f000 fce1 	bl	800c380 <_localeconv_r>
 800b9be:	6803      	ldr	r3, [r0, #0]
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	9308      	str	r3, [sp, #32]
 800b9c4:	f7f4 fbc4 	bl	8000150 <strlen>
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	930e      	str	r3, [sp, #56]	@ 0x38
 800b9cc:	f8d8 3000 	ldr.w	r3, [r8]
 800b9d0:	9009      	str	r0, [sp, #36]	@ 0x24
 800b9d2:	3307      	adds	r3, #7
 800b9d4:	f023 0307 	bic.w	r3, r3, #7
 800b9d8:	f103 0208 	add.w	r2, r3, #8
 800b9dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b9e0:	f8d4 b000 	ldr.w	fp, [r4]
 800b9e4:	f8c8 2000 	str.w	r2, [r8]
 800b9e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b9ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b9f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9f2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800b9f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b9fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9fe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ba02:	4b9c      	ldr	r3, [pc, #624]	@ (800bc74 <_printf_float+0x2cc>)
 800ba04:	f7f5 f802 	bl	8000a0c <__aeabi_dcmpun>
 800ba08:	bb70      	cbnz	r0, 800ba68 <_printf_float+0xc0>
 800ba0a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ba0e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ba12:	4b98      	ldr	r3, [pc, #608]	@ (800bc74 <_printf_float+0x2cc>)
 800ba14:	f7f4 ffdc 	bl	80009d0 <__aeabi_dcmple>
 800ba18:	bb30      	cbnz	r0, 800ba68 <_printf_float+0xc0>
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	4640      	mov	r0, r8
 800ba20:	4649      	mov	r1, r9
 800ba22:	f7f4 ffcb 	bl	80009bc <__aeabi_dcmplt>
 800ba26:	b110      	cbz	r0, 800ba2e <_printf_float+0x86>
 800ba28:	232d      	movs	r3, #45	@ 0x2d
 800ba2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba2e:	4a92      	ldr	r2, [pc, #584]	@ (800bc78 <_printf_float+0x2d0>)
 800ba30:	4b92      	ldr	r3, [pc, #584]	@ (800bc7c <_printf_float+0x2d4>)
 800ba32:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ba36:	bf94      	ite	ls
 800ba38:	4690      	movls	r8, r2
 800ba3a:	4698      	movhi	r8, r3
 800ba3c:	2303      	movs	r3, #3
 800ba3e:	f04f 0900 	mov.w	r9, #0
 800ba42:	6123      	str	r3, [r4, #16]
 800ba44:	f02b 0304 	bic.w	r3, fp, #4
 800ba48:	6023      	str	r3, [r4, #0]
 800ba4a:	4633      	mov	r3, r6
 800ba4c:	4621      	mov	r1, r4
 800ba4e:	4628      	mov	r0, r5
 800ba50:	9700      	str	r7, [sp, #0]
 800ba52:	aa0f      	add	r2, sp, #60	@ 0x3c
 800ba54:	f000 f9d4 	bl	800be00 <_printf_common>
 800ba58:	3001      	adds	r0, #1
 800ba5a:	f040 8090 	bne.w	800bb7e <_printf_float+0x1d6>
 800ba5e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba62:	b011      	add	sp, #68	@ 0x44
 800ba64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba68:	4642      	mov	r2, r8
 800ba6a:	464b      	mov	r3, r9
 800ba6c:	4640      	mov	r0, r8
 800ba6e:	4649      	mov	r1, r9
 800ba70:	f7f4 ffcc 	bl	8000a0c <__aeabi_dcmpun>
 800ba74:	b148      	cbz	r0, 800ba8a <_printf_float+0xe2>
 800ba76:	464b      	mov	r3, r9
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	bfb8      	it	lt
 800ba7c:	232d      	movlt	r3, #45	@ 0x2d
 800ba7e:	4a80      	ldr	r2, [pc, #512]	@ (800bc80 <_printf_float+0x2d8>)
 800ba80:	bfb8      	it	lt
 800ba82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ba86:	4b7f      	ldr	r3, [pc, #508]	@ (800bc84 <_printf_float+0x2dc>)
 800ba88:	e7d3      	b.n	800ba32 <_printf_float+0x8a>
 800ba8a:	6863      	ldr	r3, [r4, #4]
 800ba8c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800ba90:	1c5a      	adds	r2, r3, #1
 800ba92:	d13f      	bne.n	800bb14 <_printf_float+0x16c>
 800ba94:	2306      	movs	r3, #6
 800ba96:	6063      	str	r3, [r4, #4]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800ba9e:	6023      	str	r3, [r4, #0]
 800baa0:	9206      	str	r2, [sp, #24]
 800baa2:	aa0e      	add	r2, sp, #56	@ 0x38
 800baa4:	e9cd a204 	strd	sl, r2, [sp, #16]
 800baa8:	aa0d      	add	r2, sp, #52	@ 0x34
 800baaa:	9203      	str	r2, [sp, #12]
 800baac:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800bab0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800bab4:	6863      	ldr	r3, [r4, #4]
 800bab6:	4642      	mov	r2, r8
 800bab8:	9300      	str	r3, [sp, #0]
 800baba:	4628      	mov	r0, r5
 800babc:	464b      	mov	r3, r9
 800babe:	910a      	str	r1, [sp, #40]	@ 0x28
 800bac0:	f7ff fed4 	bl	800b86c <__cvt>
 800bac4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bac6:	4680      	mov	r8, r0
 800bac8:	2947      	cmp	r1, #71	@ 0x47
 800baca:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800bacc:	d128      	bne.n	800bb20 <_printf_float+0x178>
 800bace:	1cc8      	adds	r0, r1, #3
 800bad0:	db02      	blt.n	800bad8 <_printf_float+0x130>
 800bad2:	6863      	ldr	r3, [r4, #4]
 800bad4:	4299      	cmp	r1, r3
 800bad6:	dd40      	ble.n	800bb5a <_printf_float+0x1b2>
 800bad8:	f1aa 0a02 	sub.w	sl, sl, #2
 800badc:	fa5f fa8a 	uxtb.w	sl, sl
 800bae0:	4652      	mov	r2, sl
 800bae2:	3901      	subs	r1, #1
 800bae4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bae8:	910d      	str	r1, [sp, #52]	@ 0x34
 800baea:	f7ff ff23 	bl	800b934 <__exponent>
 800baee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baf0:	4681      	mov	r9, r0
 800baf2:	1813      	adds	r3, r2, r0
 800baf4:	2a01      	cmp	r2, #1
 800baf6:	6123      	str	r3, [r4, #16]
 800baf8:	dc02      	bgt.n	800bb00 <_printf_float+0x158>
 800bafa:	6822      	ldr	r2, [r4, #0]
 800bafc:	07d2      	lsls	r2, r2, #31
 800bafe:	d501      	bpl.n	800bb04 <_printf_float+0x15c>
 800bb00:	3301      	adds	r3, #1
 800bb02:	6123      	str	r3, [r4, #16]
 800bb04:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d09e      	beq.n	800ba4a <_printf_float+0xa2>
 800bb0c:	232d      	movs	r3, #45	@ 0x2d
 800bb0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb12:	e79a      	b.n	800ba4a <_printf_float+0xa2>
 800bb14:	2947      	cmp	r1, #71	@ 0x47
 800bb16:	d1bf      	bne.n	800ba98 <_printf_float+0xf0>
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d1bd      	bne.n	800ba98 <_printf_float+0xf0>
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e7ba      	b.n	800ba96 <_printf_float+0xee>
 800bb20:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bb24:	d9dc      	bls.n	800bae0 <_printf_float+0x138>
 800bb26:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bb2a:	d118      	bne.n	800bb5e <_printf_float+0x1b6>
 800bb2c:	2900      	cmp	r1, #0
 800bb2e:	6863      	ldr	r3, [r4, #4]
 800bb30:	dd0b      	ble.n	800bb4a <_printf_float+0x1a2>
 800bb32:	6121      	str	r1, [r4, #16]
 800bb34:	b913      	cbnz	r3, 800bb3c <_printf_float+0x194>
 800bb36:	6822      	ldr	r2, [r4, #0]
 800bb38:	07d0      	lsls	r0, r2, #31
 800bb3a:	d502      	bpl.n	800bb42 <_printf_float+0x19a>
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	440b      	add	r3, r1
 800bb40:	6123      	str	r3, [r4, #16]
 800bb42:	f04f 0900 	mov.w	r9, #0
 800bb46:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bb48:	e7dc      	b.n	800bb04 <_printf_float+0x15c>
 800bb4a:	b913      	cbnz	r3, 800bb52 <_printf_float+0x1aa>
 800bb4c:	6822      	ldr	r2, [r4, #0]
 800bb4e:	07d2      	lsls	r2, r2, #31
 800bb50:	d501      	bpl.n	800bb56 <_printf_float+0x1ae>
 800bb52:	3302      	adds	r3, #2
 800bb54:	e7f4      	b.n	800bb40 <_printf_float+0x198>
 800bb56:	2301      	movs	r3, #1
 800bb58:	e7f2      	b.n	800bb40 <_printf_float+0x198>
 800bb5a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bb5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb60:	4299      	cmp	r1, r3
 800bb62:	db05      	blt.n	800bb70 <_printf_float+0x1c8>
 800bb64:	6823      	ldr	r3, [r4, #0]
 800bb66:	6121      	str	r1, [r4, #16]
 800bb68:	07d8      	lsls	r0, r3, #31
 800bb6a:	d5ea      	bpl.n	800bb42 <_printf_float+0x19a>
 800bb6c:	1c4b      	adds	r3, r1, #1
 800bb6e:	e7e7      	b.n	800bb40 <_printf_float+0x198>
 800bb70:	2900      	cmp	r1, #0
 800bb72:	bfcc      	ite	gt
 800bb74:	2201      	movgt	r2, #1
 800bb76:	f1c1 0202 	rsble	r2, r1, #2
 800bb7a:	4413      	add	r3, r2
 800bb7c:	e7e0      	b.n	800bb40 <_printf_float+0x198>
 800bb7e:	6823      	ldr	r3, [r4, #0]
 800bb80:	055a      	lsls	r2, r3, #21
 800bb82:	d407      	bmi.n	800bb94 <_printf_float+0x1ec>
 800bb84:	6923      	ldr	r3, [r4, #16]
 800bb86:	4642      	mov	r2, r8
 800bb88:	4631      	mov	r1, r6
 800bb8a:	4628      	mov	r0, r5
 800bb8c:	47b8      	blx	r7
 800bb8e:	3001      	adds	r0, #1
 800bb90:	d12b      	bne.n	800bbea <_printf_float+0x242>
 800bb92:	e764      	b.n	800ba5e <_printf_float+0xb6>
 800bb94:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bb98:	f240 80dc 	bls.w	800bd54 <_printf_float+0x3ac>
 800bb9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bba0:	2200      	movs	r2, #0
 800bba2:	2300      	movs	r3, #0
 800bba4:	f7f4 ff00 	bl	80009a8 <__aeabi_dcmpeq>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	d033      	beq.n	800bc14 <_printf_float+0x26c>
 800bbac:	2301      	movs	r3, #1
 800bbae:	4631      	mov	r1, r6
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	4a35      	ldr	r2, [pc, #212]	@ (800bc88 <_printf_float+0x2e0>)
 800bbb4:	47b8      	blx	r7
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	f43f af51 	beq.w	800ba5e <_printf_float+0xb6>
 800bbbc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800bbc0:	4543      	cmp	r3, r8
 800bbc2:	db02      	blt.n	800bbca <_printf_float+0x222>
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	07d8      	lsls	r0, r3, #31
 800bbc8:	d50f      	bpl.n	800bbea <_printf_float+0x242>
 800bbca:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bbce:	4631      	mov	r1, r6
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	47b8      	blx	r7
 800bbd4:	3001      	adds	r0, #1
 800bbd6:	f43f af42 	beq.w	800ba5e <_printf_float+0xb6>
 800bbda:	f04f 0900 	mov.w	r9, #0
 800bbde:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800bbe2:	f104 0a1a 	add.w	sl, r4, #26
 800bbe6:	45c8      	cmp	r8, r9
 800bbe8:	dc09      	bgt.n	800bbfe <_printf_float+0x256>
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	079b      	lsls	r3, r3, #30
 800bbee:	f100 8102 	bmi.w	800bdf6 <_printf_float+0x44e>
 800bbf2:	68e0      	ldr	r0, [r4, #12]
 800bbf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbf6:	4298      	cmp	r0, r3
 800bbf8:	bfb8      	it	lt
 800bbfa:	4618      	movlt	r0, r3
 800bbfc:	e731      	b.n	800ba62 <_printf_float+0xba>
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4652      	mov	r2, sl
 800bc02:	4631      	mov	r1, r6
 800bc04:	4628      	mov	r0, r5
 800bc06:	47b8      	blx	r7
 800bc08:	3001      	adds	r0, #1
 800bc0a:	f43f af28 	beq.w	800ba5e <_printf_float+0xb6>
 800bc0e:	f109 0901 	add.w	r9, r9, #1
 800bc12:	e7e8      	b.n	800bbe6 <_printf_float+0x23e>
 800bc14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	dc38      	bgt.n	800bc8c <_printf_float+0x2e4>
 800bc1a:	2301      	movs	r3, #1
 800bc1c:	4631      	mov	r1, r6
 800bc1e:	4628      	mov	r0, r5
 800bc20:	4a19      	ldr	r2, [pc, #100]	@ (800bc88 <_printf_float+0x2e0>)
 800bc22:	47b8      	blx	r7
 800bc24:	3001      	adds	r0, #1
 800bc26:	f43f af1a 	beq.w	800ba5e <_printf_float+0xb6>
 800bc2a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800bc2e:	ea59 0303 	orrs.w	r3, r9, r3
 800bc32:	d102      	bne.n	800bc3a <_printf_float+0x292>
 800bc34:	6823      	ldr	r3, [r4, #0]
 800bc36:	07d9      	lsls	r1, r3, #31
 800bc38:	d5d7      	bpl.n	800bbea <_printf_float+0x242>
 800bc3a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bc3e:	4631      	mov	r1, r6
 800bc40:	4628      	mov	r0, r5
 800bc42:	47b8      	blx	r7
 800bc44:	3001      	adds	r0, #1
 800bc46:	f43f af0a 	beq.w	800ba5e <_printf_float+0xb6>
 800bc4a:	f04f 0a00 	mov.w	sl, #0
 800bc4e:	f104 0b1a 	add.w	fp, r4, #26
 800bc52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc54:	425b      	negs	r3, r3
 800bc56:	4553      	cmp	r3, sl
 800bc58:	dc01      	bgt.n	800bc5e <_printf_float+0x2b6>
 800bc5a:	464b      	mov	r3, r9
 800bc5c:	e793      	b.n	800bb86 <_printf_float+0x1de>
 800bc5e:	2301      	movs	r3, #1
 800bc60:	465a      	mov	r2, fp
 800bc62:	4631      	mov	r1, r6
 800bc64:	4628      	mov	r0, r5
 800bc66:	47b8      	blx	r7
 800bc68:	3001      	adds	r0, #1
 800bc6a:	f43f aef8 	beq.w	800ba5e <_printf_float+0xb6>
 800bc6e:	f10a 0a01 	add.w	sl, sl, #1
 800bc72:	e7ee      	b.n	800bc52 <_printf_float+0x2aa>
 800bc74:	7fefffff 	.word	0x7fefffff
 800bc78:	0800e900 	.word	0x0800e900
 800bc7c:	0800e904 	.word	0x0800e904
 800bc80:	0800e908 	.word	0x0800e908
 800bc84:	0800e90c 	.word	0x0800e90c
 800bc88:	0800e910 	.word	0x0800e910
 800bc8c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bc8e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bc92:	4553      	cmp	r3, sl
 800bc94:	bfa8      	it	ge
 800bc96:	4653      	movge	r3, sl
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	4699      	mov	r9, r3
 800bc9c:	dc36      	bgt.n	800bd0c <_printf_float+0x364>
 800bc9e:	f04f 0b00 	mov.w	fp, #0
 800bca2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bca6:	f104 021a 	add.w	r2, r4, #26
 800bcaa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bcac:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcae:	eba3 0309 	sub.w	r3, r3, r9
 800bcb2:	455b      	cmp	r3, fp
 800bcb4:	dc31      	bgt.n	800bd1a <_printf_float+0x372>
 800bcb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcb8:	459a      	cmp	sl, r3
 800bcba:	dc3a      	bgt.n	800bd32 <_printf_float+0x38a>
 800bcbc:	6823      	ldr	r3, [r4, #0]
 800bcbe:	07da      	lsls	r2, r3, #31
 800bcc0:	d437      	bmi.n	800bd32 <_printf_float+0x38a>
 800bcc2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcc4:	ebaa 0903 	sub.w	r9, sl, r3
 800bcc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcca:	ebaa 0303 	sub.w	r3, sl, r3
 800bcce:	4599      	cmp	r9, r3
 800bcd0:	bfa8      	it	ge
 800bcd2:	4699      	movge	r9, r3
 800bcd4:	f1b9 0f00 	cmp.w	r9, #0
 800bcd8:	dc33      	bgt.n	800bd42 <_printf_float+0x39a>
 800bcda:	f04f 0800 	mov.w	r8, #0
 800bcde:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bce2:	f104 0b1a 	add.w	fp, r4, #26
 800bce6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bce8:	ebaa 0303 	sub.w	r3, sl, r3
 800bcec:	eba3 0309 	sub.w	r3, r3, r9
 800bcf0:	4543      	cmp	r3, r8
 800bcf2:	f77f af7a 	ble.w	800bbea <_printf_float+0x242>
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	465a      	mov	r2, fp
 800bcfa:	4631      	mov	r1, r6
 800bcfc:	4628      	mov	r0, r5
 800bcfe:	47b8      	blx	r7
 800bd00:	3001      	adds	r0, #1
 800bd02:	f43f aeac 	beq.w	800ba5e <_printf_float+0xb6>
 800bd06:	f108 0801 	add.w	r8, r8, #1
 800bd0a:	e7ec      	b.n	800bce6 <_printf_float+0x33e>
 800bd0c:	4642      	mov	r2, r8
 800bd0e:	4631      	mov	r1, r6
 800bd10:	4628      	mov	r0, r5
 800bd12:	47b8      	blx	r7
 800bd14:	3001      	adds	r0, #1
 800bd16:	d1c2      	bne.n	800bc9e <_printf_float+0x2f6>
 800bd18:	e6a1      	b.n	800ba5e <_printf_float+0xb6>
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	4631      	mov	r1, r6
 800bd1e:	4628      	mov	r0, r5
 800bd20:	920a      	str	r2, [sp, #40]	@ 0x28
 800bd22:	47b8      	blx	r7
 800bd24:	3001      	adds	r0, #1
 800bd26:	f43f ae9a 	beq.w	800ba5e <_printf_float+0xb6>
 800bd2a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd2c:	f10b 0b01 	add.w	fp, fp, #1
 800bd30:	e7bb      	b.n	800bcaa <_printf_float+0x302>
 800bd32:	4631      	mov	r1, r6
 800bd34:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd38:	4628      	mov	r0, r5
 800bd3a:	47b8      	blx	r7
 800bd3c:	3001      	adds	r0, #1
 800bd3e:	d1c0      	bne.n	800bcc2 <_printf_float+0x31a>
 800bd40:	e68d      	b.n	800ba5e <_printf_float+0xb6>
 800bd42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bd44:	464b      	mov	r3, r9
 800bd46:	4631      	mov	r1, r6
 800bd48:	4628      	mov	r0, r5
 800bd4a:	4442      	add	r2, r8
 800bd4c:	47b8      	blx	r7
 800bd4e:	3001      	adds	r0, #1
 800bd50:	d1c3      	bne.n	800bcda <_printf_float+0x332>
 800bd52:	e684      	b.n	800ba5e <_printf_float+0xb6>
 800bd54:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800bd58:	f1ba 0f01 	cmp.w	sl, #1
 800bd5c:	dc01      	bgt.n	800bd62 <_printf_float+0x3ba>
 800bd5e:	07db      	lsls	r3, r3, #31
 800bd60:	d536      	bpl.n	800bdd0 <_printf_float+0x428>
 800bd62:	2301      	movs	r3, #1
 800bd64:	4642      	mov	r2, r8
 800bd66:	4631      	mov	r1, r6
 800bd68:	4628      	mov	r0, r5
 800bd6a:	47b8      	blx	r7
 800bd6c:	3001      	adds	r0, #1
 800bd6e:	f43f ae76 	beq.w	800ba5e <_printf_float+0xb6>
 800bd72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd76:	4631      	mov	r1, r6
 800bd78:	4628      	mov	r0, r5
 800bd7a:	47b8      	blx	r7
 800bd7c:	3001      	adds	r0, #1
 800bd7e:	f43f ae6e 	beq.w	800ba5e <_printf_float+0xb6>
 800bd82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bd86:	2200      	movs	r2, #0
 800bd88:	2300      	movs	r3, #0
 800bd8a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800bd8e:	f7f4 fe0b 	bl	80009a8 <__aeabi_dcmpeq>
 800bd92:	b9c0      	cbnz	r0, 800bdc6 <_printf_float+0x41e>
 800bd94:	4653      	mov	r3, sl
 800bd96:	f108 0201 	add.w	r2, r8, #1
 800bd9a:	4631      	mov	r1, r6
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	47b8      	blx	r7
 800bda0:	3001      	adds	r0, #1
 800bda2:	d10c      	bne.n	800bdbe <_printf_float+0x416>
 800bda4:	e65b      	b.n	800ba5e <_printf_float+0xb6>
 800bda6:	2301      	movs	r3, #1
 800bda8:	465a      	mov	r2, fp
 800bdaa:	4631      	mov	r1, r6
 800bdac:	4628      	mov	r0, r5
 800bdae:	47b8      	blx	r7
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	f43f ae54 	beq.w	800ba5e <_printf_float+0xb6>
 800bdb6:	f108 0801 	add.w	r8, r8, #1
 800bdba:	45d0      	cmp	r8, sl
 800bdbc:	dbf3      	blt.n	800bda6 <_printf_float+0x3fe>
 800bdbe:	464b      	mov	r3, r9
 800bdc0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bdc4:	e6e0      	b.n	800bb88 <_printf_float+0x1e0>
 800bdc6:	f04f 0800 	mov.w	r8, #0
 800bdca:	f104 0b1a 	add.w	fp, r4, #26
 800bdce:	e7f4      	b.n	800bdba <_printf_float+0x412>
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	4642      	mov	r2, r8
 800bdd4:	e7e1      	b.n	800bd9a <_printf_float+0x3f2>
 800bdd6:	2301      	movs	r3, #1
 800bdd8:	464a      	mov	r2, r9
 800bdda:	4631      	mov	r1, r6
 800bddc:	4628      	mov	r0, r5
 800bdde:	47b8      	blx	r7
 800bde0:	3001      	adds	r0, #1
 800bde2:	f43f ae3c 	beq.w	800ba5e <_printf_float+0xb6>
 800bde6:	f108 0801 	add.w	r8, r8, #1
 800bdea:	68e3      	ldr	r3, [r4, #12]
 800bdec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800bdee:	1a5b      	subs	r3, r3, r1
 800bdf0:	4543      	cmp	r3, r8
 800bdf2:	dcf0      	bgt.n	800bdd6 <_printf_float+0x42e>
 800bdf4:	e6fd      	b.n	800bbf2 <_printf_float+0x24a>
 800bdf6:	f04f 0800 	mov.w	r8, #0
 800bdfa:	f104 0919 	add.w	r9, r4, #25
 800bdfe:	e7f4      	b.n	800bdea <_printf_float+0x442>

0800be00 <_printf_common>:
 800be00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be04:	4616      	mov	r6, r2
 800be06:	4698      	mov	r8, r3
 800be08:	688a      	ldr	r2, [r1, #8]
 800be0a:	690b      	ldr	r3, [r1, #16]
 800be0c:	4607      	mov	r7, r0
 800be0e:	4293      	cmp	r3, r2
 800be10:	bfb8      	it	lt
 800be12:	4613      	movlt	r3, r2
 800be14:	6033      	str	r3, [r6, #0]
 800be16:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800be1a:	460c      	mov	r4, r1
 800be1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800be20:	b10a      	cbz	r2, 800be26 <_printf_common+0x26>
 800be22:	3301      	adds	r3, #1
 800be24:	6033      	str	r3, [r6, #0]
 800be26:	6823      	ldr	r3, [r4, #0]
 800be28:	0699      	lsls	r1, r3, #26
 800be2a:	bf42      	ittt	mi
 800be2c:	6833      	ldrmi	r3, [r6, #0]
 800be2e:	3302      	addmi	r3, #2
 800be30:	6033      	strmi	r3, [r6, #0]
 800be32:	6825      	ldr	r5, [r4, #0]
 800be34:	f015 0506 	ands.w	r5, r5, #6
 800be38:	d106      	bne.n	800be48 <_printf_common+0x48>
 800be3a:	f104 0a19 	add.w	sl, r4, #25
 800be3e:	68e3      	ldr	r3, [r4, #12]
 800be40:	6832      	ldr	r2, [r6, #0]
 800be42:	1a9b      	subs	r3, r3, r2
 800be44:	42ab      	cmp	r3, r5
 800be46:	dc2b      	bgt.n	800bea0 <_printf_common+0xa0>
 800be48:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800be4c:	6822      	ldr	r2, [r4, #0]
 800be4e:	3b00      	subs	r3, #0
 800be50:	bf18      	it	ne
 800be52:	2301      	movne	r3, #1
 800be54:	0692      	lsls	r2, r2, #26
 800be56:	d430      	bmi.n	800beba <_printf_common+0xba>
 800be58:	4641      	mov	r1, r8
 800be5a:	4638      	mov	r0, r7
 800be5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800be60:	47c8      	blx	r9
 800be62:	3001      	adds	r0, #1
 800be64:	d023      	beq.n	800beae <_printf_common+0xae>
 800be66:	6823      	ldr	r3, [r4, #0]
 800be68:	6922      	ldr	r2, [r4, #16]
 800be6a:	f003 0306 	and.w	r3, r3, #6
 800be6e:	2b04      	cmp	r3, #4
 800be70:	bf14      	ite	ne
 800be72:	2500      	movne	r5, #0
 800be74:	6833      	ldreq	r3, [r6, #0]
 800be76:	f04f 0600 	mov.w	r6, #0
 800be7a:	bf08      	it	eq
 800be7c:	68e5      	ldreq	r5, [r4, #12]
 800be7e:	f104 041a 	add.w	r4, r4, #26
 800be82:	bf08      	it	eq
 800be84:	1aed      	subeq	r5, r5, r3
 800be86:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800be8a:	bf08      	it	eq
 800be8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be90:	4293      	cmp	r3, r2
 800be92:	bfc4      	itt	gt
 800be94:	1a9b      	subgt	r3, r3, r2
 800be96:	18ed      	addgt	r5, r5, r3
 800be98:	42b5      	cmp	r5, r6
 800be9a:	d11a      	bne.n	800bed2 <_printf_common+0xd2>
 800be9c:	2000      	movs	r0, #0
 800be9e:	e008      	b.n	800beb2 <_printf_common+0xb2>
 800bea0:	2301      	movs	r3, #1
 800bea2:	4652      	mov	r2, sl
 800bea4:	4641      	mov	r1, r8
 800bea6:	4638      	mov	r0, r7
 800bea8:	47c8      	blx	r9
 800beaa:	3001      	adds	r0, #1
 800beac:	d103      	bne.n	800beb6 <_printf_common+0xb6>
 800beae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800beb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800beb6:	3501      	adds	r5, #1
 800beb8:	e7c1      	b.n	800be3e <_printf_common+0x3e>
 800beba:	2030      	movs	r0, #48	@ 0x30
 800bebc:	18e1      	adds	r1, r4, r3
 800bebe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bec2:	1c5a      	adds	r2, r3, #1
 800bec4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bec8:	4422      	add	r2, r4
 800beca:	3302      	adds	r3, #2
 800becc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bed0:	e7c2      	b.n	800be58 <_printf_common+0x58>
 800bed2:	2301      	movs	r3, #1
 800bed4:	4622      	mov	r2, r4
 800bed6:	4641      	mov	r1, r8
 800bed8:	4638      	mov	r0, r7
 800beda:	47c8      	blx	r9
 800bedc:	3001      	adds	r0, #1
 800bede:	d0e6      	beq.n	800beae <_printf_common+0xae>
 800bee0:	3601      	adds	r6, #1
 800bee2:	e7d9      	b.n	800be98 <_printf_common+0x98>

0800bee4 <_printf_i>:
 800bee4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bee8:	7e0f      	ldrb	r7, [r1, #24]
 800beea:	4691      	mov	r9, r2
 800beec:	2f78      	cmp	r7, #120	@ 0x78
 800beee:	4680      	mov	r8, r0
 800bef0:	460c      	mov	r4, r1
 800bef2:	469a      	mov	sl, r3
 800bef4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bef6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800befa:	d807      	bhi.n	800bf0c <_printf_i+0x28>
 800befc:	2f62      	cmp	r7, #98	@ 0x62
 800befe:	d80a      	bhi.n	800bf16 <_printf_i+0x32>
 800bf00:	2f00      	cmp	r7, #0
 800bf02:	f000 80d3 	beq.w	800c0ac <_printf_i+0x1c8>
 800bf06:	2f58      	cmp	r7, #88	@ 0x58
 800bf08:	f000 80ba 	beq.w	800c080 <_printf_i+0x19c>
 800bf0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf10:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bf14:	e03a      	b.n	800bf8c <_printf_i+0xa8>
 800bf16:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bf1a:	2b15      	cmp	r3, #21
 800bf1c:	d8f6      	bhi.n	800bf0c <_printf_i+0x28>
 800bf1e:	a101      	add	r1, pc, #4	@ (adr r1, 800bf24 <_printf_i+0x40>)
 800bf20:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bf24:	0800bf7d 	.word	0x0800bf7d
 800bf28:	0800bf91 	.word	0x0800bf91
 800bf2c:	0800bf0d 	.word	0x0800bf0d
 800bf30:	0800bf0d 	.word	0x0800bf0d
 800bf34:	0800bf0d 	.word	0x0800bf0d
 800bf38:	0800bf0d 	.word	0x0800bf0d
 800bf3c:	0800bf91 	.word	0x0800bf91
 800bf40:	0800bf0d 	.word	0x0800bf0d
 800bf44:	0800bf0d 	.word	0x0800bf0d
 800bf48:	0800bf0d 	.word	0x0800bf0d
 800bf4c:	0800bf0d 	.word	0x0800bf0d
 800bf50:	0800c093 	.word	0x0800c093
 800bf54:	0800bfbb 	.word	0x0800bfbb
 800bf58:	0800c04d 	.word	0x0800c04d
 800bf5c:	0800bf0d 	.word	0x0800bf0d
 800bf60:	0800bf0d 	.word	0x0800bf0d
 800bf64:	0800c0b5 	.word	0x0800c0b5
 800bf68:	0800bf0d 	.word	0x0800bf0d
 800bf6c:	0800bfbb 	.word	0x0800bfbb
 800bf70:	0800bf0d 	.word	0x0800bf0d
 800bf74:	0800bf0d 	.word	0x0800bf0d
 800bf78:	0800c055 	.word	0x0800c055
 800bf7c:	6833      	ldr	r3, [r6, #0]
 800bf7e:	1d1a      	adds	r2, r3, #4
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	6032      	str	r2, [r6, #0]
 800bf84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bf88:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	e09e      	b.n	800c0ce <_printf_i+0x1ea>
 800bf90:	6833      	ldr	r3, [r6, #0]
 800bf92:	6820      	ldr	r0, [r4, #0]
 800bf94:	1d19      	adds	r1, r3, #4
 800bf96:	6031      	str	r1, [r6, #0]
 800bf98:	0606      	lsls	r6, r0, #24
 800bf9a:	d501      	bpl.n	800bfa0 <_printf_i+0xbc>
 800bf9c:	681d      	ldr	r5, [r3, #0]
 800bf9e:	e003      	b.n	800bfa8 <_printf_i+0xc4>
 800bfa0:	0645      	lsls	r5, r0, #25
 800bfa2:	d5fb      	bpl.n	800bf9c <_printf_i+0xb8>
 800bfa4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bfa8:	2d00      	cmp	r5, #0
 800bfaa:	da03      	bge.n	800bfb4 <_printf_i+0xd0>
 800bfac:	232d      	movs	r3, #45	@ 0x2d
 800bfae:	426d      	negs	r5, r5
 800bfb0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfb4:	230a      	movs	r3, #10
 800bfb6:	4859      	ldr	r0, [pc, #356]	@ (800c11c <_printf_i+0x238>)
 800bfb8:	e011      	b.n	800bfde <_printf_i+0xfa>
 800bfba:	6821      	ldr	r1, [r4, #0]
 800bfbc:	6833      	ldr	r3, [r6, #0]
 800bfbe:	0608      	lsls	r0, r1, #24
 800bfc0:	f853 5b04 	ldr.w	r5, [r3], #4
 800bfc4:	d402      	bmi.n	800bfcc <_printf_i+0xe8>
 800bfc6:	0649      	lsls	r1, r1, #25
 800bfc8:	bf48      	it	mi
 800bfca:	b2ad      	uxthmi	r5, r5
 800bfcc:	2f6f      	cmp	r7, #111	@ 0x6f
 800bfce:	6033      	str	r3, [r6, #0]
 800bfd0:	bf14      	ite	ne
 800bfd2:	230a      	movne	r3, #10
 800bfd4:	2308      	moveq	r3, #8
 800bfd6:	4851      	ldr	r0, [pc, #324]	@ (800c11c <_printf_i+0x238>)
 800bfd8:	2100      	movs	r1, #0
 800bfda:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bfde:	6866      	ldr	r6, [r4, #4]
 800bfe0:	2e00      	cmp	r6, #0
 800bfe2:	bfa8      	it	ge
 800bfe4:	6821      	ldrge	r1, [r4, #0]
 800bfe6:	60a6      	str	r6, [r4, #8]
 800bfe8:	bfa4      	itt	ge
 800bfea:	f021 0104 	bicge.w	r1, r1, #4
 800bfee:	6021      	strge	r1, [r4, #0]
 800bff0:	b90d      	cbnz	r5, 800bff6 <_printf_i+0x112>
 800bff2:	2e00      	cmp	r6, #0
 800bff4:	d04b      	beq.n	800c08e <_printf_i+0x1aa>
 800bff6:	4616      	mov	r6, r2
 800bff8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bffc:	fb03 5711 	mls	r7, r3, r1, r5
 800c000:	5dc7      	ldrb	r7, [r0, r7]
 800c002:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c006:	462f      	mov	r7, r5
 800c008:	42bb      	cmp	r3, r7
 800c00a:	460d      	mov	r5, r1
 800c00c:	d9f4      	bls.n	800bff8 <_printf_i+0x114>
 800c00e:	2b08      	cmp	r3, #8
 800c010:	d10b      	bne.n	800c02a <_printf_i+0x146>
 800c012:	6823      	ldr	r3, [r4, #0]
 800c014:	07df      	lsls	r7, r3, #31
 800c016:	d508      	bpl.n	800c02a <_printf_i+0x146>
 800c018:	6923      	ldr	r3, [r4, #16]
 800c01a:	6861      	ldr	r1, [r4, #4]
 800c01c:	4299      	cmp	r1, r3
 800c01e:	bfde      	ittt	le
 800c020:	2330      	movle	r3, #48	@ 0x30
 800c022:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c026:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800c02a:	1b92      	subs	r2, r2, r6
 800c02c:	6122      	str	r2, [r4, #16]
 800c02e:	464b      	mov	r3, r9
 800c030:	4621      	mov	r1, r4
 800c032:	4640      	mov	r0, r8
 800c034:	f8cd a000 	str.w	sl, [sp]
 800c038:	aa03      	add	r2, sp, #12
 800c03a:	f7ff fee1 	bl	800be00 <_printf_common>
 800c03e:	3001      	adds	r0, #1
 800c040:	d14a      	bne.n	800c0d8 <_printf_i+0x1f4>
 800c042:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c046:	b004      	add	sp, #16
 800c048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c04c:	6823      	ldr	r3, [r4, #0]
 800c04e:	f043 0320 	orr.w	r3, r3, #32
 800c052:	6023      	str	r3, [r4, #0]
 800c054:	2778      	movs	r7, #120	@ 0x78
 800c056:	4832      	ldr	r0, [pc, #200]	@ (800c120 <_printf_i+0x23c>)
 800c058:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c05c:	6823      	ldr	r3, [r4, #0]
 800c05e:	6831      	ldr	r1, [r6, #0]
 800c060:	061f      	lsls	r7, r3, #24
 800c062:	f851 5b04 	ldr.w	r5, [r1], #4
 800c066:	d402      	bmi.n	800c06e <_printf_i+0x18a>
 800c068:	065f      	lsls	r7, r3, #25
 800c06a:	bf48      	it	mi
 800c06c:	b2ad      	uxthmi	r5, r5
 800c06e:	6031      	str	r1, [r6, #0]
 800c070:	07d9      	lsls	r1, r3, #31
 800c072:	bf44      	itt	mi
 800c074:	f043 0320 	orrmi.w	r3, r3, #32
 800c078:	6023      	strmi	r3, [r4, #0]
 800c07a:	b11d      	cbz	r5, 800c084 <_printf_i+0x1a0>
 800c07c:	2310      	movs	r3, #16
 800c07e:	e7ab      	b.n	800bfd8 <_printf_i+0xf4>
 800c080:	4826      	ldr	r0, [pc, #152]	@ (800c11c <_printf_i+0x238>)
 800c082:	e7e9      	b.n	800c058 <_printf_i+0x174>
 800c084:	6823      	ldr	r3, [r4, #0]
 800c086:	f023 0320 	bic.w	r3, r3, #32
 800c08a:	6023      	str	r3, [r4, #0]
 800c08c:	e7f6      	b.n	800c07c <_printf_i+0x198>
 800c08e:	4616      	mov	r6, r2
 800c090:	e7bd      	b.n	800c00e <_printf_i+0x12a>
 800c092:	6833      	ldr	r3, [r6, #0]
 800c094:	6825      	ldr	r5, [r4, #0]
 800c096:	1d18      	adds	r0, r3, #4
 800c098:	6961      	ldr	r1, [r4, #20]
 800c09a:	6030      	str	r0, [r6, #0]
 800c09c:	062e      	lsls	r6, r5, #24
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	d501      	bpl.n	800c0a6 <_printf_i+0x1c2>
 800c0a2:	6019      	str	r1, [r3, #0]
 800c0a4:	e002      	b.n	800c0ac <_printf_i+0x1c8>
 800c0a6:	0668      	lsls	r0, r5, #25
 800c0a8:	d5fb      	bpl.n	800c0a2 <_printf_i+0x1be>
 800c0aa:	8019      	strh	r1, [r3, #0]
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4616      	mov	r6, r2
 800c0b0:	6123      	str	r3, [r4, #16]
 800c0b2:	e7bc      	b.n	800c02e <_printf_i+0x14a>
 800c0b4:	6833      	ldr	r3, [r6, #0]
 800c0b6:	2100      	movs	r1, #0
 800c0b8:	1d1a      	adds	r2, r3, #4
 800c0ba:	6032      	str	r2, [r6, #0]
 800c0bc:	681e      	ldr	r6, [r3, #0]
 800c0be:	6862      	ldr	r2, [r4, #4]
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	f000 f9d4 	bl	800c46e <memchr>
 800c0c6:	b108      	cbz	r0, 800c0cc <_printf_i+0x1e8>
 800c0c8:	1b80      	subs	r0, r0, r6
 800c0ca:	6060      	str	r0, [r4, #4]
 800c0cc:	6863      	ldr	r3, [r4, #4]
 800c0ce:	6123      	str	r3, [r4, #16]
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c0d6:	e7aa      	b.n	800c02e <_printf_i+0x14a>
 800c0d8:	4632      	mov	r2, r6
 800c0da:	4649      	mov	r1, r9
 800c0dc:	4640      	mov	r0, r8
 800c0de:	6923      	ldr	r3, [r4, #16]
 800c0e0:	47d0      	blx	sl
 800c0e2:	3001      	adds	r0, #1
 800c0e4:	d0ad      	beq.n	800c042 <_printf_i+0x15e>
 800c0e6:	6823      	ldr	r3, [r4, #0]
 800c0e8:	079b      	lsls	r3, r3, #30
 800c0ea:	d413      	bmi.n	800c114 <_printf_i+0x230>
 800c0ec:	68e0      	ldr	r0, [r4, #12]
 800c0ee:	9b03      	ldr	r3, [sp, #12]
 800c0f0:	4298      	cmp	r0, r3
 800c0f2:	bfb8      	it	lt
 800c0f4:	4618      	movlt	r0, r3
 800c0f6:	e7a6      	b.n	800c046 <_printf_i+0x162>
 800c0f8:	2301      	movs	r3, #1
 800c0fa:	4632      	mov	r2, r6
 800c0fc:	4649      	mov	r1, r9
 800c0fe:	4640      	mov	r0, r8
 800c100:	47d0      	blx	sl
 800c102:	3001      	adds	r0, #1
 800c104:	d09d      	beq.n	800c042 <_printf_i+0x15e>
 800c106:	3501      	adds	r5, #1
 800c108:	68e3      	ldr	r3, [r4, #12]
 800c10a:	9903      	ldr	r1, [sp, #12]
 800c10c:	1a5b      	subs	r3, r3, r1
 800c10e:	42ab      	cmp	r3, r5
 800c110:	dcf2      	bgt.n	800c0f8 <_printf_i+0x214>
 800c112:	e7eb      	b.n	800c0ec <_printf_i+0x208>
 800c114:	2500      	movs	r5, #0
 800c116:	f104 0619 	add.w	r6, r4, #25
 800c11a:	e7f5      	b.n	800c108 <_printf_i+0x224>
 800c11c:	0800e912 	.word	0x0800e912
 800c120:	0800e923 	.word	0x0800e923

0800c124 <std>:
 800c124:	2300      	movs	r3, #0
 800c126:	b510      	push	{r4, lr}
 800c128:	4604      	mov	r4, r0
 800c12a:	e9c0 3300 	strd	r3, r3, [r0]
 800c12e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c132:	6083      	str	r3, [r0, #8]
 800c134:	8181      	strh	r1, [r0, #12]
 800c136:	6643      	str	r3, [r0, #100]	@ 0x64
 800c138:	81c2      	strh	r2, [r0, #14]
 800c13a:	6183      	str	r3, [r0, #24]
 800c13c:	4619      	mov	r1, r3
 800c13e:	2208      	movs	r2, #8
 800c140:	305c      	adds	r0, #92	@ 0x5c
 800c142:	f000 f914 	bl	800c36e <memset>
 800c146:	4b0d      	ldr	r3, [pc, #52]	@ (800c17c <std+0x58>)
 800c148:	6224      	str	r4, [r4, #32]
 800c14a:	6263      	str	r3, [r4, #36]	@ 0x24
 800c14c:	4b0c      	ldr	r3, [pc, #48]	@ (800c180 <std+0x5c>)
 800c14e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c150:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <std+0x60>)
 800c152:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c154:	4b0c      	ldr	r3, [pc, #48]	@ (800c188 <std+0x64>)
 800c156:	6323      	str	r3, [r4, #48]	@ 0x30
 800c158:	4b0c      	ldr	r3, [pc, #48]	@ (800c18c <std+0x68>)
 800c15a:	429c      	cmp	r4, r3
 800c15c:	d006      	beq.n	800c16c <std+0x48>
 800c15e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c162:	4294      	cmp	r4, r2
 800c164:	d002      	beq.n	800c16c <std+0x48>
 800c166:	33d0      	adds	r3, #208	@ 0xd0
 800c168:	429c      	cmp	r4, r3
 800c16a:	d105      	bne.n	800c178 <std+0x54>
 800c16c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c170:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c174:	f000 b978 	b.w	800c468 <__retarget_lock_init_recursive>
 800c178:	bd10      	pop	{r4, pc}
 800c17a:	bf00      	nop
 800c17c:	0800c2e9 	.word	0x0800c2e9
 800c180:	0800c30b 	.word	0x0800c30b
 800c184:	0800c343 	.word	0x0800c343
 800c188:	0800c367 	.word	0x0800c367
 800c18c:	20002628 	.word	0x20002628

0800c190 <stdio_exit_handler>:
 800c190:	4a02      	ldr	r2, [pc, #8]	@ (800c19c <stdio_exit_handler+0xc>)
 800c192:	4903      	ldr	r1, [pc, #12]	@ (800c1a0 <stdio_exit_handler+0x10>)
 800c194:	4803      	ldr	r0, [pc, #12]	@ (800c1a4 <stdio_exit_handler+0x14>)
 800c196:	f000 b869 	b.w	800c26c <_fwalk_sglue>
 800c19a:	bf00      	nop
 800c19c:	20000040 	.word	0x20000040
 800c1a0:	0800de05 	.word	0x0800de05
 800c1a4:	20000050 	.word	0x20000050

0800c1a8 <cleanup_stdio>:
 800c1a8:	6841      	ldr	r1, [r0, #4]
 800c1aa:	4b0c      	ldr	r3, [pc, #48]	@ (800c1dc <cleanup_stdio+0x34>)
 800c1ac:	b510      	push	{r4, lr}
 800c1ae:	4299      	cmp	r1, r3
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	d001      	beq.n	800c1b8 <cleanup_stdio+0x10>
 800c1b4:	f001 fe26 	bl	800de04 <_fflush_r>
 800c1b8:	68a1      	ldr	r1, [r4, #8]
 800c1ba:	4b09      	ldr	r3, [pc, #36]	@ (800c1e0 <cleanup_stdio+0x38>)
 800c1bc:	4299      	cmp	r1, r3
 800c1be:	d002      	beq.n	800c1c6 <cleanup_stdio+0x1e>
 800c1c0:	4620      	mov	r0, r4
 800c1c2:	f001 fe1f 	bl	800de04 <_fflush_r>
 800c1c6:	68e1      	ldr	r1, [r4, #12]
 800c1c8:	4b06      	ldr	r3, [pc, #24]	@ (800c1e4 <cleanup_stdio+0x3c>)
 800c1ca:	4299      	cmp	r1, r3
 800c1cc:	d004      	beq.n	800c1d8 <cleanup_stdio+0x30>
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1d4:	f001 be16 	b.w	800de04 <_fflush_r>
 800c1d8:	bd10      	pop	{r4, pc}
 800c1da:	bf00      	nop
 800c1dc:	20002628 	.word	0x20002628
 800c1e0:	20002690 	.word	0x20002690
 800c1e4:	200026f8 	.word	0x200026f8

0800c1e8 <global_stdio_init.part.0>:
 800c1e8:	b510      	push	{r4, lr}
 800c1ea:	4b0b      	ldr	r3, [pc, #44]	@ (800c218 <global_stdio_init.part.0+0x30>)
 800c1ec:	4c0b      	ldr	r4, [pc, #44]	@ (800c21c <global_stdio_init.part.0+0x34>)
 800c1ee:	4a0c      	ldr	r2, [pc, #48]	@ (800c220 <global_stdio_init.part.0+0x38>)
 800c1f0:	4620      	mov	r0, r4
 800c1f2:	601a      	str	r2, [r3, #0]
 800c1f4:	2104      	movs	r1, #4
 800c1f6:	2200      	movs	r2, #0
 800c1f8:	f7ff ff94 	bl	800c124 <std>
 800c1fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c200:	2201      	movs	r2, #1
 800c202:	2109      	movs	r1, #9
 800c204:	f7ff ff8e 	bl	800c124 <std>
 800c208:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c20c:	2202      	movs	r2, #2
 800c20e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c212:	2112      	movs	r1, #18
 800c214:	f7ff bf86 	b.w	800c124 <std>
 800c218:	20002760 	.word	0x20002760
 800c21c:	20002628 	.word	0x20002628
 800c220:	0800c191 	.word	0x0800c191

0800c224 <__sfp_lock_acquire>:
 800c224:	4801      	ldr	r0, [pc, #4]	@ (800c22c <__sfp_lock_acquire+0x8>)
 800c226:	f000 b920 	b.w	800c46a <__retarget_lock_acquire_recursive>
 800c22a:	bf00      	nop
 800c22c:	20002769 	.word	0x20002769

0800c230 <__sfp_lock_release>:
 800c230:	4801      	ldr	r0, [pc, #4]	@ (800c238 <__sfp_lock_release+0x8>)
 800c232:	f000 b91b 	b.w	800c46c <__retarget_lock_release_recursive>
 800c236:	bf00      	nop
 800c238:	20002769 	.word	0x20002769

0800c23c <__sinit>:
 800c23c:	b510      	push	{r4, lr}
 800c23e:	4604      	mov	r4, r0
 800c240:	f7ff fff0 	bl	800c224 <__sfp_lock_acquire>
 800c244:	6a23      	ldr	r3, [r4, #32]
 800c246:	b11b      	cbz	r3, 800c250 <__sinit+0x14>
 800c248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c24c:	f7ff bff0 	b.w	800c230 <__sfp_lock_release>
 800c250:	4b04      	ldr	r3, [pc, #16]	@ (800c264 <__sinit+0x28>)
 800c252:	6223      	str	r3, [r4, #32]
 800c254:	4b04      	ldr	r3, [pc, #16]	@ (800c268 <__sinit+0x2c>)
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d1f5      	bne.n	800c248 <__sinit+0xc>
 800c25c:	f7ff ffc4 	bl	800c1e8 <global_stdio_init.part.0>
 800c260:	e7f2      	b.n	800c248 <__sinit+0xc>
 800c262:	bf00      	nop
 800c264:	0800c1a9 	.word	0x0800c1a9
 800c268:	20002760 	.word	0x20002760

0800c26c <_fwalk_sglue>:
 800c26c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c270:	4607      	mov	r7, r0
 800c272:	4688      	mov	r8, r1
 800c274:	4614      	mov	r4, r2
 800c276:	2600      	movs	r6, #0
 800c278:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c27c:	f1b9 0901 	subs.w	r9, r9, #1
 800c280:	d505      	bpl.n	800c28e <_fwalk_sglue+0x22>
 800c282:	6824      	ldr	r4, [r4, #0]
 800c284:	2c00      	cmp	r4, #0
 800c286:	d1f7      	bne.n	800c278 <_fwalk_sglue+0xc>
 800c288:	4630      	mov	r0, r6
 800c28a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c28e:	89ab      	ldrh	r3, [r5, #12]
 800c290:	2b01      	cmp	r3, #1
 800c292:	d907      	bls.n	800c2a4 <_fwalk_sglue+0x38>
 800c294:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c298:	3301      	adds	r3, #1
 800c29a:	d003      	beq.n	800c2a4 <_fwalk_sglue+0x38>
 800c29c:	4629      	mov	r1, r5
 800c29e:	4638      	mov	r0, r7
 800c2a0:	47c0      	blx	r8
 800c2a2:	4306      	orrs	r6, r0
 800c2a4:	3568      	adds	r5, #104	@ 0x68
 800c2a6:	e7e9      	b.n	800c27c <_fwalk_sglue+0x10>

0800c2a8 <siprintf>:
 800c2a8:	b40e      	push	{r1, r2, r3}
 800c2aa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c2ae:	b500      	push	{lr}
 800c2b0:	b09c      	sub	sp, #112	@ 0x70
 800c2b2:	ab1d      	add	r3, sp, #116	@ 0x74
 800c2b4:	9002      	str	r0, [sp, #8]
 800c2b6:	9006      	str	r0, [sp, #24]
 800c2b8:	9107      	str	r1, [sp, #28]
 800c2ba:	9104      	str	r1, [sp, #16]
 800c2bc:	4808      	ldr	r0, [pc, #32]	@ (800c2e0 <siprintf+0x38>)
 800c2be:	4909      	ldr	r1, [pc, #36]	@ (800c2e4 <siprintf+0x3c>)
 800c2c0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2c4:	9105      	str	r1, [sp, #20]
 800c2c6:	6800      	ldr	r0, [r0, #0]
 800c2c8:	a902      	add	r1, sp, #8
 800c2ca:	9301      	str	r3, [sp, #4]
 800c2cc:	f001 fc1e 	bl	800db0c <_svfiprintf_r>
 800c2d0:	2200      	movs	r2, #0
 800c2d2:	9b02      	ldr	r3, [sp, #8]
 800c2d4:	701a      	strb	r2, [r3, #0]
 800c2d6:	b01c      	add	sp, #112	@ 0x70
 800c2d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c2dc:	b003      	add	sp, #12
 800c2de:	4770      	bx	lr
 800c2e0:	2000004c 	.word	0x2000004c
 800c2e4:	ffff0208 	.word	0xffff0208

0800c2e8 <__sread>:
 800c2e8:	b510      	push	{r4, lr}
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2f0:	f000 f86c 	bl	800c3cc <_read_r>
 800c2f4:	2800      	cmp	r0, #0
 800c2f6:	bfab      	itete	ge
 800c2f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c2fa:	89a3      	ldrhlt	r3, [r4, #12]
 800c2fc:	181b      	addge	r3, r3, r0
 800c2fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c302:	bfac      	ite	ge
 800c304:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c306:	81a3      	strhlt	r3, [r4, #12]
 800c308:	bd10      	pop	{r4, pc}

0800c30a <__swrite>:
 800c30a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c30e:	461f      	mov	r7, r3
 800c310:	898b      	ldrh	r3, [r1, #12]
 800c312:	4605      	mov	r5, r0
 800c314:	05db      	lsls	r3, r3, #23
 800c316:	460c      	mov	r4, r1
 800c318:	4616      	mov	r6, r2
 800c31a:	d505      	bpl.n	800c328 <__swrite+0x1e>
 800c31c:	2302      	movs	r3, #2
 800c31e:	2200      	movs	r2, #0
 800c320:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c324:	f000 f840 	bl	800c3a8 <_lseek_r>
 800c328:	89a3      	ldrh	r3, [r4, #12]
 800c32a:	4632      	mov	r2, r6
 800c32c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c330:	81a3      	strh	r3, [r4, #12]
 800c332:	4628      	mov	r0, r5
 800c334:	463b      	mov	r3, r7
 800c336:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c33a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c33e:	f000 b857 	b.w	800c3f0 <_write_r>

0800c342 <__sseek>:
 800c342:	b510      	push	{r4, lr}
 800c344:	460c      	mov	r4, r1
 800c346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c34a:	f000 f82d 	bl	800c3a8 <_lseek_r>
 800c34e:	1c43      	adds	r3, r0, #1
 800c350:	89a3      	ldrh	r3, [r4, #12]
 800c352:	bf15      	itete	ne
 800c354:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c356:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c35a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c35e:	81a3      	strheq	r3, [r4, #12]
 800c360:	bf18      	it	ne
 800c362:	81a3      	strhne	r3, [r4, #12]
 800c364:	bd10      	pop	{r4, pc}

0800c366 <__sclose>:
 800c366:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c36a:	f000 b80d 	b.w	800c388 <_close_r>

0800c36e <memset>:
 800c36e:	4603      	mov	r3, r0
 800c370:	4402      	add	r2, r0
 800c372:	4293      	cmp	r3, r2
 800c374:	d100      	bne.n	800c378 <memset+0xa>
 800c376:	4770      	bx	lr
 800c378:	f803 1b01 	strb.w	r1, [r3], #1
 800c37c:	e7f9      	b.n	800c372 <memset+0x4>
	...

0800c380 <_localeconv_r>:
 800c380:	4800      	ldr	r0, [pc, #0]	@ (800c384 <_localeconv_r+0x4>)
 800c382:	4770      	bx	lr
 800c384:	2000018c 	.word	0x2000018c

0800c388 <_close_r>:
 800c388:	b538      	push	{r3, r4, r5, lr}
 800c38a:	2300      	movs	r3, #0
 800c38c:	4d05      	ldr	r5, [pc, #20]	@ (800c3a4 <_close_r+0x1c>)
 800c38e:	4604      	mov	r4, r0
 800c390:	4608      	mov	r0, r1
 800c392:	602b      	str	r3, [r5, #0]
 800c394:	f7f7 fca7 	bl	8003ce6 <_close>
 800c398:	1c43      	adds	r3, r0, #1
 800c39a:	d102      	bne.n	800c3a2 <_close_r+0x1a>
 800c39c:	682b      	ldr	r3, [r5, #0]
 800c39e:	b103      	cbz	r3, 800c3a2 <_close_r+0x1a>
 800c3a0:	6023      	str	r3, [r4, #0]
 800c3a2:	bd38      	pop	{r3, r4, r5, pc}
 800c3a4:	20002764 	.word	0x20002764

0800c3a8 <_lseek_r>:
 800c3a8:	b538      	push	{r3, r4, r5, lr}
 800c3aa:	4604      	mov	r4, r0
 800c3ac:	4608      	mov	r0, r1
 800c3ae:	4611      	mov	r1, r2
 800c3b0:	2200      	movs	r2, #0
 800c3b2:	4d05      	ldr	r5, [pc, #20]	@ (800c3c8 <_lseek_r+0x20>)
 800c3b4:	602a      	str	r2, [r5, #0]
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	f7f7 fcb9 	bl	8003d2e <_lseek>
 800c3bc:	1c43      	adds	r3, r0, #1
 800c3be:	d102      	bne.n	800c3c6 <_lseek_r+0x1e>
 800c3c0:	682b      	ldr	r3, [r5, #0]
 800c3c2:	b103      	cbz	r3, 800c3c6 <_lseek_r+0x1e>
 800c3c4:	6023      	str	r3, [r4, #0]
 800c3c6:	bd38      	pop	{r3, r4, r5, pc}
 800c3c8:	20002764 	.word	0x20002764

0800c3cc <_read_r>:
 800c3cc:	b538      	push	{r3, r4, r5, lr}
 800c3ce:	4604      	mov	r4, r0
 800c3d0:	4608      	mov	r0, r1
 800c3d2:	4611      	mov	r1, r2
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	4d05      	ldr	r5, [pc, #20]	@ (800c3ec <_read_r+0x20>)
 800c3d8:	602a      	str	r2, [r5, #0]
 800c3da:	461a      	mov	r2, r3
 800c3dc:	f7f7 fc4a 	bl	8003c74 <_read>
 800c3e0:	1c43      	adds	r3, r0, #1
 800c3e2:	d102      	bne.n	800c3ea <_read_r+0x1e>
 800c3e4:	682b      	ldr	r3, [r5, #0]
 800c3e6:	b103      	cbz	r3, 800c3ea <_read_r+0x1e>
 800c3e8:	6023      	str	r3, [r4, #0]
 800c3ea:	bd38      	pop	{r3, r4, r5, pc}
 800c3ec:	20002764 	.word	0x20002764

0800c3f0 <_write_r>:
 800c3f0:	b538      	push	{r3, r4, r5, lr}
 800c3f2:	4604      	mov	r4, r0
 800c3f4:	4608      	mov	r0, r1
 800c3f6:	4611      	mov	r1, r2
 800c3f8:	2200      	movs	r2, #0
 800c3fa:	4d05      	ldr	r5, [pc, #20]	@ (800c410 <_write_r+0x20>)
 800c3fc:	602a      	str	r2, [r5, #0]
 800c3fe:	461a      	mov	r2, r3
 800c400:	f7f7 fc55 	bl	8003cae <_write>
 800c404:	1c43      	adds	r3, r0, #1
 800c406:	d102      	bne.n	800c40e <_write_r+0x1e>
 800c408:	682b      	ldr	r3, [r5, #0]
 800c40a:	b103      	cbz	r3, 800c40e <_write_r+0x1e>
 800c40c:	6023      	str	r3, [r4, #0]
 800c40e:	bd38      	pop	{r3, r4, r5, pc}
 800c410:	20002764 	.word	0x20002764

0800c414 <__errno>:
 800c414:	4b01      	ldr	r3, [pc, #4]	@ (800c41c <__errno+0x8>)
 800c416:	6818      	ldr	r0, [r3, #0]
 800c418:	4770      	bx	lr
 800c41a:	bf00      	nop
 800c41c:	2000004c 	.word	0x2000004c

0800c420 <__libc_init_array>:
 800c420:	b570      	push	{r4, r5, r6, lr}
 800c422:	2600      	movs	r6, #0
 800c424:	4d0c      	ldr	r5, [pc, #48]	@ (800c458 <__libc_init_array+0x38>)
 800c426:	4c0d      	ldr	r4, [pc, #52]	@ (800c45c <__libc_init_array+0x3c>)
 800c428:	1b64      	subs	r4, r4, r5
 800c42a:	10a4      	asrs	r4, r4, #2
 800c42c:	42a6      	cmp	r6, r4
 800c42e:	d109      	bne.n	800c444 <__libc_init_array+0x24>
 800c430:	f002 f840 	bl	800e4b4 <_init>
 800c434:	2600      	movs	r6, #0
 800c436:	4d0a      	ldr	r5, [pc, #40]	@ (800c460 <__libc_init_array+0x40>)
 800c438:	4c0a      	ldr	r4, [pc, #40]	@ (800c464 <__libc_init_array+0x44>)
 800c43a:	1b64      	subs	r4, r4, r5
 800c43c:	10a4      	asrs	r4, r4, #2
 800c43e:	42a6      	cmp	r6, r4
 800c440:	d105      	bne.n	800c44e <__libc_init_array+0x2e>
 800c442:	bd70      	pop	{r4, r5, r6, pc}
 800c444:	f855 3b04 	ldr.w	r3, [r5], #4
 800c448:	4798      	blx	r3
 800c44a:	3601      	adds	r6, #1
 800c44c:	e7ee      	b.n	800c42c <__libc_init_array+0xc>
 800c44e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c452:	4798      	blx	r3
 800c454:	3601      	adds	r6, #1
 800c456:	e7f2      	b.n	800c43e <__libc_init_array+0x1e>
 800c458:	0800ec78 	.word	0x0800ec78
 800c45c:	0800ec78 	.word	0x0800ec78
 800c460:	0800ec78 	.word	0x0800ec78
 800c464:	0800ec80 	.word	0x0800ec80

0800c468 <__retarget_lock_init_recursive>:
 800c468:	4770      	bx	lr

0800c46a <__retarget_lock_acquire_recursive>:
 800c46a:	4770      	bx	lr

0800c46c <__retarget_lock_release_recursive>:
 800c46c:	4770      	bx	lr

0800c46e <memchr>:
 800c46e:	4603      	mov	r3, r0
 800c470:	b510      	push	{r4, lr}
 800c472:	b2c9      	uxtb	r1, r1
 800c474:	4402      	add	r2, r0
 800c476:	4293      	cmp	r3, r2
 800c478:	4618      	mov	r0, r3
 800c47a:	d101      	bne.n	800c480 <memchr+0x12>
 800c47c:	2000      	movs	r0, #0
 800c47e:	e003      	b.n	800c488 <memchr+0x1a>
 800c480:	7804      	ldrb	r4, [r0, #0]
 800c482:	3301      	adds	r3, #1
 800c484:	428c      	cmp	r4, r1
 800c486:	d1f6      	bne.n	800c476 <memchr+0x8>
 800c488:	bd10      	pop	{r4, pc}

0800c48a <memcpy>:
 800c48a:	440a      	add	r2, r1
 800c48c:	4291      	cmp	r1, r2
 800c48e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c492:	d100      	bne.n	800c496 <memcpy+0xc>
 800c494:	4770      	bx	lr
 800c496:	b510      	push	{r4, lr}
 800c498:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c49c:	4291      	cmp	r1, r2
 800c49e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c4a2:	d1f9      	bne.n	800c498 <memcpy+0xe>
 800c4a4:	bd10      	pop	{r4, pc}

0800c4a6 <quorem>:
 800c4a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4aa:	6903      	ldr	r3, [r0, #16]
 800c4ac:	690c      	ldr	r4, [r1, #16]
 800c4ae:	4607      	mov	r7, r0
 800c4b0:	42a3      	cmp	r3, r4
 800c4b2:	db7e      	blt.n	800c5b2 <quorem+0x10c>
 800c4b4:	3c01      	subs	r4, #1
 800c4b6:	00a3      	lsls	r3, r4, #2
 800c4b8:	f100 0514 	add.w	r5, r0, #20
 800c4bc:	f101 0814 	add.w	r8, r1, #20
 800c4c0:	9300      	str	r3, [sp, #0]
 800c4c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c4c6:	9301      	str	r3, [sp, #4]
 800c4c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c4cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4d0:	3301      	adds	r3, #1
 800c4d2:	429a      	cmp	r2, r3
 800c4d4:	fbb2 f6f3 	udiv	r6, r2, r3
 800c4d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4dc:	d32e      	bcc.n	800c53c <quorem+0x96>
 800c4de:	f04f 0a00 	mov.w	sl, #0
 800c4e2:	46c4      	mov	ip, r8
 800c4e4:	46ae      	mov	lr, r5
 800c4e6:	46d3      	mov	fp, sl
 800c4e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c4ec:	b298      	uxth	r0, r3
 800c4ee:	fb06 a000 	mla	r0, r6, r0, sl
 800c4f2:	0c1b      	lsrs	r3, r3, #16
 800c4f4:	0c02      	lsrs	r2, r0, #16
 800c4f6:	fb06 2303 	mla	r3, r6, r3, r2
 800c4fa:	f8de 2000 	ldr.w	r2, [lr]
 800c4fe:	b280      	uxth	r0, r0
 800c500:	b292      	uxth	r2, r2
 800c502:	1a12      	subs	r2, r2, r0
 800c504:	445a      	add	r2, fp
 800c506:	f8de 0000 	ldr.w	r0, [lr]
 800c50a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c50e:	b29b      	uxth	r3, r3
 800c510:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c514:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c518:	b292      	uxth	r2, r2
 800c51a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c51e:	45e1      	cmp	r9, ip
 800c520:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c524:	f84e 2b04 	str.w	r2, [lr], #4
 800c528:	d2de      	bcs.n	800c4e8 <quorem+0x42>
 800c52a:	9b00      	ldr	r3, [sp, #0]
 800c52c:	58eb      	ldr	r3, [r5, r3]
 800c52e:	b92b      	cbnz	r3, 800c53c <quorem+0x96>
 800c530:	9b01      	ldr	r3, [sp, #4]
 800c532:	3b04      	subs	r3, #4
 800c534:	429d      	cmp	r5, r3
 800c536:	461a      	mov	r2, r3
 800c538:	d32f      	bcc.n	800c59a <quorem+0xf4>
 800c53a:	613c      	str	r4, [r7, #16]
 800c53c:	4638      	mov	r0, r7
 800c53e:	f001 f979 	bl	800d834 <__mcmp>
 800c542:	2800      	cmp	r0, #0
 800c544:	db25      	blt.n	800c592 <quorem+0xec>
 800c546:	4629      	mov	r1, r5
 800c548:	2000      	movs	r0, #0
 800c54a:	f858 2b04 	ldr.w	r2, [r8], #4
 800c54e:	f8d1 c000 	ldr.w	ip, [r1]
 800c552:	fa1f fe82 	uxth.w	lr, r2
 800c556:	fa1f f38c 	uxth.w	r3, ip
 800c55a:	eba3 030e 	sub.w	r3, r3, lr
 800c55e:	4403      	add	r3, r0
 800c560:	0c12      	lsrs	r2, r2, #16
 800c562:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c566:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c56a:	b29b      	uxth	r3, r3
 800c56c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c570:	45c1      	cmp	r9, r8
 800c572:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c576:	f841 3b04 	str.w	r3, [r1], #4
 800c57a:	d2e6      	bcs.n	800c54a <quorem+0xa4>
 800c57c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c580:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c584:	b922      	cbnz	r2, 800c590 <quorem+0xea>
 800c586:	3b04      	subs	r3, #4
 800c588:	429d      	cmp	r5, r3
 800c58a:	461a      	mov	r2, r3
 800c58c:	d30b      	bcc.n	800c5a6 <quorem+0x100>
 800c58e:	613c      	str	r4, [r7, #16]
 800c590:	3601      	adds	r6, #1
 800c592:	4630      	mov	r0, r6
 800c594:	b003      	add	sp, #12
 800c596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c59a:	6812      	ldr	r2, [r2, #0]
 800c59c:	3b04      	subs	r3, #4
 800c59e:	2a00      	cmp	r2, #0
 800c5a0:	d1cb      	bne.n	800c53a <quorem+0x94>
 800c5a2:	3c01      	subs	r4, #1
 800c5a4:	e7c6      	b.n	800c534 <quorem+0x8e>
 800c5a6:	6812      	ldr	r2, [r2, #0]
 800c5a8:	3b04      	subs	r3, #4
 800c5aa:	2a00      	cmp	r2, #0
 800c5ac:	d1ef      	bne.n	800c58e <quorem+0xe8>
 800c5ae:	3c01      	subs	r4, #1
 800c5b0:	e7ea      	b.n	800c588 <quorem+0xe2>
 800c5b2:	2000      	movs	r0, #0
 800c5b4:	e7ee      	b.n	800c594 <quorem+0xee>
	...

0800c5b8 <_dtoa_r>:
 800c5b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5bc:	4614      	mov	r4, r2
 800c5be:	461d      	mov	r5, r3
 800c5c0:	69c7      	ldr	r7, [r0, #28]
 800c5c2:	b097      	sub	sp, #92	@ 0x5c
 800c5c4:	4683      	mov	fp, r0
 800c5c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c5ca:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800c5cc:	b97f      	cbnz	r7, 800c5ee <_dtoa_r+0x36>
 800c5ce:	2010      	movs	r0, #16
 800c5d0:	f000 fe02 	bl	800d1d8 <malloc>
 800c5d4:	4602      	mov	r2, r0
 800c5d6:	f8cb 001c 	str.w	r0, [fp, #28]
 800c5da:	b920      	cbnz	r0, 800c5e6 <_dtoa_r+0x2e>
 800c5dc:	21ef      	movs	r1, #239	@ 0xef
 800c5de:	4ba8      	ldr	r3, [pc, #672]	@ (800c880 <_dtoa_r+0x2c8>)
 800c5e0:	48a8      	ldr	r0, [pc, #672]	@ (800c884 <_dtoa_r+0x2cc>)
 800c5e2:	f001 fc61 	bl	800dea8 <__assert_func>
 800c5e6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c5ea:	6007      	str	r7, [r0, #0]
 800c5ec:	60c7      	str	r7, [r0, #12]
 800c5ee:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c5f2:	6819      	ldr	r1, [r3, #0]
 800c5f4:	b159      	cbz	r1, 800c60e <_dtoa_r+0x56>
 800c5f6:	685a      	ldr	r2, [r3, #4]
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	4093      	lsls	r3, r2
 800c5fc:	604a      	str	r2, [r1, #4]
 800c5fe:	608b      	str	r3, [r1, #8]
 800c600:	4658      	mov	r0, fp
 800c602:	f000 fedf 	bl	800d3c4 <_Bfree>
 800c606:	2200      	movs	r2, #0
 800c608:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c60c:	601a      	str	r2, [r3, #0]
 800c60e:	1e2b      	subs	r3, r5, #0
 800c610:	bfaf      	iteee	ge
 800c612:	2300      	movge	r3, #0
 800c614:	2201      	movlt	r2, #1
 800c616:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c61a:	9303      	strlt	r3, [sp, #12]
 800c61c:	bfa8      	it	ge
 800c61e:	6033      	strge	r3, [r6, #0]
 800c620:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c624:	4b98      	ldr	r3, [pc, #608]	@ (800c888 <_dtoa_r+0x2d0>)
 800c626:	bfb8      	it	lt
 800c628:	6032      	strlt	r2, [r6, #0]
 800c62a:	ea33 0308 	bics.w	r3, r3, r8
 800c62e:	d112      	bne.n	800c656 <_dtoa_r+0x9e>
 800c630:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c634:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c636:	6013      	str	r3, [r2, #0]
 800c638:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c63c:	4323      	orrs	r3, r4
 800c63e:	f000 8550 	beq.w	800d0e2 <_dtoa_r+0xb2a>
 800c642:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c644:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800c88c <_dtoa_r+0x2d4>
 800c648:	2b00      	cmp	r3, #0
 800c64a:	f000 8552 	beq.w	800d0f2 <_dtoa_r+0xb3a>
 800c64e:	f10a 0303 	add.w	r3, sl, #3
 800c652:	f000 bd4c 	b.w	800d0ee <_dtoa_r+0xb36>
 800c656:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c65a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c65e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c662:	2200      	movs	r2, #0
 800c664:	2300      	movs	r3, #0
 800c666:	f7f4 f99f 	bl	80009a8 <__aeabi_dcmpeq>
 800c66a:	4607      	mov	r7, r0
 800c66c:	b158      	cbz	r0, 800c686 <_dtoa_r+0xce>
 800c66e:	2301      	movs	r3, #1
 800c670:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800c672:	6013      	str	r3, [r2, #0]
 800c674:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c676:	b113      	cbz	r3, 800c67e <_dtoa_r+0xc6>
 800c678:	4b85      	ldr	r3, [pc, #532]	@ (800c890 <_dtoa_r+0x2d8>)
 800c67a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c67c:	6013      	str	r3, [r2, #0]
 800c67e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800c894 <_dtoa_r+0x2dc>
 800c682:	f000 bd36 	b.w	800d0f2 <_dtoa_r+0xb3a>
 800c686:	ab14      	add	r3, sp, #80	@ 0x50
 800c688:	9301      	str	r3, [sp, #4]
 800c68a:	ab15      	add	r3, sp, #84	@ 0x54
 800c68c:	9300      	str	r3, [sp, #0]
 800c68e:	4658      	mov	r0, fp
 800c690:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c694:	f001 f97e 	bl	800d994 <__d2b>
 800c698:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800c69c:	4681      	mov	r9, r0
 800c69e:	2e00      	cmp	r6, #0
 800c6a0:	d077      	beq.n	800c792 <_dtoa_r+0x1da>
 800c6a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c6a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6a8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c6ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6b0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c6b4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c6b8:	9712      	str	r7, [sp, #72]	@ 0x48
 800c6ba:	4619      	mov	r1, r3
 800c6bc:	2200      	movs	r2, #0
 800c6be:	4b76      	ldr	r3, [pc, #472]	@ (800c898 <_dtoa_r+0x2e0>)
 800c6c0:	f7f3 fd52 	bl	8000168 <__aeabi_dsub>
 800c6c4:	a368      	add	r3, pc, #416	@ (adr r3, 800c868 <_dtoa_r+0x2b0>)
 800c6c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ca:	f7f3 ff05 	bl	80004d8 <__aeabi_dmul>
 800c6ce:	a368      	add	r3, pc, #416	@ (adr r3, 800c870 <_dtoa_r+0x2b8>)
 800c6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d4:	f7f3 fd4a 	bl	800016c <__adddf3>
 800c6d8:	4604      	mov	r4, r0
 800c6da:	4630      	mov	r0, r6
 800c6dc:	460d      	mov	r5, r1
 800c6de:	f7f3 fe91 	bl	8000404 <__aeabi_i2d>
 800c6e2:	a365      	add	r3, pc, #404	@ (adr r3, 800c878 <_dtoa_r+0x2c0>)
 800c6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e8:	f7f3 fef6 	bl	80004d8 <__aeabi_dmul>
 800c6ec:	4602      	mov	r2, r0
 800c6ee:	460b      	mov	r3, r1
 800c6f0:	4620      	mov	r0, r4
 800c6f2:	4629      	mov	r1, r5
 800c6f4:	f7f3 fd3a 	bl	800016c <__adddf3>
 800c6f8:	4604      	mov	r4, r0
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	f7f4 f99c 	bl	8000a38 <__aeabi_d2iz>
 800c700:	2200      	movs	r2, #0
 800c702:	4607      	mov	r7, r0
 800c704:	2300      	movs	r3, #0
 800c706:	4620      	mov	r0, r4
 800c708:	4629      	mov	r1, r5
 800c70a:	f7f4 f957 	bl	80009bc <__aeabi_dcmplt>
 800c70e:	b140      	cbz	r0, 800c722 <_dtoa_r+0x16a>
 800c710:	4638      	mov	r0, r7
 800c712:	f7f3 fe77 	bl	8000404 <__aeabi_i2d>
 800c716:	4622      	mov	r2, r4
 800c718:	462b      	mov	r3, r5
 800c71a:	f7f4 f945 	bl	80009a8 <__aeabi_dcmpeq>
 800c71e:	b900      	cbnz	r0, 800c722 <_dtoa_r+0x16a>
 800c720:	3f01      	subs	r7, #1
 800c722:	2f16      	cmp	r7, #22
 800c724:	d853      	bhi.n	800c7ce <_dtoa_r+0x216>
 800c726:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c72a:	4b5c      	ldr	r3, [pc, #368]	@ (800c89c <_dtoa_r+0x2e4>)
 800c72c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c734:	f7f4 f942 	bl	80009bc <__aeabi_dcmplt>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d04a      	beq.n	800c7d2 <_dtoa_r+0x21a>
 800c73c:	2300      	movs	r3, #0
 800c73e:	3f01      	subs	r7, #1
 800c740:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c742:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c744:	1b9b      	subs	r3, r3, r6
 800c746:	1e5a      	subs	r2, r3, #1
 800c748:	bf46      	itte	mi
 800c74a:	f1c3 0801 	rsbmi	r8, r3, #1
 800c74e:	2300      	movmi	r3, #0
 800c750:	f04f 0800 	movpl.w	r8, #0
 800c754:	9209      	str	r2, [sp, #36]	@ 0x24
 800c756:	bf48      	it	mi
 800c758:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800c75a:	2f00      	cmp	r7, #0
 800c75c:	db3b      	blt.n	800c7d6 <_dtoa_r+0x21e>
 800c75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c760:	970e      	str	r7, [sp, #56]	@ 0x38
 800c762:	443b      	add	r3, r7
 800c764:	9309      	str	r3, [sp, #36]	@ 0x24
 800c766:	2300      	movs	r3, #0
 800c768:	930a      	str	r3, [sp, #40]	@ 0x28
 800c76a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c76c:	2b09      	cmp	r3, #9
 800c76e:	d866      	bhi.n	800c83e <_dtoa_r+0x286>
 800c770:	2b05      	cmp	r3, #5
 800c772:	bfc4      	itt	gt
 800c774:	3b04      	subgt	r3, #4
 800c776:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800c778:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c77a:	bfc8      	it	gt
 800c77c:	2400      	movgt	r4, #0
 800c77e:	f1a3 0302 	sub.w	r3, r3, #2
 800c782:	bfd8      	it	le
 800c784:	2401      	movle	r4, #1
 800c786:	2b03      	cmp	r3, #3
 800c788:	d864      	bhi.n	800c854 <_dtoa_r+0x29c>
 800c78a:	e8df f003 	tbb	[pc, r3]
 800c78e:	382b      	.short	0x382b
 800c790:	5636      	.short	0x5636
 800c792:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c796:	441e      	add	r6, r3
 800c798:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c79c:	2b20      	cmp	r3, #32
 800c79e:	bfc1      	itttt	gt
 800c7a0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c7a4:	fa08 f803 	lslgt.w	r8, r8, r3
 800c7a8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c7ac:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c7b0:	bfd6      	itet	le
 800c7b2:	f1c3 0320 	rsble	r3, r3, #32
 800c7b6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c7ba:	fa04 f003 	lslle.w	r0, r4, r3
 800c7be:	f7f3 fe11 	bl	80003e4 <__aeabi_ui2d>
 800c7c2:	2201      	movs	r2, #1
 800c7c4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c7c8:	3e01      	subs	r6, #1
 800c7ca:	9212      	str	r2, [sp, #72]	@ 0x48
 800c7cc:	e775      	b.n	800c6ba <_dtoa_r+0x102>
 800c7ce:	2301      	movs	r3, #1
 800c7d0:	e7b6      	b.n	800c740 <_dtoa_r+0x188>
 800c7d2:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c7d4:	e7b5      	b.n	800c742 <_dtoa_r+0x18a>
 800c7d6:	427b      	negs	r3, r7
 800c7d8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c7da:	2300      	movs	r3, #0
 800c7dc:	eba8 0807 	sub.w	r8, r8, r7
 800c7e0:	930e      	str	r3, [sp, #56]	@ 0x38
 800c7e2:	e7c2      	b.n	800c76a <_dtoa_r+0x1b2>
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c7e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	dc35      	bgt.n	800c85a <_dtoa_r+0x2a2>
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c7f6:	9221      	str	r2, [sp, #132]	@ 0x84
 800c7f8:	e00b      	b.n	800c812 <_dtoa_r+0x25a>
 800c7fa:	2301      	movs	r3, #1
 800c7fc:	e7f3      	b.n	800c7e6 <_dtoa_r+0x22e>
 800c7fe:	2300      	movs	r3, #0
 800c800:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c802:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c804:	18fb      	adds	r3, r7, r3
 800c806:	9308      	str	r3, [sp, #32]
 800c808:	3301      	adds	r3, #1
 800c80a:	2b01      	cmp	r3, #1
 800c80c:	9307      	str	r3, [sp, #28]
 800c80e:	bfb8      	it	lt
 800c810:	2301      	movlt	r3, #1
 800c812:	2100      	movs	r1, #0
 800c814:	2204      	movs	r2, #4
 800c816:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c81a:	f102 0514 	add.w	r5, r2, #20
 800c81e:	429d      	cmp	r5, r3
 800c820:	d91f      	bls.n	800c862 <_dtoa_r+0x2aa>
 800c822:	6041      	str	r1, [r0, #4]
 800c824:	4658      	mov	r0, fp
 800c826:	f000 fd8d 	bl	800d344 <_Balloc>
 800c82a:	4682      	mov	sl, r0
 800c82c:	2800      	cmp	r0, #0
 800c82e:	d139      	bne.n	800c8a4 <_dtoa_r+0x2ec>
 800c830:	4602      	mov	r2, r0
 800c832:	f240 11af 	movw	r1, #431	@ 0x1af
 800c836:	4b1a      	ldr	r3, [pc, #104]	@ (800c8a0 <_dtoa_r+0x2e8>)
 800c838:	e6d2      	b.n	800c5e0 <_dtoa_r+0x28>
 800c83a:	2301      	movs	r3, #1
 800c83c:	e7e0      	b.n	800c800 <_dtoa_r+0x248>
 800c83e:	2401      	movs	r4, #1
 800c840:	2300      	movs	r3, #0
 800c842:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c844:	9320      	str	r3, [sp, #128]	@ 0x80
 800c846:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c84a:	2200      	movs	r2, #0
 800c84c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c850:	2312      	movs	r3, #18
 800c852:	e7d0      	b.n	800c7f6 <_dtoa_r+0x23e>
 800c854:	2301      	movs	r3, #1
 800c856:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c858:	e7f5      	b.n	800c846 <_dtoa_r+0x28e>
 800c85a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c85c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800c860:	e7d7      	b.n	800c812 <_dtoa_r+0x25a>
 800c862:	3101      	adds	r1, #1
 800c864:	0052      	lsls	r2, r2, #1
 800c866:	e7d8      	b.n	800c81a <_dtoa_r+0x262>
 800c868:	636f4361 	.word	0x636f4361
 800c86c:	3fd287a7 	.word	0x3fd287a7
 800c870:	8b60c8b3 	.word	0x8b60c8b3
 800c874:	3fc68a28 	.word	0x3fc68a28
 800c878:	509f79fb 	.word	0x509f79fb
 800c87c:	3fd34413 	.word	0x3fd34413
 800c880:	0800e941 	.word	0x0800e941
 800c884:	0800e958 	.word	0x0800e958
 800c888:	7ff00000 	.word	0x7ff00000
 800c88c:	0800e93d 	.word	0x0800e93d
 800c890:	0800e911 	.word	0x0800e911
 800c894:	0800e910 	.word	0x0800e910
 800c898:	3ff80000 	.word	0x3ff80000
 800c89c:	0800ea50 	.word	0x0800ea50
 800c8a0:	0800e9b0 	.word	0x0800e9b0
 800c8a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c8a8:	6018      	str	r0, [r3, #0]
 800c8aa:	9b07      	ldr	r3, [sp, #28]
 800c8ac:	2b0e      	cmp	r3, #14
 800c8ae:	f200 80a4 	bhi.w	800c9fa <_dtoa_r+0x442>
 800c8b2:	2c00      	cmp	r4, #0
 800c8b4:	f000 80a1 	beq.w	800c9fa <_dtoa_r+0x442>
 800c8b8:	2f00      	cmp	r7, #0
 800c8ba:	dd33      	ble.n	800c924 <_dtoa_r+0x36c>
 800c8bc:	4b86      	ldr	r3, [pc, #536]	@ (800cad8 <_dtoa_r+0x520>)
 800c8be:	f007 020f 	and.w	r2, r7, #15
 800c8c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8c6:	05f8      	lsls	r0, r7, #23
 800c8c8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c8cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c8d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c8d4:	d516      	bpl.n	800c904 <_dtoa_r+0x34c>
 800c8d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c8da:	4b80      	ldr	r3, [pc, #512]	@ (800cadc <_dtoa_r+0x524>)
 800c8dc:	2603      	movs	r6, #3
 800c8de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8e2:	f7f3 ff23 	bl	800072c <__aeabi_ddiv>
 800c8e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8ea:	f004 040f 	and.w	r4, r4, #15
 800c8ee:	4d7b      	ldr	r5, [pc, #492]	@ (800cadc <_dtoa_r+0x524>)
 800c8f0:	b954      	cbnz	r4, 800c908 <_dtoa_r+0x350>
 800c8f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8fa:	f7f3 ff17 	bl	800072c <__aeabi_ddiv>
 800c8fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c902:	e028      	b.n	800c956 <_dtoa_r+0x39e>
 800c904:	2602      	movs	r6, #2
 800c906:	e7f2      	b.n	800c8ee <_dtoa_r+0x336>
 800c908:	07e1      	lsls	r1, r4, #31
 800c90a:	d508      	bpl.n	800c91e <_dtoa_r+0x366>
 800c90c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c910:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c914:	f7f3 fde0 	bl	80004d8 <__aeabi_dmul>
 800c918:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c91c:	3601      	adds	r6, #1
 800c91e:	1064      	asrs	r4, r4, #1
 800c920:	3508      	adds	r5, #8
 800c922:	e7e5      	b.n	800c8f0 <_dtoa_r+0x338>
 800c924:	f000 80d2 	beq.w	800cacc <_dtoa_r+0x514>
 800c928:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c92c:	427c      	negs	r4, r7
 800c92e:	4b6a      	ldr	r3, [pc, #424]	@ (800cad8 <_dtoa_r+0x520>)
 800c930:	f004 020f 	and.w	r2, r4, #15
 800c934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93c:	f7f3 fdcc 	bl	80004d8 <__aeabi_dmul>
 800c940:	2602      	movs	r6, #2
 800c942:	2300      	movs	r3, #0
 800c944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c948:	4d64      	ldr	r5, [pc, #400]	@ (800cadc <_dtoa_r+0x524>)
 800c94a:	1124      	asrs	r4, r4, #4
 800c94c:	2c00      	cmp	r4, #0
 800c94e:	f040 80b2 	bne.w	800cab6 <_dtoa_r+0x4fe>
 800c952:	2b00      	cmp	r3, #0
 800c954:	d1d3      	bne.n	800c8fe <_dtoa_r+0x346>
 800c956:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c95a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	f000 80b7 	beq.w	800cad0 <_dtoa_r+0x518>
 800c962:	2200      	movs	r2, #0
 800c964:	4620      	mov	r0, r4
 800c966:	4629      	mov	r1, r5
 800c968:	4b5d      	ldr	r3, [pc, #372]	@ (800cae0 <_dtoa_r+0x528>)
 800c96a:	f7f4 f827 	bl	80009bc <__aeabi_dcmplt>
 800c96e:	2800      	cmp	r0, #0
 800c970:	f000 80ae 	beq.w	800cad0 <_dtoa_r+0x518>
 800c974:	9b07      	ldr	r3, [sp, #28]
 800c976:	2b00      	cmp	r3, #0
 800c978:	f000 80aa 	beq.w	800cad0 <_dtoa_r+0x518>
 800c97c:	9b08      	ldr	r3, [sp, #32]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	dd37      	ble.n	800c9f2 <_dtoa_r+0x43a>
 800c982:	1e7b      	subs	r3, r7, #1
 800c984:	4620      	mov	r0, r4
 800c986:	9304      	str	r3, [sp, #16]
 800c988:	2200      	movs	r2, #0
 800c98a:	4629      	mov	r1, r5
 800c98c:	4b55      	ldr	r3, [pc, #340]	@ (800cae4 <_dtoa_r+0x52c>)
 800c98e:	f7f3 fda3 	bl	80004d8 <__aeabi_dmul>
 800c992:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c996:	9c08      	ldr	r4, [sp, #32]
 800c998:	3601      	adds	r6, #1
 800c99a:	4630      	mov	r0, r6
 800c99c:	f7f3 fd32 	bl	8000404 <__aeabi_i2d>
 800c9a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9a4:	f7f3 fd98 	bl	80004d8 <__aeabi_dmul>
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	4b4f      	ldr	r3, [pc, #316]	@ (800cae8 <_dtoa_r+0x530>)
 800c9ac:	f7f3 fbde 	bl	800016c <__adddf3>
 800c9b0:	4605      	mov	r5, r0
 800c9b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c9b6:	2c00      	cmp	r4, #0
 800c9b8:	f040 809a 	bne.w	800caf0 <_dtoa_r+0x538>
 800c9bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9c0:	2200      	movs	r2, #0
 800c9c2:	4b4a      	ldr	r3, [pc, #296]	@ (800caec <_dtoa_r+0x534>)
 800c9c4:	f7f3 fbd0 	bl	8000168 <__aeabi_dsub>
 800c9c8:	4602      	mov	r2, r0
 800c9ca:	460b      	mov	r3, r1
 800c9cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c9d0:	462a      	mov	r2, r5
 800c9d2:	4633      	mov	r3, r6
 800c9d4:	f7f4 f810 	bl	80009f8 <__aeabi_dcmpgt>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	f040 828e 	bne.w	800cefa <_dtoa_r+0x942>
 800c9de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c9e2:	462a      	mov	r2, r5
 800c9e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c9e8:	f7f3 ffe8 	bl	80009bc <__aeabi_dcmplt>
 800c9ec:	2800      	cmp	r0, #0
 800c9ee:	f040 8127 	bne.w	800cc40 <_dtoa_r+0x688>
 800c9f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c9f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c9fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	f2c0 8163 	blt.w	800ccc8 <_dtoa_r+0x710>
 800ca02:	2f0e      	cmp	r7, #14
 800ca04:	f300 8160 	bgt.w	800ccc8 <_dtoa_r+0x710>
 800ca08:	4b33      	ldr	r3, [pc, #204]	@ (800cad8 <_dtoa_r+0x520>)
 800ca0a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ca0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ca12:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ca16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	da03      	bge.n	800ca24 <_dtoa_r+0x46c>
 800ca1c:	9b07      	ldr	r3, [sp, #28]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	f340 8100 	ble.w	800cc24 <_dtoa_r+0x66c>
 800ca24:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ca28:	4656      	mov	r6, sl
 800ca2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca2e:	4620      	mov	r0, r4
 800ca30:	4629      	mov	r1, r5
 800ca32:	f7f3 fe7b 	bl	800072c <__aeabi_ddiv>
 800ca36:	f7f3 ffff 	bl	8000a38 <__aeabi_d2iz>
 800ca3a:	4680      	mov	r8, r0
 800ca3c:	f7f3 fce2 	bl	8000404 <__aeabi_i2d>
 800ca40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca44:	f7f3 fd48 	bl	80004d8 <__aeabi_dmul>
 800ca48:	4602      	mov	r2, r0
 800ca4a:	460b      	mov	r3, r1
 800ca4c:	4620      	mov	r0, r4
 800ca4e:	4629      	mov	r1, r5
 800ca50:	f7f3 fb8a 	bl	8000168 <__aeabi_dsub>
 800ca54:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ca58:	9d07      	ldr	r5, [sp, #28]
 800ca5a:	f806 4b01 	strb.w	r4, [r6], #1
 800ca5e:	eba6 040a 	sub.w	r4, r6, sl
 800ca62:	42a5      	cmp	r5, r4
 800ca64:	4602      	mov	r2, r0
 800ca66:	460b      	mov	r3, r1
 800ca68:	f040 8116 	bne.w	800cc98 <_dtoa_r+0x6e0>
 800ca6c:	f7f3 fb7e 	bl	800016c <__adddf3>
 800ca70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca74:	4604      	mov	r4, r0
 800ca76:	460d      	mov	r5, r1
 800ca78:	f7f3 ffbe 	bl	80009f8 <__aeabi_dcmpgt>
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	f040 80f8 	bne.w	800cc72 <_dtoa_r+0x6ba>
 800ca82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca86:	4620      	mov	r0, r4
 800ca88:	4629      	mov	r1, r5
 800ca8a:	f7f3 ff8d 	bl	80009a8 <__aeabi_dcmpeq>
 800ca8e:	b118      	cbz	r0, 800ca98 <_dtoa_r+0x4e0>
 800ca90:	f018 0f01 	tst.w	r8, #1
 800ca94:	f040 80ed 	bne.w	800cc72 <_dtoa_r+0x6ba>
 800ca98:	4649      	mov	r1, r9
 800ca9a:	4658      	mov	r0, fp
 800ca9c:	f000 fc92 	bl	800d3c4 <_Bfree>
 800caa0:	2300      	movs	r3, #0
 800caa2:	7033      	strb	r3, [r6, #0]
 800caa4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800caa6:	3701      	adds	r7, #1
 800caa8:	601f      	str	r7, [r3, #0]
 800caaa:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800caac:	2b00      	cmp	r3, #0
 800caae:	f000 8320 	beq.w	800d0f2 <_dtoa_r+0xb3a>
 800cab2:	601e      	str	r6, [r3, #0]
 800cab4:	e31d      	b.n	800d0f2 <_dtoa_r+0xb3a>
 800cab6:	07e2      	lsls	r2, r4, #31
 800cab8:	d505      	bpl.n	800cac6 <_dtoa_r+0x50e>
 800caba:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cabe:	f7f3 fd0b 	bl	80004d8 <__aeabi_dmul>
 800cac2:	2301      	movs	r3, #1
 800cac4:	3601      	adds	r6, #1
 800cac6:	1064      	asrs	r4, r4, #1
 800cac8:	3508      	adds	r5, #8
 800caca:	e73f      	b.n	800c94c <_dtoa_r+0x394>
 800cacc:	2602      	movs	r6, #2
 800cace:	e742      	b.n	800c956 <_dtoa_r+0x39e>
 800cad0:	9c07      	ldr	r4, [sp, #28]
 800cad2:	9704      	str	r7, [sp, #16]
 800cad4:	e761      	b.n	800c99a <_dtoa_r+0x3e2>
 800cad6:	bf00      	nop
 800cad8:	0800ea50 	.word	0x0800ea50
 800cadc:	0800ea28 	.word	0x0800ea28
 800cae0:	3ff00000 	.word	0x3ff00000
 800cae4:	40240000 	.word	0x40240000
 800cae8:	401c0000 	.word	0x401c0000
 800caec:	40140000 	.word	0x40140000
 800caf0:	4b70      	ldr	r3, [pc, #448]	@ (800ccb4 <_dtoa_r+0x6fc>)
 800caf2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800caf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800caf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cafc:	4454      	add	r4, sl
 800cafe:	2900      	cmp	r1, #0
 800cb00:	d045      	beq.n	800cb8e <_dtoa_r+0x5d6>
 800cb02:	2000      	movs	r0, #0
 800cb04:	496c      	ldr	r1, [pc, #432]	@ (800ccb8 <_dtoa_r+0x700>)
 800cb06:	f7f3 fe11 	bl	800072c <__aeabi_ddiv>
 800cb0a:	4633      	mov	r3, r6
 800cb0c:	462a      	mov	r2, r5
 800cb0e:	f7f3 fb2b 	bl	8000168 <__aeabi_dsub>
 800cb12:	4656      	mov	r6, sl
 800cb14:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb1c:	f7f3 ff8c 	bl	8000a38 <__aeabi_d2iz>
 800cb20:	4605      	mov	r5, r0
 800cb22:	f7f3 fc6f 	bl	8000404 <__aeabi_i2d>
 800cb26:	4602      	mov	r2, r0
 800cb28:	460b      	mov	r3, r1
 800cb2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb2e:	f7f3 fb1b 	bl	8000168 <__aeabi_dsub>
 800cb32:	4602      	mov	r2, r0
 800cb34:	460b      	mov	r3, r1
 800cb36:	3530      	adds	r5, #48	@ 0x30
 800cb38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cb3c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb40:	f806 5b01 	strb.w	r5, [r6], #1
 800cb44:	f7f3 ff3a 	bl	80009bc <__aeabi_dcmplt>
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d163      	bne.n	800cc14 <_dtoa_r+0x65c>
 800cb4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb50:	2000      	movs	r0, #0
 800cb52:	495a      	ldr	r1, [pc, #360]	@ (800ccbc <_dtoa_r+0x704>)
 800cb54:	f7f3 fb08 	bl	8000168 <__aeabi_dsub>
 800cb58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cb5c:	f7f3 ff2e 	bl	80009bc <__aeabi_dcmplt>
 800cb60:	2800      	cmp	r0, #0
 800cb62:	f040 8087 	bne.w	800cc74 <_dtoa_r+0x6bc>
 800cb66:	42a6      	cmp	r6, r4
 800cb68:	f43f af43 	beq.w	800c9f2 <_dtoa_r+0x43a>
 800cb6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cb70:	2200      	movs	r2, #0
 800cb72:	4b53      	ldr	r3, [pc, #332]	@ (800ccc0 <_dtoa_r+0x708>)
 800cb74:	f7f3 fcb0 	bl	80004d8 <__aeabi_dmul>
 800cb78:	2200      	movs	r2, #0
 800cb7a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb82:	4b4f      	ldr	r3, [pc, #316]	@ (800ccc0 <_dtoa_r+0x708>)
 800cb84:	f7f3 fca8 	bl	80004d8 <__aeabi_dmul>
 800cb88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb8c:	e7c4      	b.n	800cb18 <_dtoa_r+0x560>
 800cb8e:	4631      	mov	r1, r6
 800cb90:	4628      	mov	r0, r5
 800cb92:	f7f3 fca1 	bl	80004d8 <__aeabi_dmul>
 800cb96:	4656      	mov	r6, sl
 800cb98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cb9c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800cb9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cba2:	f7f3 ff49 	bl	8000a38 <__aeabi_d2iz>
 800cba6:	4605      	mov	r5, r0
 800cba8:	f7f3 fc2c 	bl	8000404 <__aeabi_i2d>
 800cbac:	4602      	mov	r2, r0
 800cbae:	460b      	mov	r3, r1
 800cbb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbb4:	f7f3 fad8 	bl	8000168 <__aeabi_dsub>
 800cbb8:	4602      	mov	r2, r0
 800cbba:	460b      	mov	r3, r1
 800cbbc:	3530      	adds	r5, #48	@ 0x30
 800cbbe:	f806 5b01 	strb.w	r5, [r6], #1
 800cbc2:	42a6      	cmp	r6, r4
 800cbc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cbc8:	f04f 0200 	mov.w	r2, #0
 800cbcc:	d124      	bne.n	800cc18 <_dtoa_r+0x660>
 800cbce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cbd2:	4b39      	ldr	r3, [pc, #228]	@ (800ccb8 <_dtoa_r+0x700>)
 800cbd4:	f7f3 faca 	bl	800016c <__adddf3>
 800cbd8:	4602      	mov	r2, r0
 800cbda:	460b      	mov	r3, r1
 800cbdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbe0:	f7f3 ff0a 	bl	80009f8 <__aeabi_dcmpgt>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	d145      	bne.n	800cc74 <_dtoa_r+0x6bc>
 800cbe8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cbec:	2000      	movs	r0, #0
 800cbee:	4932      	ldr	r1, [pc, #200]	@ (800ccb8 <_dtoa_r+0x700>)
 800cbf0:	f7f3 faba 	bl	8000168 <__aeabi_dsub>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	460b      	mov	r3, r1
 800cbf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbfc:	f7f3 fede 	bl	80009bc <__aeabi_dcmplt>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	f43f aef6 	beq.w	800c9f2 <_dtoa_r+0x43a>
 800cc06:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800cc08:	1e73      	subs	r3, r6, #1
 800cc0a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc0c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cc10:	2b30      	cmp	r3, #48	@ 0x30
 800cc12:	d0f8      	beq.n	800cc06 <_dtoa_r+0x64e>
 800cc14:	9f04      	ldr	r7, [sp, #16]
 800cc16:	e73f      	b.n	800ca98 <_dtoa_r+0x4e0>
 800cc18:	4b29      	ldr	r3, [pc, #164]	@ (800ccc0 <_dtoa_r+0x708>)
 800cc1a:	f7f3 fc5d 	bl	80004d8 <__aeabi_dmul>
 800cc1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc22:	e7bc      	b.n	800cb9e <_dtoa_r+0x5e6>
 800cc24:	d10c      	bne.n	800cc40 <_dtoa_r+0x688>
 800cc26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	4b25      	ldr	r3, [pc, #148]	@ (800ccc4 <_dtoa_r+0x70c>)
 800cc2e:	f7f3 fc53 	bl	80004d8 <__aeabi_dmul>
 800cc32:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc36:	f7f3 fed5 	bl	80009e4 <__aeabi_dcmpge>
 800cc3a:	2800      	cmp	r0, #0
 800cc3c:	f000 815b 	beq.w	800cef6 <_dtoa_r+0x93e>
 800cc40:	2400      	movs	r4, #0
 800cc42:	4625      	mov	r5, r4
 800cc44:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc46:	4656      	mov	r6, sl
 800cc48:	43db      	mvns	r3, r3
 800cc4a:	9304      	str	r3, [sp, #16]
 800cc4c:	2700      	movs	r7, #0
 800cc4e:	4621      	mov	r1, r4
 800cc50:	4658      	mov	r0, fp
 800cc52:	f000 fbb7 	bl	800d3c4 <_Bfree>
 800cc56:	2d00      	cmp	r5, #0
 800cc58:	d0dc      	beq.n	800cc14 <_dtoa_r+0x65c>
 800cc5a:	b12f      	cbz	r7, 800cc68 <_dtoa_r+0x6b0>
 800cc5c:	42af      	cmp	r7, r5
 800cc5e:	d003      	beq.n	800cc68 <_dtoa_r+0x6b0>
 800cc60:	4639      	mov	r1, r7
 800cc62:	4658      	mov	r0, fp
 800cc64:	f000 fbae 	bl	800d3c4 <_Bfree>
 800cc68:	4629      	mov	r1, r5
 800cc6a:	4658      	mov	r0, fp
 800cc6c:	f000 fbaa 	bl	800d3c4 <_Bfree>
 800cc70:	e7d0      	b.n	800cc14 <_dtoa_r+0x65c>
 800cc72:	9704      	str	r7, [sp, #16]
 800cc74:	4633      	mov	r3, r6
 800cc76:	461e      	mov	r6, r3
 800cc78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc7c:	2a39      	cmp	r2, #57	@ 0x39
 800cc7e:	d107      	bne.n	800cc90 <_dtoa_r+0x6d8>
 800cc80:	459a      	cmp	sl, r3
 800cc82:	d1f8      	bne.n	800cc76 <_dtoa_r+0x6be>
 800cc84:	9a04      	ldr	r2, [sp, #16]
 800cc86:	3201      	adds	r2, #1
 800cc88:	9204      	str	r2, [sp, #16]
 800cc8a:	2230      	movs	r2, #48	@ 0x30
 800cc8c:	f88a 2000 	strb.w	r2, [sl]
 800cc90:	781a      	ldrb	r2, [r3, #0]
 800cc92:	3201      	adds	r2, #1
 800cc94:	701a      	strb	r2, [r3, #0]
 800cc96:	e7bd      	b.n	800cc14 <_dtoa_r+0x65c>
 800cc98:	2200      	movs	r2, #0
 800cc9a:	4b09      	ldr	r3, [pc, #36]	@ (800ccc0 <_dtoa_r+0x708>)
 800cc9c:	f7f3 fc1c 	bl	80004d8 <__aeabi_dmul>
 800cca0:	2200      	movs	r2, #0
 800cca2:	2300      	movs	r3, #0
 800cca4:	4604      	mov	r4, r0
 800cca6:	460d      	mov	r5, r1
 800cca8:	f7f3 fe7e 	bl	80009a8 <__aeabi_dcmpeq>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	f43f aebc 	beq.w	800ca2a <_dtoa_r+0x472>
 800ccb2:	e6f1      	b.n	800ca98 <_dtoa_r+0x4e0>
 800ccb4:	0800ea50 	.word	0x0800ea50
 800ccb8:	3fe00000 	.word	0x3fe00000
 800ccbc:	3ff00000 	.word	0x3ff00000
 800ccc0:	40240000 	.word	0x40240000
 800ccc4:	40140000 	.word	0x40140000
 800ccc8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ccca:	2a00      	cmp	r2, #0
 800cccc:	f000 80db 	beq.w	800ce86 <_dtoa_r+0x8ce>
 800ccd0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ccd2:	2a01      	cmp	r2, #1
 800ccd4:	f300 80bf 	bgt.w	800ce56 <_dtoa_r+0x89e>
 800ccd8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ccda:	2a00      	cmp	r2, #0
 800ccdc:	f000 80b7 	beq.w	800ce4e <_dtoa_r+0x896>
 800cce0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cce4:	4646      	mov	r6, r8
 800cce6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cce8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ccea:	2101      	movs	r1, #1
 800ccec:	441a      	add	r2, r3
 800ccee:	4658      	mov	r0, fp
 800ccf0:	4498      	add	r8, r3
 800ccf2:	9209      	str	r2, [sp, #36]	@ 0x24
 800ccf4:	f000 fc1a 	bl	800d52c <__i2b>
 800ccf8:	4605      	mov	r5, r0
 800ccfa:	b15e      	cbz	r6, 800cd14 <_dtoa_r+0x75c>
 800ccfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	dd08      	ble.n	800cd14 <_dtoa_r+0x75c>
 800cd02:	42b3      	cmp	r3, r6
 800cd04:	bfa8      	it	ge
 800cd06:	4633      	movge	r3, r6
 800cd08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd0a:	eba8 0803 	sub.w	r8, r8, r3
 800cd0e:	1af6      	subs	r6, r6, r3
 800cd10:	1ad3      	subs	r3, r2, r3
 800cd12:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd16:	b1f3      	cbz	r3, 800cd56 <_dtoa_r+0x79e>
 800cd18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	f000 80b7 	beq.w	800ce8e <_dtoa_r+0x8d6>
 800cd20:	b18c      	cbz	r4, 800cd46 <_dtoa_r+0x78e>
 800cd22:	4629      	mov	r1, r5
 800cd24:	4622      	mov	r2, r4
 800cd26:	4658      	mov	r0, fp
 800cd28:	f000 fcbe 	bl	800d6a8 <__pow5mult>
 800cd2c:	464a      	mov	r2, r9
 800cd2e:	4601      	mov	r1, r0
 800cd30:	4605      	mov	r5, r0
 800cd32:	4658      	mov	r0, fp
 800cd34:	f000 fc10 	bl	800d558 <__multiply>
 800cd38:	4649      	mov	r1, r9
 800cd3a:	9004      	str	r0, [sp, #16]
 800cd3c:	4658      	mov	r0, fp
 800cd3e:	f000 fb41 	bl	800d3c4 <_Bfree>
 800cd42:	9b04      	ldr	r3, [sp, #16]
 800cd44:	4699      	mov	r9, r3
 800cd46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd48:	1b1a      	subs	r2, r3, r4
 800cd4a:	d004      	beq.n	800cd56 <_dtoa_r+0x79e>
 800cd4c:	4649      	mov	r1, r9
 800cd4e:	4658      	mov	r0, fp
 800cd50:	f000 fcaa 	bl	800d6a8 <__pow5mult>
 800cd54:	4681      	mov	r9, r0
 800cd56:	2101      	movs	r1, #1
 800cd58:	4658      	mov	r0, fp
 800cd5a:	f000 fbe7 	bl	800d52c <__i2b>
 800cd5e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd60:	4604      	mov	r4, r0
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	f000 81c9 	beq.w	800d0fa <_dtoa_r+0xb42>
 800cd68:	461a      	mov	r2, r3
 800cd6a:	4601      	mov	r1, r0
 800cd6c:	4658      	mov	r0, fp
 800cd6e:	f000 fc9b 	bl	800d6a8 <__pow5mult>
 800cd72:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cd74:	4604      	mov	r4, r0
 800cd76:	2b01      	cmp	r3, #1
 800cd78:	f300 808f 	bgt.w	800ce9a <_dtoa_r+0x8e2>
 800cd7c:	9b02      	ldr	r3, [sp, #8]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	f040 8087 	bne.w	800ce92 <_dtoa_r+0x8da>
 800cd84:	9b03      	ldr	r3, [sp, #12]
 800cd86:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	f040 8083 	bne.w	800ce96 <_dtoa_r+0x8de>
 800cd90:	9b03      	ldr	r3, [sp, #12]
 800cd92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cd96:	0d1b      	lsrs	r3, r3, #20
 800cd98:	051b      	lsls	r3, r3, #20
 800cd9a:	b12b      	cbz	r3, 800cda8 <_dtoa_r+0x7f0>
 800cd9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd9e:	f108 0801 	add.w	r8, r8, #1
 800cda2:	3301      	adds	r3, #1
 800cda4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cda6:	2301      	movs	r3, #1
 800cda8:	930a      	str	r3, [sp, #40]	@ 0x28
 800cdaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	f000 81aa 	beq.w	800d106 <_dtoa_r+0xb4e>
 800cdb2:	6923      	ldr	r3, [r4, #16]
 800cdb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cdb8:	6918      	ldr	r0, [r3, #16]
 800cdba:	f000 fb6b 	bl	800d494 <__hi0bits>
 800cdbe:	f1c0 0020 	rsb	r0, r0, #32
 800cdc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdc4:	4418      	add	r0, r3
 800cdc6:	f010 001f 	ands.w	r0, r0, #31
 800cdca:	d071      	beq.n	800ceb0 <_dtoa_r+0x8f8>
 800cdcc:	f1c0 0320 	rsb	r3, r0, #32
 800cdd0:	2b04      	cmp	r3, #4
 800cdd2:	dd65      	ble.n	800cea0 <_dtoa_r+0x8e8>
 800cdd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdd6:	f1c0 001c 	rsb	r0, r0, #28
 800cdda:	4403      	add	r3, r0
 800cddc:	4480      	add	r8, r0
 800cdde:	4406      	add	r6, r0
 800cde0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde2:	f1b8 0f00 	cmp.w	r8, #0
 800cde6:	dd05      	ble.n	800cdf4 <_dtoa_r+0x83c>
 800cde8:	4649      	mov	r1, r9
 800cdea:	4642      	mov	r2, r8
 800cdec:	4658      	mov	r0, fp
 800cdee:	f000 fcb5 	bl	800d75c <__lshift>
 800cdf2:	4681      	mov	r9, r0
 800cdf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	dd05      	ble.n	800ce06 <_dtoa_r+0x84e>
 800cdfa:	4621      	mov	r1, r4
 800cdfc:	461a      	mov	r2, r3
 800cdfe:	4658      	mov	r0, fp
 800ce00:	f000 fcac 	bl	800d75c <__lshift>
 800ce04:	4604      	mov	r4, r0
 800ce06:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d053      	beq.n	800ceb4 <_dtoa_r+0x8fc>
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4648      	mov	r0, r9
 800ce10:	f000 fd10 	bl	800d834 <__mcmp>
 800ce14:	2800      	cmp	r0, #0
 800ce16:	da4d      	bge.n	800ceb4 <_dtoa_r+0x8fc>
 800ce18:	1e7b      	subs	r3, r7, #1
 800ce1a:	4649      	mov	r1, r9
 800ce1c:	9304      	str	r3, [sp, #16]
 800ce1e:	220a      	movs	r2, #10
 800ce20:	2300      	movs	r3, #0
 800ce22:	4658      	mov	r0, fp
 800ce24:	f000 faf0 	bl	800d408 <__multadd>
 800ce28:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce2a:	4681      	mov	r9, r0
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	f000 816c 	beq.w	800d10a <_dtoa_r+0xb52>
 800ce32:	2300      	movs	r3, #0
 800ce34:	4629      	mov	r1, r5
 800ce36:	220a      	movs	r2, #10
 800ce38:	4658      	mov	r0, fp
 800ce3a:	f000 fae5 	bl	800d408 <__multadd>
 800ce3e:	9b08      	ldr	r3, [sp, #32]
 800ce40:	4605      	mov	r5, r0
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	dc61      	bgt.n	800cf0a <_dtoa_r+0x952>
 800ce46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce48:	2b02      	cmp	r3, #2
 800ce4a:	dc3b      	bgt.n	800cec4 <_dtoa_r+0x90c>
 800ce4c:	e05d      	b.n	800cf0a <_dtoa_r+0x952>
 800ce4e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ce50:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ce54:	e746      	b.n	800cce4 <_dtoa_r+0x72c>
 800ce56:	9b07      	ldr	r3, [sp, #28]
 800ce58:	1e5c      	subs	r4, r3, #1
 800ce5a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce5c:	42a3      	cmp	r3, r4
 800ce5e:	bfbf      	itttt	lt
 800ce60:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ce62:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800ce64:	1ae3      	sublt	r3, r4, r3
 800ce66:	18d2      	addlt	r2, r2, r3
 800ce68:	bfa8      	it	ge
 800ce6a:	1b1c      	subge	r4, r3, r4
 800ce6c:	9b07      	ldr	r3, [sp, #28]
 800ce6e:	bfbe      	ittt	lt
 800ce70:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ce72:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800ce74:	2400      	movlt	r4, #0
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	bfb5      	itete	lt
 800ce7a:	eba8 0603 	sublt.w	r6, r8, r3
 800ce7e:	4646      	movge	r6, r8
 800ce80:	2300      	movlt	r3, #0
 800ce82:	9b07      	ldrge	r3, [sp, #28]
 800ce84:	e730      	b.n	800cce8 <_dtoa_r+0x730>
 800ce86:	4646      	mov	r6, r8
 800ce88:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ce8a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ce8c:	e735      	b.n	800ccfa <_dtoa_r+0x742>
 800ce8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ce90:	e75c      	b.n	800cd4c <_dtoa_r+0x794>
 800ce92:	2300      	movs	r3, #0
 800ce94:	e788      	b.n	800cda8 <_dtoa_r+0x7f0>
 800ce96:	9b02      	ldr	r3, [sp, #8]
 800ce98:	e786      	b.n	800cda8 <_dtoa_r+0x7f0>
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce9e:	e788      	b.n	800cdb2 <_dtoa_r+0x7fa>
 800cea0:	d09f      	beq.n	800cde2 <_dtoa_r+0x82a>
 800cea2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cea4:	331c      	adds	r3, #28
 800cea6:	441a      	add	r2, r3
 800cea8:	4498      	add	r8, r3
 800ceaa:	441e      	add	r6, r3
 800ceac:	9209      	str	r2, [sp, #36]	@ 0x24
 800ceae:	e798      	b.n	800cde2 <_dtoa_r+0x82a>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	e7f6      	b.n	800cea2 <_dtoa_r+0x8ea>
 800ceb4:	9b07      	ldr	r3, [sp, #28]
 800ceb6:	9704      	str	r7, [sp, #16]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	dc20      	bgt.n	800cefe <_dtoa_r+0x946>
 800cebc:	9308      	str	r3, [sp, #32]
 800cebe:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cec0:	2b02      	cmp	r3, #2
 800cec2:	dd1e      	ble.n	800cf02 <_dtoa_r+0x94a>
 800cec4:	9b08      	ldr	r3, [sp, #32]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	f47f aebc 	bne.w	800cc44 <_dtoa_r+0x68c>
 800cecc:	4621      	mov	r1, r4
 800cece:	2205      	movs	r2, #5
 800ced0:	4658      	mov	r0, fp
 800ced2:	f000 fa99 	bl	800d408 <__multadd>
 800ced6:	4601      	mov	r1, r0
 800ced8:	4604      	mov	r4, r0
 800ceda:	4648      	mov	r0, r9
 800cedc:	f000 fcaa 	bl	800d834 <__mcmp>
 800cee0:	2800      	cmp	r0, #0
 800cee2:	f77f aeaf 	ble.w	800cc44 <_dtoa_r+0x68c>
 800cee6:	2331      	movs	r3, #49	@ 0x31
 800cee8:	4656      	mov	r6, sl
 800ceea:	f806 3b01 	strb.w	r3, [r6], #1
 800ceee:	9b04      	ldr	r3, [sp, #16]
 800cef0:	3301      	adds	r3, #1
 800cef2:	9304      	str	r3, [sp, #16]
 800cef4:	e6aa      	b.n	800cc4c <_dtoa_r+0x694>
 800cef6:	9c07      	ldr	r4, [sp, #28]
 800cef8:	9704      	str	r7, [sp, #16]
 800cefa:	4625      	mov	r5, r4
 800cefc:	e7f3      	b.n	800cee6 <_dtoa_r+0x92e>
 800cefe:	9b07      	ldr	r3, [sp, #28]
 800cf00:	9308      	str	r3, [sp, #32]
 800cf02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	f000 8104 	beq.w	800d112 <_dtoa_r+0xb5a>
 800cf0a:	2e00      	cmp	r6, #0
 800cf0c:	dd05      	ble.n	800cf1a <_dtoa_r+0x962>
 800cf0e:	4629      	mov	r1, r5
 800cf10:	4632      	mov	r2, r6
 800cf12:	4658      	mov	r0, fp
 800cf14:	f000 fc22 	bl	800d75c <__lshift>
 800cf18:	4605      	mov	r5, r0
 800cf1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	d05a      	beq.n	800cfd6 <_dtoa_r+0xa1e>
 800cf20:	4658      	mov	r0, fp
 800cf22:	6869      	ldr	r1, [r5, #4]
 800cf24:	f000 fa0e 	bl	800d344 <_Balloc>
 800cf28:	4606      	mov	r6, r0
 800cf2a:	b928      	cbnz	r0, 800cf38 <_dtoa_r+0x980>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cf32:	4b83      	ldr	r3, [pc, #524]	@ (800d140 <_dtoa_r+0xb88>)
 800cf34:	f7ff bb54 	b.w	800c5e0 <_dtoa_r+0x28>
 800cf38:	692a      	ldr	r2, [r5, #16]
 800cf3a:	f105 010c 	add.w	r1, r5, #12
 800cf3e:	3202      	adds	r2, #2
 800cf40:	0092      	lsls	r2, r2, #2
 800cf42:	300c      	adds	r0, #12
 800cf44:	f7ff faa1 	bl	800c48a <memcpy>
 800cf48:	2201      	movs	r2, #1
 800cf4a:	4631      	mov	r1, r6
 800cf4c:	4658      	mov	r0, fp
 800cf4e:	f000 fc05 	bl	800d75c <__lshift>
 800cf52:	462f      	mov	r7, r5
 800cf54:	4605      	mov	r5, r0
 800cf56:	f10a 0301 	add.w	r3, sl, #1
 800cf5a:	9307      	str	r3, [sp, #28]
 800cf5c:	9b08      	ldr	r3, [sp, #32]
 800cf5e:	4453      	add	r3, sl
 800cf60:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf62:	9b02      	ldr	r3, [sp, #8]
 800cf64:	f003 0301 	and.w	r3, r3, #1
 800cf68:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf6a:	9b07      	ldr	r3, [sp, #28]
 800cf6c:	4621      	mov	r1, r4
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	4648      	mov	r0, r9
 800cf72:	9302      	str	r3, [sp, #8]
 800cf74:	f7ff fa97 	bl	800c4a6 <quorem>
 800cf78:	4639      	mov	r1, r7
 800cf7a:	9008      	str	r0, [sp, #32]
 800cf7c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cf80:	4648      	mov	r0, r9
 800cf82:	f000 fc57 	bl	800d834 <__mcmp>
 800cf86:	462a      	mov	r2, r5
 800cf88:	9009      	str	r0, [sp, #36]	@ 0x24
 800cf8a:	4621      	mov	r1, r4
 800cf8c:	4658      	mov	r0, fp
 800cf8e:	f000 fc6d 	bl	800d86c <__mdiff>
 800cf92:	68c2      	ldr	r2, [r0, #12]
 800cf94:	4606      	mov	r6, r0
 800cf96:	bb02      	cbnz	r2, 800cfda <_dtoa_r+0xa22>
 800cf98:	4601      	mov	r1, r0
 800cf9a:	4648      	mov	r0, r9
 800cf9c:	f000 fc4a 	bl	800d834 <__mcmp>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	4631      	mov	r1, r6
 800cfa4:	4658      	mov	r0, fp
 800cfa6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cfa8:	f000 fa0c 	bl	800d3c4 <_Bfree>
 800cfac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cfae:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800cfb0:	9e07      	ldr	r6, [sp, #28]
 800cfb2:	ea43 0102 	orr.w	r1, r3, r2
 800cfb6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfb8:	4319      	orrs	r1, r3
 800cfba:	d110      	bne.n	800cfde <_dtoa_r+0xa26>
 800cfbc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cfc0:	d029      	beq.n	800d016 <_dtoa_r+0xa5e>
 800cfc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	dd02      	ble.n	800cfce <_dtoa_r+0xa16>
 800cfc8:	9b08      	ldr	r3, [sp, #32]
 800cfca:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cfce:	9b02      	ldr	r3, [sp, #8]
 800cfd0:	f883 8000 	strb.w	r8, [r3]
 800cfd4:	e63b      	b.n	800cc4e <_dtoa_r+0x696>
 800cfd6:	4628      	mov	r0, r5
 800cfd8:	e7bb      	b.n	800cf52 <_dtoa_r+0x99a>
 800cfda:	2201      	movs	r2, #1
 800cfdc:	e7e1      	b.n	800cfa2 <_dtoa_r+0x9ea>
 800cfde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	db04      	blt.n	800cfee <_dtoa_r+0xa36>
 800cfe4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800cfe6:	430b      	orrs	r3, r1
 800cfe8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cfea:	430b      	orrs	r3, r1
 800cfec:	d120      	bne.n	800d030 <_dtoa_r+0xa78>
 800cfee:	2a00      	cmp	r2, #0
 800cff0:	dded      	ble.n	800cfce <_dtoa_r+0xa16>
 800cff2:	4649      	mov	r1, r9
 800cff4:	2201      	movs	r2, #1
 800cff6:	4658      	mov	r0, fp
 800cff8:	f000 fbb0 	bl	800d75c <__lshift>
 800cffc:	4621      	mov	r1, r4
 800cffe:	4681      	mov	r9, r0
 800d000:	f000 fc18 	bl	800d834 <__mcmp>
 800d004:	2800      	cmp	r0, #0
 800d006:	dc03      	bgt.n	800d010 <_dtoa_r+0xa58>
 800d008:	d1e1      	bne.n	800cfce <_dtoa_r+0xa16>
 800d00a:	f018 0f01 	tst.w	r8, #1
 800d00e:	d0de      	beq.n	800cfce <_dtoa_r+0xa16>
 800d010:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d014:	d1d8      	bne.n	800cfc8 <_dtoa_r+0xa10>
 800d016:	2339      	movs	r3, #57	@ 0x39
 800d018:	9a02      	ldr	r2, [sp, #8]
 800d01a:	7013      	strb	r3, [r2, #0]
 800d01c:	4633      	mov	r3, r6
 800d01e:	461e      	mov	r6, r3
 800d020:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d024:	3b01      	subs	r3, #1
 800d026:	2a39      	cmp	r2, #57	@ 0x39
 800d028:	d052      	beq.n	800d0d0 <_dtoa_r+0xb18>
 800d02a:	3201      	adds	r2, #1
 800d02c:	701a      	strb	r2, [r3, #0]
 800d02e:	e60e      	b.n	800cc4e <_dtoa_r+0x696>
 800d030:	2a00      	cmp	r2, #0
 800d032:	dd07      	ble.n	800d044 <_dtoa_r+0xa8c>
 800d034:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d038:	d0ed      	beq.n	800d016 <_dtoa_r+0xa5e>
 800d03a:	9a02      	ldr	r2, [sp, #8]
 800d03c:	f108 0301 	add.w	r3, r8, #1
 800d040:	7013      	strb	r3, [r2, #0]
 800d042:	e604      	b.n	800cc4e <_dtoa_r+0x696>
 800d044:	9b07      	ldr	r3, [sp, #28]
 800d046:	9a07      	ldr	r2, [sp, #28]
 800d048:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d04c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d04e:	4293      	cmp	r3, r2
 800d050:	d028      	beq.n	800d0a4 <_dtoa_r+0xaec>
 800d052:	4649      	mov	r1, r9
 800d054:	2300      	movs	r3, #0
 800d056:	220a      	movs	r2, #10
 800d058:	4658      	mov	r0, fp
 800d05a:	f000 f9d5 	bl	800d408 <__multadd>
 800d05e:	42af      	cmp	r7, r5
 800d060:	4681      	mov	r9, r0
 800d062:	f04f 0300 	mov.w	r3, #0
 800d066:	f04f 020a 	mov.w	r2, #10
 800d06a:	4639      	mov	r1, r7
 800d06c:	4658      	mov	r0, fp
 800d06e:	d107      	bne.n	800d080 <_dtoa_r+0xac8>
 800d070:	f000 f9ca 	bl	800d408 <__multadd>
 800d074:	4607      	mov	r7, r0
 800d076:	4605      	mov	r5, r0
 800d078:	9b07      	ldr	r3, [sp, #28]
 800d07a:	3301      	adds	r3, #1
 800d07c:	9307      	str	r3, [sp, #28]
 800d07e:	e774      	b.n	800cf6a <_dtoa_r+0x9b2>
 800d080:	f000 f9c2 	bl	800d408 <__multadd>
 800d084:	4629      	mov	r1, r5
 800d086:	4607      	mov	r7, r0
 800d088:	2300      	movs	r3, #0
 800d08a:	220a      	movs	r2, #10
 800d08c:	4658      	mov	r0, fp
 800d08e:	f000 f9bb 	bl	800d408 <__multadd>
 800d092:	4605      	mov	r5, r0
 800d094:	e7f0      	b.n	800d078 <_dtoa_r+0xac0>
 800d096:	9b08      	ldr	r3, [sp, #32]
 800d098:	2700      	movs	r7, #0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	bfcc      	ite	gt
 800d09e:	461e      	movgt	r6, r3
 800d0a0:	2601      	movle	r6, #1
 800d0a2:	4456      	add	r6, sl
 800d0a4:	4649      	mov	r1, r9
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	4658      	mov	r0, fp
 800d0aa:	f000 fb57 	bl	800d75c <__lshift>
 800d0ae:	4621      	mov	r1, r4
 800d0b0:	4681      	mov	r9, r0
 800d0b2:	f000 fbbf 	bl	800d834 <__mcmp>
 800d0b6:	2800      	cmp	r0, #0
 800d0b8:	dcb0      	bgt.n	800d01c <_dtoa_r+0xa64>
 800d0ba:	d102      	bne.n	800d0c2 <_dtoa_r+0xb0a>
 800d0bc:	f018 0f01 	tst.w	r8, #1
 800d0c0:	d1ac      	bne.n	800d01c <_dtoa_r+0xa64>
 800d0c2:	4633      	mov	r3, r6
 800d0c4:	461e      	mov	r6, r3
 800d0c6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0ca:	2a30      	cmp	r2, #48	@ 0x30
 800d0cc:	d0fa      	beq.n	800d0c4 <_dtoa_r+0xb0c>
 800d0ce:	e5be      	b.n	800cc4e <_dtoa_r+0x696>
 800d0d0:	459a      	cmp	sl, r3
 800d0d2:	d1a4      	bne.n	800d01e <_dtoa_r+0xa66>
 800d0d4:	9b04      	ldr	r3, [sp, #16]
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	9304      	str	r3, [sp, #16]
 800d0da:	2331      	movs	r3, #49	@ 0x31
 800d0dc:	f88a 3000 	strb.w	r3, [sl]
 800d0e0:	e5b5      	b.n	800cc4e <_dtoa_r+0x696>
 800d0e2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d0e4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d144 <_dtoa_r+0xb8c>
 800d0e8:	b11b      	cbz	r3, 800d0f2 <_dtoa_r+0xb3a>
 800d0ea:	f10a 0308 	add.w	r3, sl, #8
 800d0ee:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d0f0:	6013      	str	r3, [r2, #0]
 800d0f2:	4650      	mov	r0, sl
 800d0f4:	b017      	add	sp, #92	@ 0x5c
 800d0f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d0fc:	2b01      	cmp	r3, #1
 800d0fe:	f77f ae3d 	ble.w	800cd7c <_dtoa_r+0x7c4>
 800d102:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d104:	930a      	str	r3, [sp, #40]	@ 0x28
 800d106:	2001      	movs	r0, #1
 800d108:	e65b      	b.n	800cdc2 <_dtoa_r+0x80a>
 800d10a:	9b08      	ldr	r3, [sp, #32]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	f77f aed6 	ble.w	800cebe <_dtoa_r+0x906>
 800d112:	4656      	mov	r6, sl
 800d114:	4621      	mov	r1, r4
 800d116:	4648      	mov	r0, r9
 800d118:	f7ff f9c5 	bl	800c4a6 <quorem>
 800d11c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d120:	9b08      	ldr	r3, [sp, #32]
 800d122:	f806 8b01 	strb.w	r8, [r6], #1
 800d126:	eba6 020a 	sub.w	r2, r6, sl
 800d12a:	4293      	cmp	r3, r2
 800d12c:	ddb3      	ble.n	800d096 <_dtoa_r+0xade>
 800d12e:	4649      	mov	r1, r9
 800d130:	2300      	movs	r3, #0
 800d132:	220a      	movs	r2, #10
 800d134:	4658      	mov	r0, fp
 800d136:	f000 f967 	bl	800d408 <__multadd>
 800d13a:	4681      	mov	r9, r0
 800d13c:	e7ea      	b.n	800d114 <_dtoa_r+0xb5c>
 800d13e:	bf00      	nop
 800d140:	0800e9b0 	.word	0x0800e9b0
 800d144:	0800e934 	.word	0x0800e934

0800d148 <_free_r>:
 800d148:	b538      	push	{r3, r4, r5, lr}
 800d14a:	4605      	mov	r5, r0
 800d14c:	2900      	cmp	r1, #0
 800d14e:	d040      	beq.n	800d1d2 <_free_r+0x8a>
 800d150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d154:	1f0c      	subs	r4, r1, #4
 800d156:	2b00      	cmp	r3, #0
 800d158:	bfb8      	it	lt
 800d15a:	18e4      	addlt	r4, r4, r3
 800d15c:	f000 f8e6 	bl	800d32c <__malloc_lock>
 800d160:	4a1c      	ldr	r2, [pc, #112]	@ (800d1d4 <_free_r+0x8c>)
 800d162:	6813      	ldr	r3, [r2, #0]
 800d164:	b933      	cbnz	r3, 800d174 <_free_r+0x2c>
 800d166:	6063      	str	r3, [r4, #4]
 800d168:	6014      	str	r4, [r2, #0]
 800d16a:	4628      	mov	r0, r5
 800d16c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d170:	f000 b8e2 	b.w	800d338 <__malloc_unlock>
 800d174:	42a3      	cmp	r3, r4
 800d176:	d908      	bls.n	800d18a <_free_r+0x42>
 800d178:	6820      	ldr	r0, [r4, #0]
 800d17a:	1821      	adds	r1, r4, r0
 800d17c:	428b      	cmp	r3, r1
 800d17e:	bf01      	itttt	eq
 800d180:	6819      	ldreq	r1, [r3, #0]
 800d182:	685b      	ldreq	r3, [r3, #4]
 800d184:	1809      	addeq	r1, r1, r0
 800d186:	6021      	streq	r1, [r4, #0]
 800d188:	e7ed      	b.n	800d166 <_free_r+0x1e>
 800d18a:	461a      	mov	r2, r3
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	b10b      	cbz	r3, 800d194 <_free_r+0x4c>
 800d190:	42a3      	cmp	r3, r4
 800d192:	d9fa      	bls.n	800d18a <_free_r+0x42>
 800d194:	6811      	ldr	r1, [r2, #0]
 800d196:	1850      	adds	r0, r2, r1
 800d198:	42a0      	cmp	r0, r4
 800d19a:	d10b      	bne.n	800d1b4 <_free_r+0x6c>
 800d19c:	6820      	ldr	r0, [r4, #0]
 800d19e:	4401      	add	r1, r0
 800d1a0:	1850      	adds	r0, r2, r1
 800d1a2:	4283      	cmp	r3, r0
 800d1a4:	6011      	str	r1, [r2, #0]
 800d1a6:	d1e0      	bne.n	800d16a <_free_r+0x22>
 800d1a8:	6818      	ldr	r0, [r3, #0]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	4408      	add	r0, r1
 800d1ae:	6010      	str	r0, [r2, #0]
 800d1b0:	6053      	str	r3, [r2, #4]
 800d1b2:	e7da      	b.n	800d16a <_free_r+0x22>
 800d1b4:	d902      	bls.n	800d1bc <_free_r+0x74>
 800d1b6:	230c      	movs	r3, #12
 800d1b8:	602b      	str	r3, [r5, #0]
 800d1ba:	e7d6      	b.n	800d16a <_free_r+0x22>
 800d1bc:	6820      	ldr	r0, [r4, #0]
 800d1be:	1821      	adds	r1, r4, r0
 800d1c0:	428b      	cmp	r3, r1
 800d1c2:	bf01      	itttt	eq
 800d1c4:	6819      	ldreq	r1, [r3, #0]
 800d1c6:	685b      	ldreq	r3, [r3, #4]
 800d1c8:	1809      	addeq	r1, r1, r0
 800d1ca:	6021      	streq	r1, [r4, #0]
 800d1cc:	6063      	str	r3, [r4, #4]
 800d1ce:	6054      	str	r4, [r2, #4]
 800d1d0:	e7cb      	b.n	800d16a <_free_r+0x22>
 800d1d2:	bd38      	pop	{r3, r4, r5, pc}
 800d1d4:	20002770 	.word	0x20002770

0800d1d8 <malloc>:
 800d1d8:	4b02      	ldr	r3, [pc, #8]	@ (800d1e4 <malloc+0xc>)
 800d1da:	4601      	mov	r1, r0
 800d1dc:	6818      	ldr	r0, [r3, #0]
 800d1de:	f000 b825 	b.w	800d22c <_malloc_r>
 800d1e2:	bf00      	nop
 800d1e4:	2000004c 	.word	0x2000004c

0800d1e8 <sbrk_aligned>:
 800d1e8:	b570      	push	{r4, r5, r6, lr}
 800d1ea:	4e0f      	ldr	r6, [pc, #60]	@ (800d228 <sbrk_aligned+0x40>)
 800d1ec:	460c      	mov	r4, r1
 800d1ee:	6831      	ldr	r1, [r6, #0]
 800d1f0:	4605      	mov	r5, r0
 800d1f2:	b911      	cbnz	r1, 800d1fa <sbrk_aligned+0x12>
 800d1f4:	f000 fe48 	bl	800de88 <_sbrk_r>
 800d1f8:	6030      	str	r0, [r6, #0]
 800d1fa:	4621      	mov	r1, r4
 800d1fc:	4628      	mov	r0, r5
 800d1fe:	f000 fe43 	bl	800de88 <_sbrk_r>
 800d202:	1c43      	adds	r3, r0, #1
 800d204:	d103      	bne.n	800d20e <sbrk_aligned+0x26>
 800d206:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d20a:	4620      	mov	r0, r4
 800d20c:	bd70      	pop	{r4, r5, r6, pc}
 800d20e:	1cc4      	adds	r4, r0, #3
 800d210:	f024 0403 	bic.w	r4, r4, #3
 800d214:	42a0      	cmp	r0, r4
 800d216:	d0f8      	beq.n	800d20a <sbrk_aligned+0x22>
 800d218:	1a21      	subs	r1, r4, r0
 800d21a:	4628      	mov	r0, r5
 800d21c:	f000 fe34 	bl	800de88 <_sbrk_r>
 800d220:	3001      	adds	r0, #1
 800d222:	d1f2      	bne.n	800d20a <sbrk_aligned+0x22>
 800d224:	e7ef      	b.n	800d206 <sbrk_aligned+0x1e>
 800d226:	bf00      	nop
 800d228:	2000276c 	.word	0x2000276c

0800d22c <_malloc_r>:
 800d22c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d230:	1ccd      	adds	r5, r1, #3
 800d232:	f025 0503 	bic.w	r5, r5, #3
 800d236:	3508      	adds	r5, #8
 800d238:	2d0c      	cmp	r5, #12
 800d23a:	bf38      	it	cc
 800d23c:	250c      	movcc	r5, #12
 800d23e:	2d00      	cmp	r5, #0
 800d240:	4606      	mov	r6, r0
 800d242:	db01      	blt.n	800d248 <_malloc_r+0x1c>
 800d244:	42a9      	cmp	r1, r5
 800d246:	d904      	bls.n	800d252 <_malloc_r+0x26>
 800d248:	230c      	movs	r3, #12
 800d24a:	6033      	str	r3, [r6, #0]
 800d24c:	2000      	movs	r0, #0
 800d24e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d252:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d328 <_malloc_r+0xfc>
 800d256:	f000 f869 	bl	800d32c <__malloc_lock>
 800d25a:	f8d8 3000 	ldr.w	r3, [r8]
 800d25e:	461c      	mov	r4, r3
 800d260:	bb44      	cbnz	r4, 800d2b4 <_malloc_r+0x88>
 800d262:	4629      	mov	r1, r5
 800d264:	4630      	mov	r0, r6
 800d266:	f7ff ffbf 	bl	800d1e8 <sbrk_aligned>
 800d26a:	1c43      	adds	r3, r0, #1
 800d26c:	4604      	mov	r4, r0
 800d26e:	d158      	bne.n	800d322 <_malloc_r+0xf6>
 800d270:	f8d8 4000 	ldr.w	r4, [r8]
 800d274:	4627      	mov	r7, r4
 800d276:	2f00      	cmp	r7, #0
 800d278:	d143      	bne.n	800d302 <_malloc_r+0xd6>
 800d27a:	2c00      	cmp	r4, #0
 800d27c:	d04b      	beq.n	800d316 <_malloc_r+0xea>
 800d27e:	6823      	ldr	r3, [r4, #0]
 800d280:	4639      	mov	r1, r7
 800d282:	4630      	mov	r0, r6
 800d284:	eb04 0903 	add.w	r9, r4, r3
 800d288:	f000 fdfe 	bl	800de88 <_sbrk_r>
 800d28c:	4581      	cmp	r9, r0
 800d28e:	d142      	bne.n	800d316 <_malloc_r+0xea>
 800d290:	6821      	ldr	r1, [r4, #0]
 800d292:	4630      	mov	r0, r6
 800d294:	1a6d      	subs	r5, r5, r1
 800d296:	4629      	mov	r1, r5
 800d298:	f7ff ffa6 	bl	800d1e8 <sbrk_aligned>
 800d29c:	3001      	adds	r0, #1
 800d29e:	d03a      	beq.n	800d316 <_malloc_r+0xea>
 800d2a0:	6823      	ldr	r3, [r4, #0]
 800d2a2:	442b      	add	r3, r5
 800d2a4:	6023      	str	r3, [r4, #0]
 800d2a6:	f8d8 3000 	ldr.w	r3, [r8]
 800d2aa:	685a      	ldr	r2, [r3, #4]
 800d2ac:	bb62      	cbnz	r2, 800d308 <_malloc_r+0xdc>
 800d2ae:	f8c8 7000 	str.w	r7, [r8]
 800d2b2:	e00f      	b.n	800d2d4 <_malloc_r+0xa8>
 800d2b4:	6822      	ldr	r2, [r4, #0]
 800d2b6:	1b52      	subs	r2, r2, r5
 800d2b8:	d420      	bmi.n	800d2fc <_malloc_r+0xd0>
 800d2ba:	2a0b      	cmp	r2, #11
 800d2bc:	d917      	bls.n	800d2ee <_malloc_r+0xc2>
 800d2be:	1961      	adds	r1, r4, r5
 800d2c0:	42a3      	cmp	r3, r4
 800d2c2:	6025      	str	r5, [r4, #0]
 800d2c4:	bf18      	it	ne
 800d2c6:	6059      	strne	r1, [r3, #4]
 800d2c8:	6863      	ldr	r3, [r4, #4]
 800d2ca:	bf08      	it	eq
 800d2cc:	f8c8 1000 	streq.w	r1, [r8]
 800d2d0:	5162      	str	r2, [r4, r5]
 800d2d2:	604b      	str	r3, [r1, #4]
 800d2d4:	4630      	mov	r0, r6
 800d2d6:	f000 f82f 	bl	800d338 <__malloc_unlock>
 800d2da:	f104 000b 	add.w	r0, r4, #11
 800d2de:	1d23      	adds	r3, r4, #4
 800d2e0:	f020 0007 	bic.w	r0, r0, #7
 800d2e4:	1ac2      	subs	r2, r0, r3
 800d2e6:	bf1c      	itt	ne
 800d2e8:	1a1b      	subne	r3, r3, r0
 800d2ea:	50a3      	strne	r3, [r4, r2]
 800d2ec:	e7af      	b.n	800d24e <_malloc_r+0x22>
 800d2ee:	6862      	ldr	r2, [r4, #4]
 800d2f0:	42a3      	cmp	r3, r4
 800d2f2:	bf0c      	ite	eq
 800d2f4:	f8c8 2000 	streq.w	r2, [r8]
 800d2f8:	605a      	strne	r2, [r3, #4]
 800d2fa:	e7eb      	b.n	800d2d4 <_malloc_r+0xa8>
 800d2fc:	4623      	mov	r3, r4
 800d2fe:	6864      	ldr	r4, [r4, #4]
 800d300:	e7ae      	b.n	800d260 <_malloc_r+0x34>
 800d302:	463c      	mov	r4, r7
 800d304:	687f      	ldr	r7, [r7, #4]
 800d306:	e7b6      	b.n	800d276 <_malloc_r+0x4a>
 800d308:	461a      	mov	r2, r3
 800d30a:	685b      	ldr	r3, [r3, #4]
 800d30c:	42a3      	cmp	r3, r4
 800d30e:	d1fb      	bne.n	800d308 <_malloc_r+0xdc>
 800d310:	2300      	movs	r3, #0
 800d312:	6053      	str	r3, [r2, #4]
 800d314:	e7de      	b.n	800d2d4 <_malloc_r+0xa8>
 800d316:	230c      	movs	r3, #12
 800d318:	4630      	mov	r0, r6
 800d31a:	6033      	str	r3, [r6, #0]
 800d31c:	f000 f80c 	bl	800d338 <__malloc_unlock>
 800d320:	e794      	b.n	800d24c <_malloc_r+0x20>
 800d322:	6005      	str	r5, [r0, #0]
 800d324:	e7d6      	b.n	800d2d4 <_malloc_r+0xa8>
 800d326:	bf00      	nop
 800d328:	20002770 	.word	0x20002770

0800d32c <__malloc_lock>:
 800d32c:	4801      	ldr	r0, [pc, #4]	@ (800d334 <__malloc_lock+0x8>)
 800d32e:	f7ff b89c 	b.w	800c46a <__retarget_lock_acquire_recursive>
 800d332:	bf00      	nop
 800d334:	20002768 	.word	0x20002768

0800d338 <__malloc_unlock>:
 800d338:	4801      	ldr	r0, [pc, #4]	@ (800d340 <__malloc_unlock+0x8>)
 800d33a:	f7ff b897 	b.w	800c46c <__retarget_lock_release_recursive>
 800d33e:	bf00      	nop
 800d340:	20002768 	.word	0x20002768

0800d344 <_Balloc>:
 800d344:	b570      	push	{r4, r5, r6, lr}
 800d346:	69c6      	ldr	r6, [r0, #28]
 800d348:	4604      	mov	r4, r0
 800d34a:	460d      	mov	r5, r1
 800d34c:	b976      	cbnz	r6, 800d36c <_Balloc+0x28>
 800d34e:	2010      	movs	r0, #16
 800d350:	f7ff ff42 	bl	800d1d8 <malloc>
 800d354:	4602      	mov	r2, r0
 800d356:	61e0      	str	r0, [r4, #28]
 800d358:	b920      	cbnz	r0, 800d364 <_Balloc+0x20>
 800d35a:	216b      	movs	r1, #107	@ 0x6b
 800d35c:	4b17      	ldr	r3, [pc, #92]	@ (800d3bc <_Balloc+0x78>)
 800d35e:	4818      	ldr	r0, [pc, #96]	@ (800d3c0 <_Balloc+0x7c>)
 800d360:	f000 fda2 	bl	800dea8 <__assert_func>
 800d364:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d368:	6006      	str	r6, [r0, #0]
 800d36a:	60c6      	str	r6, [r0, #12]
 800d36c:	69e6      	ldr	r6, [r4, #28]
 800d36e:	68f3      	ldr	r3, [r6, #12]
 800d370:	b183      	cbz	r3, 800d394 <_Balloc+0x50>
 800d372:	69e3      	ldr	r3, [r4, #28]
 800d374:	68db      	ldr	r3, [r3, #12]
 800d376:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d37a:	b9b8      	cbnz	r0, 800d3ac <_Balloc+0x68>
 800d37c:	2101      	movs	r1, #1
 800d37e:	fa01 f605 	lsl.w	r6, r1, r5
 800d382:	1d72      	adds	r2, r6, #5
 800d384:	4620      	mov	r0, r4
 800d386:	0092      	lsls	r2, r2, #2
 800d388:	f000 fdac 	bl	800dee4 <_calloc_r>
 800d38c:	b160      	cbz	r0, 800d3a8 <_Balloc+0x64>
 800d38e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d392:	e00e      	b.n	800d3b2 <_Balloc+0x6e>
 800d394:	2221      	movs	r2, #33	@ 0x21
 800d396:	2104      	movs	r1, #4
 800d398:	4620      	mov	r0, r4
 800d39a:	f000 fda3 	bl	800dee4 <_calloc_r>
 800d39e:	69e3      	ldr	r3, [r4, #28]
 800d3a0:	60f0      	str	r0, [r6, #12]
 800d3a2:	68db      	ldr	r3, [r3, #12]
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d1e4      	bne.n	800d372 <_Balloc+0x2e>
 800d3a8:	2000      	movs	r0, #0
 800d3aa:	bd70      	pop	{r4, r5, r6, pc}
 800d3ac:	6802      	ldr	r2, [r0, #0]
 800d3ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3b8:	e7f7      	b.n	800d3aa <_Balloc+0x66>
 800d3ba:	bf00      	nop
 800d3bc:	0800e941 	.word	0x0800e941
 800d3c0:	0800e9c1 	.word	0x0800e9c1

0800d3c4 <_Bfree>:
 800d3c4:	b570      	push	{r4, r5, r6, lr}
 800d3c6:	69c6      	ldr	r6, [r0, #28]
 800d3c8:	4605      	mov	r5, r0
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	b976      	cbnz	r6, 800d3ec <_Bfree+0x28>
 800d3ce:	2010      	movs	r0, #16
 800d3d0:	f7ff ff02 	bl	800d1d8 <malloc>
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	61e8      	str	r0, [r5, #28]
 800d3d8:	b920      	cbnz	r0, 800d3e4 <_Bfree+0x20>
 800d3da:	218f      	movs	r1, #143	@ 0x8f
 800d3dc:	4b08      	ldr	r3, [pc, #32]	@ (800d400 <_Bfree+0x3c>)
 800d3de:	4809      	ldr	r0, [pc, #36]	@ (800d404 <_Bfree+0x40>)
 800d3e0:	f000 fd62 	bl	800dea8 <__assert_func>
 800d3e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3e8:	6006      	str	r6, [r0, #0]
 800d3ea:	60c6      	str	r6, [r0, #12]
 800d3ec:	b13c      	cbz	r4, 800d3fe <_Bfree+0x3a>
 800d3ee:	69eb      	ldr	r3, [r5, #28]
 800d3f0:	6862      	ldr	r2, [r4, #4]
 800d3f2:	68db      	ldr	r3, [r3, #12]
 800d3f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d3f8:	6021      	str	r1, [r4, #0]
 800d3fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d3fe:	bd70      	pop	{r4, r5, r6, pc}
 800d400:	0800e941 	.word	0x0800e941
 800d404:	0800e9c1 	.word	0x0800e9c1

0800d408 <__multadd>:
 800d408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d40c:	4607      	mov	r7, r0
 800d40e:	460c      	mov	r4, r1
 800d410:	461e      	mov	r6, r3
 800d412:	2000      	movs	r0, #0
 800d414:	690d      	ldr	r5, [r1, #16]
 800d416:	f101 0c14 	add.w	ip, r1, #20
 800d41a:	f8dc 3000 	ldr.w	r3, [ip]
 800d41e:	3001      	adds	r0, #1
 800d420:	b299      	uxth	r1, r3
 800d422:	fb02 6101 	mla	r1, r2, r1, r6
 800d426:	0c1e      	lsrs	r6, r3, #16
 800d428:	0c0b      	lsrs	r3, r1, #16
 800d42a:	fb02 3306 	mla	r3, r2, r6, r3
 800d42e:	b289      	uxth	r1, r1
 800d430:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d434:	4285      	cmp	r5, r0
 800d436:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d43a:	f84c 1b04 	str.w	r1, [ip], #4
 800d43e:	dcec      	bgt.n	800d41a <__multadd+0x12>
 800d440:	b30e      	cbz	r6, 800d486 <__multadd+0x7e>
 800d442:	68a3      	ldr	r3, [r4, #8]
 800d444:	42ab      	cmp	r3, r5
 800d446:	dc19      	bgt.n	800d47c <__multadd+0x74>
 800d448:	6861      	ldr	r1, [r4, #4]
 800d44a:	4638      	mov	r0, r7
 800d44c:	3101      	adds	r1, #1
 800d44e:	f7ff ff79 	bl	800d344 <_Balloc>
 800d452:	4680      	mov	r8, r0
 800d454:	b928      	cbnz	r0, 800d462 <__multadd+0x5a>
 800d456:	4602      	mov	r2, r0
 800d458:	21ba      	movs	r1, #186	@ 0xba
 800d45a:	4b0c      	ldr	r3, [pc, #48]	@ (800d48c <__multadd+0x84>)
 800d45c:	480c      	ldr	r0, [pc, #48]	@ (800d490 <__multadd+0x88>)
 800d45e:	f000 fd23 	bl	800dea8 <__assert_func>
 800d462:	6922      	ldr	r2, [r4, #16]
 800d464:	f104 010c 	add.w	r1, r4, #12
 800d468:	3202      	adds	r2, #2
 800d46a:	0092      	lsls	r2, r2, #2
 800d46c:	300c      	adds	r0, #12
 800d46e:	f7ff f80c 	bl	800c48a <memcpy>
 800d472:	4621      	mov	r1, r4
 800d474:	4638      	mov	r0, r7
 800d476:	f7ff ffa5 	bl	800d3c4 <_Bfree>
 800d47a:	4644      	mov	r4, r8
 800d47c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d480:	3501      	adds	r5, #1
 800d482:	615e      	str	r6, [r3, #20]
 800d484:	6125      	str	r5, [r4, #16]
 800d486:	4620      	mov	r0, r4
 800d488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d48c:	0800e9b0 	.word	0x0800e9b0
 800d490:	0800e9c1 	.word	0x0800e9c1

0800d494 <__hi0bits>:
 800d494:	4603      	mov	r3, r0
 800d496:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d49a:	bf3a      	itte	cc
 800d49c:	0403      	lslcc	r3, r0, #16
 800d49e:	2010      	movcc	r0, #16
 800d4a0:	2000      	movcs	r0, #0
 800d4a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d4a6:	bf3c      	itt	cc
 800d4a8:	021b      	lslcc	r3, r3, #8
 800d4aa:	3008      	addcc	r0, #8
 800d4ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4b0:	bf3c      	itt	cc
 800d4b2:	011b      	lslcc	r3, r3, #4
 800d4b4:	3004      	addcc	r0, #4
 800d4b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4ba:	bf3c      	itt	cc
 800d4bc:	009b      	lslcc	r3, r3, #2
 800d4be:	3002      	addcc	r0, #2
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	db05      	blt.n	800d4d0 <__hi0bits+0x3c>
 800d4c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d4c8:	f100 0001 	add.w	r0, r0, #1
 800d4cc:	bf08      	it	eq
 800d4ce:	2020      	moveq	r0, #32
 800d4d0:	4770      	bx	lr

0800d4d2 <__lo0bits>:
 800d4d2:	6803      	ldr	r3, [r0, #0]
 800d4d4:	4602      	mov	r2, r0
 800d4d6:	f013 0007 	ands.w	r0, r3, #7
 800d4da:	d00b      	beq.n	800d4f4 <__lo0bits+0x22>
 800d4dc:	07d9      	lsls	r1, r3, #31
 800d4de:	d421      	bmi.n	800d524 <__lo0bits+0x52>
 800d4e0:	0798      	lsls	r0, r3, #30
 800d4e2:	bf49      	itett	mi
 800d4e4:	085b      	lsrmi	r3, r3, #1
 800d4e6:	089b      	lsrpl	r3, r3, #2
 800d4e8:	2001      	movmi	r0, #1
 800d4ea:	6013      	strmi	r3, [r2, #0]
 800d4ec:	bf5c      	itt	pl
 800d4ee:	2002      	movpl	r0, #2
 800d4f0:	6013      	strpl	r3, [r2, #0]
 800d4f2:	4770      	bx	lr
 800d4f4:	b299      	uxth	r1, r3
 800d4f6:	b909      	cbnz	r1, 800d4fc <__lo0bits+0x2a>
 800d4f8:	2010      	movs	r0, #16
 800d4fa:	0c1b      	lsrs	r3, r3, #16
 800d4fc:	b2d9      	uxtb	r1, r3
 800d4fe:	b909      	cbnz	r1, 800d504 <__lo0bits+0x32>
 800d500:	3008      	adds	r0, #8
 800d502:	0a1b      	lsrs	r3, r3, #8
 800d504:	0719      	lsls	r1, r3, #28
 800d506:	bf04      	itt	eq
 800d508:	091b      	lsreq	r3, r3, #4
 800d50a:	3004      	addeq	r0, #4
 800d50c:	0799      	lsls	r1, r3, #30
 800d50e:	bf04      	itt	eq
 800d510:	089b      	lsreq	r3, r3, #2
 800d512:	3002      	addeq	r0, #2
 800d514:	07d9      	lsls	r1, r3, #31
 800d516:	d403      	bmi.n	800d520 <__lo0bits+0x4e>
 800d518:	085b      	lsrs	r3, r3, #1
 800d51a:	f100 0001 	add.w	r0, r0, #1
 800d51e:	d003      	beq.n	800d528 <__lo0bits+0x56>
 800d520:	6013      	str	r3, [r2, #0]
 800d522:	4770      	bx	lr
 800d524:	2000      	movs	r0, #0
 800d526:	4770      	bx	lr
 800d528:	2020      	movs	r0, #32
 800d52a:	4770      	bx	lr

0800d52c <__i2b>:
 800d52c:	b510      	push	{r4, lr}
 800d52e:	460c      	mov	r4, r1
 800d530:	2101      	movs	r1, #1
 800d532:	f7ff ff07 	bl	800d344 <_Balloc>
 800d536:	4602      	mov	r2, r0
 800d538:	b928      	cbnz	r0, 800d546 <__i2b+0x1a>
 800d53a:	f240 1145 	movw	r1, #325	@ 0x145
 800d53e:	4b04      	ldr	r3, [pc, #16]	@ (800d550 <__i2b+0x24>)
 800d540:	4804      	ldr	r0, [pc, #16]	@ (800d554 <__i2b+0x28>)
 800d542:	f000 fcb1 	bl	800dea8 <__assert_func>
 800d546:	2301      	movs	r3, #1
 800d548:	6144      	str	r4, [r0, #20]
 800d54a:	6103      	str	r3, [r0, #16]
 800d54c:	bd10      	pop	{r4, pc}
 800d54e:	bf00      	nop
 800d550:	0800e9b0 	.word	0x0800e9b0
 800d554:	0800e9c1 	.word	0x0800e9c1

0800d558 <__multiply>:
 800d558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d55c:	4614      	mov	r4, r2
 800d55e:	690a      	ldr	r2, [r1, #16]
 800d560:	6923      	ldr	r3, [r4, #16]
 800d562:	460f      	mov	r7, r1
 800d564:	429a      	cmp	r2, r3
 800d566:	bfa2      	ittt	ge
 800d568:	4623      	movge	r3, r4
 800d56a:	460c      	movge	r4, r1
 800d56c:	461f      	movge	r7, r3
 800d56e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d572:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d576:	68a3      	ldr	r3, [r4, #8]
 800d578:	6861      	ldr	r1, [r4, #4]
 800d57a:	eb0a 0609 	add.w	r6, sl, r9
 800d57e:	42b3      	cmp	r3, r6
 800d580:	b085      	sub	sp, #20
 800d582:	bfb8      	it	lt
 800d584:	3101      	addlt	r1, #1
 800d586:	f7ff fedd 	bl	800d344 <_Balloc>
 800d58a:	b930      	cbnz	r0, 800d59a <__multiply+0x42>
 800d58c:	4602      	mov	r2, r0
 800d58e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d592:	4b43      	ldr	r3, [pc, #268]	@ (800d6a0 <__multiply+0x148>)
 800d594:	4843      	ldr	r0, [pc, #268]	@ (800d6a4 <__multiply+0x14c>)
 800d596:	f000 fc87 	bl	800dea8 <__assert_func>
 800d59a:	f100 0514 	add.w	r5, r0, #20
 800d59e:	462b      	mov	r3, r5
 800d5a0:	2200      	movs	r2, #0
 800d5a2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d5a6:	4543      	cmp	r3, r8
 800d5a8:	d321      	bcc.n	800d5ee <__multiply+0x96>
 800d5aa:	f107 0114 	add.w	r1, r7, #20
 800d5ae:	f104 0214 	add.w	r2, r4, #20
 800d5b2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d5b6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d5ba:	9302      	str	r3, [sp, #8]
 800d5bc:	1b13      	subs	r3, r2, r4
 800d5be:	3b15      	subs	r3, #21
 800d5c0:	f023 0303 	bic.w	r3, r3, #3
 800d5c4:	3304      	adds	r3, #4
 800d5c6:	f104 0715 	add.w	r7, r4, #21
 800d5ca:	42ba      	cmp	r2, r7
 800d5cc:	bf38      	it	cc
 800d5ce:	2304      	movcc	r3, #4
 800d5d0:	9301      	str	r3, [sp, #4]
 800d5d2:	9b02      	ldr	r3, [sp, #8]
 800d5d4:	9103      	str	r1, [sp, #12]
 800d5d6:	428b      	cmp	r3, r1
 800d5d8:	d80c      	bhi.n	800d5f4 <__multiply+0x9c>
 800d5da:	2e00      	cmp	r6, #0
 800d5dc:	dd03      	ble.n	800d5e6 <__multiply+0x8e>
 800d5de:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d05a      	beq.n	800d69c <__multiply+0x144>
 800d5e6:	6106      	str	r6, [r0, #16]
 800d5e8:	b005      	add	sp, #20
 800d5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ee:	f843 2b04 	str.w	r2, [r3], #4
 800d5f2:	e7d8      	b.n	800d5a6 <__multiply+0x4e>
 800d5f4:	f8b1 a000 	ldrh.w	sl, [r1]
 800d5f8:	f1ba 0f00 	cmp.w	sl, #0
 800d5fc:	d023      	beq.n	800d646 <__multiply+0xee>
 800d5fe:	46a9      	mov	r9, r5
 800d600:	f04f 0c00 	mov.w	ip, #0
 800d604:	f104 0e14 	add.w	lr, r4, #20
 800d608:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d60c:	f8d9 3000 	ldr.w	r3, [r9]
 800d610:	fa1f fb87 	uxth.w	fp, r7
 800d614:	b29b      	uxth	r3, r3
 800d616:	fb0a 330b 	mla	r3, sl, fp, r3
 800d61a:	4463      	add	r3, ip
 800d61c:	f8d9 c000 	ldr.w	ip, [r9]
 800d620:	0c3f      	lsrs	r7, r7, #16
 800d622:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d626:	fb0a c707 	mla	r7, sl, r7, ip
 800d62a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d62e:	b29b      	uxth	r3, r3
 800d630:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d634:	4572      	cmp	r2, lr
 800d636:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d63a:	f849 3b04 	str.w	r3, [r9], #4
 800d63e:	d8e3      	bhi.n	800d608 <__multiply+0xb0>
 800d640:	9b01      	ldr	r3, [sp, #4]
 800d642:	f845 c003 	str.w	ip, [r5, r3]
 800d646:	9b03      	ldr	r3, [sp, #12]
 800d648:	3104      	adds	r1, #4
 800d64a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d64e:	f1b9 0f00 	cmp.w	r9, #0
 800d652:	d021      	beq.n	800d698 <__multiply+0x140>
 800d654:	46ae      	mov	lr, r5
 800d656:	f04f 0a00 	mov.w	sl, #0
 800d65a:	682b      	ldr	r3, [r5, #0]
 800d65c:	f104 0c14 	add.w	ip, r4, #20
 800d660:	f8bc b000 	ldrh.w	fp, [ip]
 800d664:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d668:	b29b      	uxth	r3, r3
 800d66a:	fb09 770b 	mla	r7, r9, fp, r7
 800d66e:	4457      	add	r7, sl
 800d670:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d674:	f84e 3b04 	str.w	r3, [lr], #4
 800d678:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d67c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d680:	f8be 3000 	ldrh.w	r3, [lr]
 800d684:	4562      	cmp	r2, ip
 800d686:	fb09 330a 	mla	r3, r9, sl, r3
 800d68a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d68e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d692:	d8e5      	bhi.n	800d660 <__multiply+0x108>
 800d694:	9f01      	ldr	r7, [sp, #4]
 800d696:	51eb      	str	r3, [r5, r7]
 800d698:	3504      	adds	r5, #4
 800d69a:	e79a      	b.n	800d5d2 <__multiply+0x7a>
 800d69c:	3e01      	subs	r6, #1
 800d69e:	e79c      	b.n	800d5da <__multiply+0x82>
 800d6a0:	0800e9b0 	.word	0x0800e9b0
 800d6a4:	0800e9c1 	.word	0x0800e9c1

0800d6a8 <__pow5mult>:
 800d6a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6ac:	4615      	mov	r5, r2
 800d6ae:	f012 0203 	ands.w	r2, r2, #3
 800d6b2:	4607      	mov	r7, r0
 800d6b4:	460e      	mov	r6, r1
 800d6b6:	d007      	beq.n	800d6c8 <__pow5mult+0x20>
 800d6b8:	4c25      	ldr	r4, [pc, #148]	@ (800d750 <__pow5mult+0xa8>)
 800d6ba:	3a01      	subs	r2, #1
 800d6bc:	2300      	movs	r3, #0
 800d6be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d6c2:	f7ff fea1 	bl	800d408 <__multadd>
 800d6c6:	4606      	mov	r6, r0
 800d6c8:	10ad      	asrs	r5, r5, #2
 800d6ca:	d03d      	beq.n	800d748 <__pow5mult+0xa0>
 800d6cc:	69fc      	ldr	r4, [r7, #28]
 800d6ce:	b97c      	cbnz	r4, 800d6f0 <__pow5mult+0x48>
 800d6d0:	2010      	movs	r0, #16
 800d6d2:	f7ff fd81 	bl	800d1d8 <malloc>
 800d6d6:	4602      	mov	r2, r0
 800d6d8:	61f8      	str	r0, [r7, #28]
 800d6da:	b928      	cbnz	r0, 800d6e8 <__pow5mult+0x40>
 800d6dc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d6e0:	4b1c      	ldr	r3, [pc, #112]	@ (800d754 <__pow5mult+0xac>)
 800d6e2:	481d      	ldr	r0, [pc, #116]	@ (800d758 <__pow5mult+0xb0>)
 800d6e4:	f000 fbe0 	bl	800dea8 <__assert_func>
 800d6e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d6ec:	6004      	str	r4, [r0, #0]
 800d6ee:	60c4      	str	r4, [r0, #12]
 800d6f0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d6f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d6f8:	b94c      	cbnz	r4, 800d70e <__pow5mult+0x66>
 800d6fa:	f240 2171 	movw	r1, #625	@ 0x271
 800d6fe:	4638      	mov	r0, r7
 800d700:	f7ff ff14 	bl	800d52c <__i2b>
 800d704:	2300      	movs	r3, #0
 800d706:	4604      	mov	r4, r0
 800d708:	f8c8 0008 	str.w	r0, [r8, #8]
 800d70c:	6003      	str	r3, [r0, #0]
 800d70e:	f04f 0900 	mov.w	r9, #0
 800d712:	07eb      	lsls	r3, r5, #31
 800d714:	d50a      	bpl.n	800d72c <__pow5mult+0x84>
 800d716:	4631      	mov	r1, r6
 800d718:	4622      	mov	r2, r4
 800d71a:	4638      	mov	r0, r7
 800d71c:	f7ff ff1c 	bl	800d558 <__multiply>
 800d720:	4680      	mov	r8, r0
 800d722:	4631      	mov	r1, r6
 800d724:	4638      	mov	r0, r7
 800d726:	f7ff fe4d 	bl	800d3c4 <_Bfree>
 800d72a:	4646      	mov	r6, r8
 800d72c:	106d      	asrs	r5, r5, #1
 800d72e:	d00b      	beq.n	800d748 <__pow5mult+0xa0>
 800d730:	6820      	ldr	r0, [r4, #0]
 800d732:	b938      	cbnz	r0, 800d744 <__pow5mult+0x9c>
 800d734:	4622      	mov	r2, r4
 800d736:	4621      	mov	r1, r4
 800d738:	4638      	mov	r0, r7
 800d73a:	f7ff ff0d 	bl	800d558 <__multiply>
 800d73e:	6020      	str	r0, [r4, #0]
 800d740:	f8c0 9000 	str.w	r9, [r0]
 800d744:	4604      	mov	r4, r0
 800d746:	e7e4      	b.n	800d712 <__pow5mult+0x6a>
 800d748:	4630      	mov	r0, r6
 800d74a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d74e:	bf00      	nop
 800d750:	0800ea1c 	.word	0x0800ea1c
 800d754:	0800e941 	.word	0x0800e941
 800d758:	0800e9c1 	.word	0x0800e9c1

0800d75c <__lshift>:
 800d75c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d760:	460c      	mov	r4, r1
 800d762:	4607      	mov	r7, r0
 800d764:	4691      	mov	r9, r2
 800d766:	6923      	ldr	r3, [r4, #16]
 800d768:	6849      	ldr	r1, [r1, #4]
 800d76a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d76e:	68a3      	ldr	r3, [r4, #8]
 800d770:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d774:	f108 0601 	add.w	r6, r8, #1
 800d778:	42b3      	cmp	r3, r6
 800d77a:	db0b      	blt.n	800d794 <__lshift+0x38>
 800d77c:	4638      	mov	r0, r7
 800d77e:	f7ff fde1 	bl	800d344 <_Balloc>
 800d782:	4605      	mov	r5, r0
 800d784:	b948      	cbnz	r0, 800d79a <__lshift+0x3e>
 800d786:	4602      	mov	r2, r0
 800d788:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d78c:	4b27      	ldr	r3, [pc, #156]	@ (800d82c <__lshift+0xd0>)
 800d78e:	4828      	ldr	r0, [pc, #160]	@ (800d830 <__lshift+0xd4>)
 800d790:	f000 fb8a 	bl	800dea8 <__assert_func>
 800d794:	3101      	adds	r1, #1
 800d796:	005b      	lsls	r3, r3, #1
 800d798:	e7ee      	b.n	800d778 <__lshift+0x1c>
 800d79a:	2300      	movs	r3, #0
 800d79c:	f100 0114 	add.w	r1, r0, #20
 800d7a0:	f100 0210 	add.w	r2, r0, #16
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	4553      	cmp	r3, sl
 800d7a8:	db33      	blt.n	800d812 <__lshift+0xb6>
 800d7aa:	6920      	ldr	r0, [r4, #16]
 800d7ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d7b0:	f104 0314 	add.w	r3, r4, #20
 800d7b4:	f019 091f 	ands.w	r9, r9, #31
 800d7b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d7bc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d7c0:	d02b      	beq.n	800d81a <__lshift+0xbe>
 800d7c2:	468a      	mov	sl, r1
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	f1c9 0e20 	rsb	lr, r9, #32
 800d7ca:	6818      	ldr	r0, [r3, #0]
 800d7cc:	fa00 f009 	lsl.w	r0, r0, r9
 800d7d0:	4310      	orrs	r0, r2
 800d7d2:	f84a 0b04 	str.w	r0, [sl], #4
 800d7d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7da:	459c      	cmp	ip, r3
 800d7dc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d7e0:	d8f3      	bhi.n	800d7ca <__lshift+0x6e>
 800d7e2:	ebac 0304 	sub.w	r3, ip, r4
 800d7e6:	3b15      	subs	r3, #21
 800d7e8:	f023 0303 	bic.w	r3, r3, #3
 800d7ec:	3304      	adds	r3, #4
 800d7ee:	f104 0015 	add.w	r0, r4, #21
 800d7f2:	4584      	cmp	ip, r0
 800d7f4:	bf38      	it	cc
 800d7f6:	2304      	movcc	r3, #4
 800d7f8:	50ca      	str	r2, [r1, r3]
 800d7fa:	b10a      	cbz	r2, 800d800 <__lshift+0xa4>
 800d7fc:	f108 0602 	add.w	r6, r8, #2
 800d800:	3e01      	subs	r6, #1
 800d802:	4638      	mov	r0, r7
 800d804:	4621      	mov	r1, r4
 800d806:	612e      	str	r6, [r5, #16]
 800d808:	f7ff fddc 	bl	800d3c4 <_Bfree>
 800d80c:	4628      	mov	r0, r5
 800d80e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d812:	f842 0f04 	str.w	r0, [r2, #4]!
 800d816:	3301      	adds	r3, #1
 800d818:	e7c5      	b.n	800d7a6 <__lshift+0x4a>
 800d81a:	3904      	subs	r1, #4
 800d81c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d820:	459c      	cmp	ip, r3
 800d822:	f841 2f04 	str.w	r2, [r1, #4]!
 800d826:	d8f9      	bhi.n	800d81c <__lshift+0xc0>
 800d828:	e7ea      	b.n	800d800 <__lshift+0xa4>
 800d82a:	bf00      	nop
 800d82c:	0800e9b0 	.word	0x0800e9b0
 800d830:	0800e9c1 	.word	0x0800e9c1

0800d834 <__mcmp>:
 800d834:	4603      	mov	r3, r0
 800d836:	690a      	ldr	r2, [r1, #16]
 800d838:	6900      	ldr	r0, [r0, #16]
 800d83a:	b530      	push	{r4, r5, lr}
 800d83c:	1a80      	subs	r0, r0, r2
 800d83e:	d10e      	bne.n	800d85e <__mcmp+0x2a>
 800d840:	3314      	adds	r3, #20
 800d842:	3114      	adds	r1, #20
 800d844:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d848:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d84c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d850:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d854:	4295      	cmp	r5, r2
 800d856:	d003      	beq.n	800d860 <__mcmp+0x2c>
 800d858:	d205      	bcs.n	800d866 <__mcmp+0x32>
 800d85a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d85e:	bd30      	pop	{r4, r5, pc}
 800d860:	42a3      	cmp	r3, r4
 800d862:	d3f3      	bcc.n	800d84c <__mcmp+0x18>
 800d864:	e7fb      	b.n	800d85e <__mcmp+0x2a>
 800d866:	2001      	movs	r0, #1
 800d868:	e7f9      	b.n	800d85e <__mcmp+0x2a>
	...

0800d86c <__mdiff>:
 800d86c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d870:	4689      	mov	r9, r1
 800d872:	4606      	mov	r6, r0
 800d874:	4611      	mov	r1, r2
 800d876:	4648      	mov	r0, r9
 800d878:	4614      	mov	r4, r2
 800d87a:	f7ff ffdb 	bl	800d834 <__mcmp>
 800d87e:	1e05      	subs	r5, r0, #0
 800d880:	d112      	bne.n	800d8a8 <__mdiff+0x3c>
 800d882:	4629      	mov	r1, r5
 800d884:	4630      	mov	r0, r6
 800d886:	f7ff fd5d 	bl	800d344 <_Balloc>
 800d88a:	4602      	mov	r2, r0
 800d88c:	b928      	cbnz	r0, 800d89a <__mdiff+0x2e>
 800d88e:	f240 2137 	movw	r1, #567	@ 0x237
 800d892:	4b3e      	ldr	r3, [pc, #248]	@ (800d98c <__mdiff+0x120>)
 800d894:	483e      	ldr	r0, [pc, #248]	@ (800d990 <__mdiff+0x124>)
 800d896:	f000 fb07 	bl	800dea8 <__assert_func>
 800d89a:	2301      	movs	r3, #1
 800d89c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d8a0:	4610      	mov	r0, r2
 800d8a2:	b003      	add	sp, #12
 800d8a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8a8:	bfbc      	itt	lt
 800d8aa:	464b      	movlt	r3, r9
 800d8ac:	46a1      	movlt	r9, r4
 800d8ae:	4630      	mov	r0, r6
 800d8b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d8b4:	bfba      	itte	lt
 800d8b6:	461c      	movlt	r4, r3
 800d8b8:	2501      	movlt	r5, #1
 800d8ba:	2500      	movge	r5, #0
 800d8bc:	f7ff fd42 	bl	800d344 <_Balloc>
 800d8c0:	4602      	mov	r2, r0
 800d8c2:	b918      	cbnz	r0, 800d8cc <__mdiff+0x60>
 800d8c4:	f240 2145 	movw	r1, #581	@ 0x245
 800d8c8:	4b30      	ldr	r3, [pc, #192]	@ (800d98c <__mdiff+0x120>)
 800d8ca:	e7e3      	b.n	800d894 <__mdiff+0x28>
 800d8cc:	f100 0b14 	add.w	fp, r0, #20
 800d8d0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d8d4:	f109 0310 	add.w	r3, r9, #16
 800d8d8:	60c5      	str	r5, [r0, #12]
 800d8da:	f04f 0c00 	mov.w	ip, #0
 800d8de:	f109 0514 	add.w	r5, r9, #20
 800d8e2:	46d9      	mov	r9, fp
 800d8e4:	6926      	ldr	r6, [r4, #16]
 800d8e6:	f104 0e14 	add.w	lr, r4, #20
 800d8ea:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d8ee:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d8f2:	9301      	str	r3, [sp, #4]
 800d8f4:	9b01      	ldr	r3, [sp, #4]
 800d8f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d8fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d8fe:	b281      	uxth	r1, r0
 800d900:	9301      	str	r3, [sp, #4]
 800d902:	fa1f f38a 	uxth.w	r3, sl
 800d906:	1a5b      	subs	r3, r3, r1
 800d908:	0c00      	lsrs	r0, r0, #16
 800d90a:	4463      	add	r3, ip
 800d90c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d910:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d914:	b29b      	uxth	r3, r3
 800d916:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d91a:	4576      	cmp	r6, lr
 800d91c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d920:	f849 3b04 	str.w	r3, [r9], #4
 800d924:	d8e6      	bhi.n	800d8f4 <__mdiff+0x88>
 800d926:	1b33      	subs	r3, r6, r4
 800d928:	3b15      	subs	r3, #21
 800d92a:	f023 0303 	bic.w	r3, r3, #3
 800d92e:	3415      	adds	r4, #21
 800d930:	3304      	adds	r3, #4
 800d932:	42a6      	cmp	r6, r4
 800d934:	bf38      	it	cc
 800d936:	2304      	movcc	r3, #4
 800d938:	441d      	add	r5, r3
 800d93a:	445b      	add	r3, fp
 800d93c:	461e      	mov	r6, r3
 800d93e:	462c      	mov	r4, r5
 800d940:	4544      	cmp	r4, r8
 800d942:	d30e      	bcc.n	800d962 <__mdiff+0xf6>
 800d944:	f108 0103 	add.w	r1, r8, #3
 800d948:	1b49      	subs	r1, r1, r5
 800d94a:	f021 0103 	bic.w	r1, r1, #3
 800d94e:	3d03      	subs	r5, #3
 800d950:	45a8      	cmp	r8, r5
 800d952:	bf38      	it	cc
 800d954:	2100      	movcc	r1, #0
 800d956:	440b      	add	r3, r1
 800d958:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d95c:	b199      	cbz	r1, 800d986 <__mdiff+0x11a>
 800d95e:	6117      	str	r7, [r2, #16]
 800d960:	e79e      	b.n	800d8a0 <__mdiff+0x34>
 800d962:	46e6      	mov	lr, ip
 800d964:	f854 1b04 	ldr.w	r1, [r4], #4
 800d968:	fa1f fc81 	uxth.w	ip, r1
 800d96c:	44f4      	add	ip, lr
 800d96e:	0c08      	lsrs	r0, r1, #16
 800d970:	4471      	add	r1, lr
 800d972:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d976:	b289      	uxth	r1, r1
 800d978:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d97c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d980:	f846 1b04 	str.w	r1, [r6], #4
 800d984:	e7dc      	b.n	800d940 <__mdiff+0xd4>
 800d986:	3f01      	subs	r7, #1
 800d988:	e7e6      	b.n	800d958 <__mdiff+0xec>
 800d98a:	bf00      	nop
 800d98c:	0800e9b0 	.word	0x0800e9b0
 800d990:	0800e9c1 	.word	0x0800e9c1

0800d994 <__d2b>:
 800d994:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800d998:	2101      	movs	r1, #1
 800d99a:	4690      	mov	r8, r2
 800d99c:	4699      	mov	r9, r3
 800d99e:	9e08      	ldr	r6, [sp, #32]
 800d9a0:	f7ff fcd0 	bl	800d344 <_Balloc>
 800d9a4:	4604      	mov	r4, r0
 800d9a6:	b930      	cbnz	r0, 800d9b6 <__d2b+0x22>
 800d9a8:	4602      	mov	r2, r0
 800d9aa:	f240 310f 	movw	r1, #783	@ 0x30f
 800d9ae:	4b23      	ldr	r3, [pc, #140]	@ (800da3c <__d2b+0xa8>)
 800d9b0:	4823      	ldr	r0, [pc, #140]	@ (800da40 <__d2b+0xac>)
 800d9b2:	f000 fa79 	bl	800dea8 <__assert_func>
 800d9b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d9ba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d9be:	b10d      	cbz	r5, 800d9c4 <__d2b+0x30>
 800d9c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d9c4:	9301      	str	r3, [sp, #4]
 800d9c6:	f1b8 0300 	subs.w	r3, r8, #0
 800d9ca:	d024      	beq.n	800da16 <__d2b+0x82>
 800d9cc:	4668      	mov	r0, sp
 800d9ce:	9300      	str	r3, [sp, #0]
 800d9d0:	f7ff fd7f 	bl	800d4d2 <__lo0bits>
 800d9d4:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d9d8:	b1d8      	cbz	r0, 800da12 <__d2b+0x7e>
 800d9da:	f1c0 0320 	rsb	r3, r0, #32
 800d9de:	fa02 f303 	lsl.w	r3, r2, r3
 800d9e2:	430b      	orrs	r3, r1
 800d9e4:	40c2      	lsrs	r2, r0
 800d9e6:	6163      	str	r3, [r4, #20]
 800d9e8:	9201      	str	r2, [sp, #4]
 800d9ea:	9b01      	ldr	r3, [sp, #4]
 800d9ec:	2b00      	cmp	r3, #0
 800d9ee:	bf0c      	ite	eq
 800d9f0:	2201      	moveq	r2, #1
 800d9f2:	2202      	movne	r2, #2
 800d9f4:	61a3      	str	r3, [r4, #24]
 800d9f6:	6122      	str	r2, [r4, #16]
 800d9f8:	b1ad      	cbz	r5, 800da26 <__d2b+0x92>
 800d9fa:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d9fe:	4405      	add	r5, r0
 800da00:	6035      	str	r5, [r6, #0]
 800da02:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800da06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da08:	6018      	str	r0, [r3, #0]
 800da0a:	4620      	mov	r0, r4
 800da0c:	b002      	add	sp, #8
 800da0e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800da12:	6161      	str	r1, [r4, #20]
 800da14:	e7e9      	b.n	800d9ea <__d2b+0x56>
 800da16:	a801      	add	r0, sp, #4
 800da18:	f7ff fd5b 	bl	800d4d2 <__lo0bits>
 800da1c:	9b01      	ldr	r3, [sp, #4]
 800da1e:	2201      	movs	r2, #1
 800da20:	6163      	str	r3, [r4, #20]
 800da22:	3020      	adds	r0, #32
 800da24:	e7e7      	b.n	800d9f6 <__d2b+0x62>
 800da26:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800da2a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da2e:	6030      	str	r0, [r6, #0]
 800da30:	6918      	ldr	r0, [r3, #16]
 800da32:	f7ff fd2f 	bl	800d494 <__hi0bits>
 800da36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da3a:	e7e4      	b.n	800da06 <__d2b+0x72>
 800da3c:	0800e9b0 	.word	0x0800e9b0
 800da40:	0800e9c1 	.word	0x0800e9c1

0800da44 <_malloc_usable_size_r>:
 800da44:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da48:	1f18      	subs	r0, r3, #4
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	bfbc      	itt	lt
 800da4e:	580b      	ldrlt	r3, [r1, r0]
 800da50:	18c0      	addlt	r0, r0, r3
 800da52:	4770      	bx	lr

0800da54 <__ssputs_r>:
 800da54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da58:	461f      	mov	r7, r3
 800da5a:	688e      	ldr	r6, [r1, #8]
 800da5c:	4682      	mov	sl, r0
 800da5e:	42be      	cmp	r6, r7
 800da60:	460c      	mov	r4, r1
 800da62:	4690      	mov	r8, r2
 800da64:	680b      	ldr	r3, [r1, #0]
 800da66:	d82d      	bhi.n	800dac4 <__ssputs_r+0x70>
 800da68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800da6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800da70:	d026      	beq.n	800dac0 <__ssputs_r+0x6c>
 800da72:	6965      	ldr	r5, [r4, #20]
 800da74:	6909      	ldr	r1, [r1, #16]
 800da76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800da7a:	eba3 0901 	sub.w	r9, r3, r1
 800da7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800da82:	1c7b      	adds	r3, r7, #1
 800da84:	444b      	add	r3, r9
 800da86:	106d      	asrs	r5, r5, #1
 800da88:	429d      	cmp	r5, r3
 800da8a:	bf38      	it	cc
 800da8c:	461d      	movcc	r5, r3
 800da8e:	0553      	lsls	r3, r2, #21
 800da90:	d527      	bpl.n	800dae2 <__ssputs_r+0x8e>
 800da92:	4629      	mov	r1, r5
 800da94:	f7ff fbca 	bl	800d22c <_malloc_r>
 800da98:	4606      	mov	r6, r0
 800da9a:	b360      	cbz	r0, 800daf6 <__ssputs_r+0xa2>
 800da9c:	464a      	mov	r2, r9
 800da9e:	6921      	ldr	r1, [r4, #16]
 800daa0:	f7fe fcf3 	bl	800c48a <memcpy>
 800daa4:	89a3      	ldrh	r3, [r4, #12]
 800daa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800daaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800daae:	81a3      	strh	r3, [r4, #12]
 800dab0:	6126      	str	r6, [r4, #16]
 800dab2:	444e      	add	r6, r9
 800dab4:	6026      	str	r6, [r4, #0]
 800dab6:	463e      	mov	r6, r7
 800dab8:	6165      	str	r5, [r4, #20]
 800daba:	eba5 0509 	sub.w	r5, r5, r9
 800dabe:	60a5      	str	r5, [r4, #8]
 800dac0:	42be      	cmp	r6, r7
 800dac2:	d900      	bls.n	800dac6 <__ssputs_r+0x72>
 800dac4:	463e      	mov	r6, r7
 800dac6:	4632      	mov	r2, r6
 800dac8:	4641      	mov	r1, r8
 800daca:	6820      	ldr	r0, [r4, #0]
 800dacc:	f000 f9c2 	bl	800de54 <memmove>
 800dad0:	2000      	movs	r0, #0
 800dad2:	68a3      	ldr	r3, [r4, #8]
 800dad4:	1b9b      	subs	r3, r3, r6
 800dad6:	60a3      	str	r3, [r4, #8]
 800dad8:	6823      	ldr	r3, [r4, #0]
 800dada:	4433      	add	r3, r6
 800dadc:	6023      	str	r3, [r4, #0]
 800dade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dae2:	462a      	mov	r2, r5
 800dae4:	f7fd fe94 	bl	800b810 <_realloc_r>
 800dae8:	4606      	mov	r6, r0
 800daea:	2800      	cmp	r0, #0
 800daec:	d1e0      	bne.n	800dab0 <__ssputs_r+0x5c>
 800daee:	4650      	mov	r0, sl
 800daf0:	6921      	ldr	r1, [r4, #16]
 800daf2:	f7ff fb29 	bl	800d148 <_free_r>
 800daf6:	230c      	movs	r3, #12
 800daf8:	f8ca 3000 	str.w	r3, [sl]
 800dafc:	89a3      	ldrh	r3, [r4, #12]
 800dafe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800db06:	81a3      	strh	r3, [r4, #12]
 800db08:	e7e9      	b.n	800dade <__ssputs_r+0x8a>
	...

0800db0c <_svfiprintf_r>:
 800db0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db10:	4698      	mov	r8, r3
 800db12:	898b      	ldrh	r3, [r1, #12]
 800db14:	4607      	mov	r7, r0
 800db16:	061b      	lsls	r3, r3, #24
 800db18:	460d      	mov	r5, r1
 800db1a:	4614      	mov	r4, r2
 800db1c:	b09d      	sub	sp, #116	@ 0x74
 800db1e:	d510      	bpl.n	800db42 <_svfiprintf_r+0x36>
 800db20:	690b      	ldr	r3, [r1, #16]
 800db22:	b973      	cbnz	r3, 800db42 <_svfiprintf_r+0x36>
 800db24:	2140      	movs	r1, #64	@ 0x40
 800db26:	f7ff fb81 	bl	800d22c <_malloc_r>
 800db2a:	6028      	str	r0, [r5, #0]
 800db2c:	6128      	str	r0, [r5, #16]
 800db2e:	b930      	cbnz	r0, 800db3e <_svfiprintf_r+0x32>
 800db30:	230c      	movs	r3, #12
 800db32:	603b      	str	r3, [r7, #0]
 800db34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800db38:	b01d      	add	sp, #116	@ 0x74
 800db3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db3e:	2340      	movs	r3, #64	@ 0x40
 800db40:	616b      	str	r3, [r5, #20]
 800db42:	2300      	movs	r3, #0
 800db44:	9309      	str	r3, [sp, #36]	@ 0x24
 800db46:	2320      	movs	r3, #32
 800db48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800db4c:	2330      	movs	r3, #48	@ 0x30
 800db4e:	f04f 0901 	mov.w	r9, #1
 800db52:	f8cd 800c 	str.w	r8, [sp, #12]
 800db56:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800dcf0 <_svfiprintf_r+0x1e4>
 800db5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800db5e:	4623      	mov	r3, r4
 800db60:	469a      	mov	sl, r3
 800db62:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db66:	b10a      	cbz	r2, 800db6c <_svfiprintf_r+0x60>
 800db68:	2a25      	cmp	r2, #37	@ 0x25
 800db6a:	d1f9      	bne.n	800db60 <_svfiprintf_r+0x54>
 800db6c:	ebba 0b04 	subs.w	fp, sl, r4
 800db70:	d00b      	beq.n	800db8a <_svfiprintf_r+0x7e>
 800db72:	465b      	mov	r3, fp
 800db74:	4622      	mov	r2, r4
 800db76:	4629      	mov	r1, r5
 800db78:	4638      	mov	r0, r7
 800db7a:	f7ff ff6b 	bl	800da54 <__ssputs_r>
 800db7e:	3001      	adds	r0, #1
 800db80:	f000 80a7 	beq.w	800dcd2 <_svfiprintf_r+0x1c6>
 800db84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800db86:	445a      	add	r2, fp
 800db88:	9209      	str	r2, [sp, #36]	@ 0x24
 800db8a:	f89a 3000 	ldrb.w	r3, [sl]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	f000 809f 	beq.w	800dcd2 <_svfiprintf_r+0x1c6>
 800db94:	2300      	movs	r3, #0
 800db96:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800db9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800db9e:	f10a 0a01 	add.w	sl, sl, #1
 800dba2:	9304      	str	r3, [sp, #16]
 800dba4:	9307      	str	r3, [sp, #28]
 800dba6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dbaa:	931a      	str	r3, [sp, #104]	@ 0x68
 800dbac:	4654      	mov	r4, sl
 800dbae:	2205      	movs	r2, #5
 800dbb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbb4:	484e      	ldr	r0, [pc, #312]	@ (800dcf0 <_svfiprintf_r+0x1e4>)
 800dbb6:	f7fe fc5a 	bl	800c46e <memchr>
 800dbba:	9a04      	ldr	r2, [sp, #16]
 800dbbc:	b9d8      	cbnz	r0, 800dbf6 <_svfiprintf_r+0xea>
 800dbbe:	06d0      	lsls	r0, r2, #27
 800dbc0:	bf44      	itt	mi
 800dbc2:	2320      	movmi	r3, #32
 800dbc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dbc8:	0711      	lsls	r1, r2, #28
 800dbca:	bf44      	itt	mi
 800dbcc:	232b      	movmi	r3, #43	@ 0x2b
 800dbce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dbd2:	f89a 3000 	ldrb.w	r3, [sl]
 800dbd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800dbd8:	d015      	beq.n	800dc06 <_svfiprintf_r+0xfa>
 800dbda:	4654      	mov	r4, sl
 800dbdc:	2000      	movs	r0, #0
 800dbde:	f04f 0c0a 	mov.w	ip, #10
 800dbe2:	9a07      	ldr	r2, [sp, #28]
 800dbe4:	4621      	mov	r1, r4
 800dbe6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dbea:	3b30      	subs	r3, #48	@ 0x30
 800dbec:	2b09      	cmp	r3, #9
 800dbee:	d94b      	bls.n	800dc88 <_svfiprintf_r+0x17c>
 800dbf0:	b1b0      	cbz	r0, 800dc20 <_svfiprintf_r+0x114>
 800dbf2:	9207      	str	r2, [sp, #28]
 800dbf4:	e014      	b.n	800dc20 <_svfiprintf_r+0x114>
 800dbf6:	eba0 0308 	sub.w	r3, r0, r8
 800dbfa:	fa09 f303 	lsl.w	r3, r9, r3
 800dbfe:	4313      	orrs	r3, r2
 800dc00:	46a2      	mov	sl, r4
 800dc02:	9304      	str	r3, [sp, #16]
 800dc04:	e7d2      	b.n	800dbac <_svfiprintf_r+0xa0>
 800dc06:	9b03      	ldr	r3, [sp, #12]
 800dc08:	1d19      	adds	r1, r3, #4
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	9103      	str	r1, [sp, #12]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	bfbb      	ittet	lt
 800dc12:	425b      	neglt	r3, r3
 800dc14:	f042 0202 	orrlt.w	r2, r2, #2
 800dc18:	9307      	strge	r3, [sp, #28]
 800dc1a:	9307      	strlt	r3, [sp, #28]
 800dc1c:	bfb8      	it	lt
 800dc1e:	9204      	strlt	r2, [sp, #16]
 800dc20:	7823      	ldrb	r3, [r4, #0]
 800dc22:	2b2e      	cmp	r3, #46	@ 0x2e
 800dc24:	d10a      	bne.n	800dc3c <_svfiprintf_r+0x130>
 800dc26:	7863      	ldrb	r3, [r4, #1]
 800dc28:	2b2a      	cmp	r3, #42	@ 0x2a
 800dc2a:	d132      	bne.n	800dc92 <_svfiprintf_r+0x186>
 800dc2c:	9b03      	ldr	r3, [sp, #12]
 800dc2e:	3402      	adds	r4, #2
 800dc30:	1d1a      	adds	r2, r3, #4
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	9203      	str	r2, [sp, #12]
 800dc36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dc3a:	9305      	str	r3, [sp, #20]
 800dc3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800dcf4 <_svfiprintf_r+0x1e8>
 800dc40:	2203      	movs	r2, #3
 800dc42:	4650      	mov	r0, sl
 800dc44:	7821      	ldrb	r1, [r4, #0]
 800dc46:	f7fe fc12 	bl	800c46e <memchr>
 800dc4a:	b138      	cbz	r0, 800dc5c <_svfiprintf_r+0x150>
 800dc4c:	2240      	movs	r2, #64	@ 0x40
 800dc4e:	9b04      	ldr	r3, [sp, #16]
 800dc50:	eba0 000a 	sub.w	r0, r0, sl
 800dc54:	4082      	lsls	r2, r0
 800dc56:	4313      	orrs	r3, r2
 800dc58:	3401      	adds	r4, #1
 800dc5a:	9304      	str	r3, [sp, #16]
 800dc5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dc60:	2206      	movs	r2, #6
 800dc62:	4825      	ldr	r0, [pc, #148]	@ (800dcf8 <_svfiprintf_r+0x1ec>)
 800dc64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dc68:	f7fe fc01 	bl	800c46e <memchr>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d036      	beq.n	800dcde <_svfiprintf_r+0x1d2>
 800dc70:	4b22      	ldr	r3, [pc, #136]	@ (800dcfc <_svfiprintf_r+0x1f0>)
 800dc72:	bb1b      	cbnz	r3, 800dcbc <_svfiprintf_r+0x1b0>
 800dc74:	9b03      	ldr	r3, [sp, #12]
 800dc76:	3307      	adds	r3, #7
 800dc78:	f023 0307 	bic.w	r3, r3, #7
 800dc7c:	3308      	adds	r3, #8
 800dc7e:	9303      	str	r3, [sp, #12]
 800dc80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc82:	4433      	add	r3, r6
 800dc84:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc86:	e76a      	b.n	800db5e <_svfiprintf_r+0x52>
 800dc88:	460c      	mov	r4, r1
 800dc8a:	2001      	movs	r0, #1
 800dc8c:	fb0c 3202 	mla	r2, ip, r2, r3
 800dc90:	e7a8      	b.n	800dbe4 <_svfiprintf_r+0xd8>
 800dc92:	2300      	movs	r3, #0
 800dc94:	f04f 0c0a 	mov.w	ip, #10
 800dc98:	4619      	mov	r1, r3
 800dc9a:	3401      	adds	r4, #1
 800dc9c:	9305      	str	r3, [sp, #20]
 800dc9e:	4620      	mov	r0, r4
 800dca0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dca4:	3a30      	subs	r2, #48	@ 0x30
 800dca6:	2a09      	cmp	r2, #9
 800dca8:	d903      	bls.n	800dcb2 <_svfiprintf_r+0x1a6>
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d0c6      	beq.n	800dc3c <_svfiprintf_r+0x130>
 800dcae:	9105      	str	r1, [sp, #20]
 800dcb0:	e7c4      	b.n	800dc3c <_svfiprintf_r+0x130>
 800dcb2:	4604      	mov	r4, r0
 800dcb4:	2301      	movs	r3, #1
 800dcb6:	fb0c 2101 	mla	r1, ip, r1, r2
 800dcba:	e7f0      	b.n	800dc9e <_svfiprintf_r+0x192>
 800dcbc:	ab03      	add	r3, sp, #12
 800dcbe:	9300      	str	r3, [sp, #0]
 800dcc0:	462a      	mov	r2, r5
 800dcc2:	4638      	mov	r0, r7
 800dcc4:	4b0e      	ldr	r3, [pc, #56]	@ (800dd00 <_svfiprintf_r+0x1f4>)
 800dcc6:	a904      	add	r1, sp, #16
 800dcc8:	f7fd fe6e 	bl	800b9a8 <_printf_float>
 800dccc:	1c42      	adds	r2, r0, #1
 800dcce:	4606      	mov	r6, r0
 800dcd0:	d1d6      	bne.n	800dc80 <_svfiprintf_r+0x174>
 800dcd2:	89ab      	ldrh	r3, [r5, #12]
 800dcd4:	065b      	lsls	r3, r3, #25
 800dcd6:	f53f af2d 	bmi.w	800db34 <_svfiprintf_r+0x28>
 800dcda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dcdc:	e72c      	b.n	800db38 <_svfiprintf_r+0x2c>
 800dcde:	ab03      	add	r3, sp, #12
 800dce0:	9300      	str	r3, [sp, #0]
 800dce2:	462a      	mov	r2, r5
 800dce4:	4638      	mov	r0, r7
 800dce6:	4b06      	ldr	r3, [pc, #24]	@ (800dd00 <_svfiprintf_r+0x1f4>)
 800dce8:	a904      	add	r1, sp, #16
 800dcea:	f7fe f8fb 	bl	800bee4 <_printf_i>
 800dcee:	e7ed      	b.n	800dccc <_svfiprintf_r+0x1c0>
 800dcf0:	0800eb18 	.word	0x0800eb18
 800dcf4:	0800eb1e 	.word	0x0800eb1e
 800dcf8:	0800eb22 	.word	0x0800eb22
 800dcfc:	0800b9a9 	.word	0x0800b9a9
 800dd00:	0800da55 	.word	0x0800da55

0800dd04 <__sflush_r>:
 800dd04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dd08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd0a:	0716      	lsls	r6, r2, #28
 800dd0c:	4605      	mov	r5, r0
 800dd0e:	460c      	mov	r4, r1
 800dd10:	d454      	bmi.n	800ddbc <__sflush_r+0xb8>
 800dd12:	684b      	ldr	r3, [r1, #4]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	dc02      	bgt.n	800dd1e <__sflush_r+0x1a>
 800dd18:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	dd48      	ble.n	800ddb0 <__sflush_r+0xac>
 800dd1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dd20:	2e00      	cmp	r6, #0
 800dd22:	d045      	beq.n	800ddb0 <__sflush_r+0xac>
 800dd24:	2300      	movs	r3, #0
 800dd26:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dd2a:	682f      	ldr	r7, [r5, #0]
 800dd2c:	6a21      	ldr	r1, [r4, #32]
 800dd2e:	602b      	str	r3, [r5, #0]
 800dd30:	d030      	beq.n	800dd94 <__sflush_r+0x90>
 800dd32:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dd34:	89a3      	ldrh	r3, [r4, #12]
 800dd36:	0759      	lsls	r1, r3, #29
 800dd38:	d505      	bpl.n	800dd46 <__sflush_r+0x42>
 800dd3a:	6863      	ldr	r3, [r4, #4]
 800dd3c:	1ad2      	subs	r2, r2, r3
 800dd3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dd40:	b10b      	cbz	r3, 800dd46 <__sflush_r+0x42>
 800dd42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dd44:	1ad2      	subs	r2, r2, r3
 800dd46:	2300      	movs	r3, #0
 800dd48:	4628      	mov	r0, r5
 800dd4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dd4c:	6a21      	ldr	r1, [r4, #32]
 800dd4e:	47b0      	blx	r6
 800dd50:	1c43      	adds	r3, r0, #1
 800dd52:	89a3      	ldrh	r3, [r4, #12]
 800dd54:	d106      	bne.n	800dd64 <__sflush_r+0x60>
 800dd56:	6829      	ldr	r1, [r5, #0]
 800dd58:	291d      	cmp	r1, #29
 800dd5a:	d82b      	bhi.n	800ddb4 <__sflush_r+0xb0>
 800dd5c:	4a28      	ldr	r2, [pc, #160]	@ (800de00 <__sflush_r+0xfc>)
 800dd5e:	410a      	asrs	r2, r1
 800dd60:	07d6      	lsls	r6, r2, #31
 800dd62:	d427      	bmi.n	800ddb4 <__sflush_r+0xb0>
 800dd64:	2200      	movs	r2, #0
 800dd66:	6062      	str	r2, [r4, #4]
 800dd68:	6922      	ldr	r2, [r4, #16]
 800dd6a:	04d9      	lsls	r1, r3, #19
 800dd6c:	6022      	str	r2, [r4, #0]
 800dd6e:	d504      	bpl.n	800dd7a <__sflush_r+0x76>
 800dd70:	1c42      	adds	r2, r0, #1
 800dd72:	d101      	bne.n	800dd78 <__sflush_r+0x74>
 800dd74:	682b      	ldr	r3, [r5, #0]
 800dd76:	b903      	cbnz	r3, 800dd7a <__sflush_r+0x76>
 800dd78:	6560      	str	r0, [r4, #84]	@ 0x54
 800dd7a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dd7c:	602f      	str	r7, [r5, #0]
 800dd7e:	b1b9      	cbz	r1, 800ddb0 <__sflush_r+0xac>
 800dd80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd84:	4299      	cmp	r1, r3
 800dd86:	d002      	beq.n	800dd8e <__sflush_r+0x8a>
 800dd88:	4628      	mov	r0, r5
 800dd8a:	f7ff f9dd 	bl	800d148 <_free_r>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd92:	e00d      	b.n	800ddb0 <__sflush_r+0xac>
 800dd94:	2301      	movs	r3, #1
 800dd96:	4628      	mov	r0, r5
 800dd98:	47b0      	blx	r6
 800dd9a:	4602      	mov	r2, r0
 800dd9c:	1c50      	adds	r0, r2, #1
 800dd9e:	d1c9      	bne.n	800dd34 <__sflush_r+0x30>
 800dda0:	682b      	ldr	r3, [r5, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d0c6      	beq.n	800dd34 <__sflush_r+0x30>
 800dda6:	2b1d      	cmp	r3, #29
 800dda8:	d001      	beq.n	800ddae <__sflush_r+0xaa>
 800ddaa:	2b16      	cmp	r3, #22
 800ddac:	d11d      	bne.n	800ddea <__sflush_r+0xe6>
 800ddae:	602f      	str	r7, [r5, #0]
 800ddb0:	2000      	movs	r0, #0
 800ddb2:	e021      	b.n	800ddf8 <__sflush_r+0xf4>
 800ddb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ddb8:	b21b      	sxth	r3, r3
 800ddba:	e01a      	b.n	800ddf2 <__sflush_r+0xee>
 800ddbc:	690f      	ldr	r7, [r1, #16]
 800ddbe:	2f00      	cmp	r7, #0
 800ddc0:	d0f6      	beq.n	800ddb0 <__sflush_r+0xac>
 800ddc2:	0793      	lsls	r3, r2, #30
 800ddc4:	bf18      	it	ne
 800ddc6:	2300      	movne	r3, #0
 800ddc8:	680e      	ldr	r6, [r1, #0]
 800ddca:	bf08      	it	eq
 800ddcc:	694b      	ldreq	r3, [r1, #20]
 800ddce:	1bf6      	subs	r6, r6, r7
 800ddd0:	600f      	str	r7, [r1, #0]
 800ddd2:	608b      	str	r3, [r1, #8]
 800ddd4:	2e00      	cmp	r6, #0
 800ddd6:	ddeb      	ble.n	800ddb0 <__sflush_r+0xac>
 800ddd8:	4633      	mov	r3, r6
 800ddda:	463a      	mov	r2, r7
 800dddc:	4628      	mov	r0, r5
 800ddde:	6a21      	ldr	r1, [r4, #32]
 800dde0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800dde4:	47e0      	blx	ip
 800dde6:	2800      	cmp	r0, #0
 800dde8:	dc07      	bgt.n	800ddfa <__sflush_r+0xf6>
 800ddea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ddf2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ddf6:	81a3      	strh	r3, [r4, #12]
 800ddf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddfa:	4407      	add	r7, r0
 800ddfc:	1a36      	subs	r6, r6, r0
 800ddfe:	e7e9      	b.n	800ddd4 <__sflush_r+0xd0>
 800de00:	dfbffffe 	.word	0xdfbffffe

0800de04 <_fflush_r>:
 800de04:	b538      	push	{r3, r4, r5, lr}
 800de06:	690b      	ldr	r3, [r1, #16]
 800de08:	4605      	mov	r5, r0
 800de0a:	460c      	mov	r4, r1
 800de0c:	b913      	cbnz	r3, 800de14 <_fflush_r+0x10>
 800de0e:	2500      	movs	r5, #0
 800de10:	4628      	mov	r0, r5
 800de12:	bd38      	pop	{r3, r4, r5, pc}
 800de14:	b118      	cbz	r0, 800de1e <_fflush_r+0x1a>
 800de16:	6a03      	ldr	r3, [r0, #32]
 800de18:	b90b      	cbnz	r3, 800de1e <_fflush_r+0x1a>
 800de1a:	f7fe fa0f 	bl	800c23c <__sinit>
 800de1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d0f3      	beq.n	800de0e <_fflush_r+0xa>
 800de26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800de28:	07d0      	lsls	r0, r2, #31
 800de2a:	d404      	bmi.n	800de36 <_fflush_r+0x32>
 800de2c:	0599      	lsls	r1, r3, #22
 800de2e:	d402      	bmi.n	800de36 <_fflush_r+0x32>
 800de30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de32:	f7fe fb1a 	bl	800c46a <__retarget_lock_acquire_recursive>
 800de36:	4628      	mov	r0, r5
 800de38:	4621      	mov	r1, r4
 800de3a:	f7ff ff63 	bl	800dd04 <__sflush_r>
 800de3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de40:	4605      	mov	r5, r0
 800de42:	07da      	lsls	r2, r3, #31
 800de44:	d4e4      	bmi.n	800de10 <_fflush_r+0xc>
 800de46:	89a3      	ldrh	r3, [r4, #12]
 800de48:	059b      	lsls	r3, r3, #22
 800de4a:	d4e1      	bmi.n	800de10 <_fflush_r+0xc>
 800de4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de4e:	f7fe fb0d 	bl	800c46c <__retarget_lock_release_recursive>
 800de52:	e7dd      	b.n	800de10 <_fflush_r+0xc>

0800de54 <memmove>:
 800de54:	4288      	cmp	r0, r1
 800de56:	b510      	push	{r4, lr}
 800de58:	eb01 0402 	add.w	r4, r1, r2
 800de5c:	d902      	bls.n	800de64 <memmove+0x10>
 800de5e:	4284      	cmp	r4, r0
 800de60:	4623      	mov	r3, r4
 800de62:	d807      	bhi.n	800de74 <memmove+0x20>
 800de64:	1e43      	subs	r3, r0, #1
 800de66:	42a1      	cmp	r1, r4
 800de68:	d008      	beq.n	800de7c <memmove+0x28>
 800de6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800de6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800de72:	e7f8      	b.n	800de66 <memmove+0x12>
 800de74:	4601      	mov	r1, r0
 800de76:	4402      	add	r2, r0
 800de78:	428a      	cmp	r2, r1
 800de7a:	d100      	bne.n	800de7e <memmove+0x2a>
 800de7c:	bd10      	pop	{r4, pc}
 800de7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800de82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800de86:	e7f7      	b.n	800de78 <memmove+0x24>

0800de88 <_sbrk_r>:
 800de88:	b538      	push	{r3, r4, r5, lr}
 800de8a:	2300      	movs	r3, #0
 800de8c:	4d05      	ldr	r5, [pc, #20]	@ (800dea4 <_sbrk_r+0x1c>)
 800de8e:	4604      	mov	r4, r0
 800de90:	4608      	mov	r0, r1
 800de92:	602b      	str	r3, [r5, #0]
 800de94:	f7f5 ff58 	bl	8003d48 <_sbrk>
 800de98:	1c43      	adds	r3, r0, #1
 800de9a:	d102      	bne.n	800dea2 <_sbrk_r+0x1a>
 800de9c:	682b      	ldr	r3, [r5, #0]
 800de9e:	b103      	cbz	r3, 800dea2 <_sbrk_r+0x1a>
 800dea0:	6023      	str	r3, [r4, #0]
 800dea2:	bd38      	pop	{r3, r4, r5, pc}
 800dea4:	20002764 	.word	0x20002764

0800dea8 <__assert_func>:
 800dea8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800deaa:	4614      	mov	r4, r2
 800deac:	461a      	mov	r2, r3
 800deae:	4b09      	ldr	r3, [pc, #36]	@ (800ded4 <__assert_func+0x2c>)
 800deb0:	4605      	mov	r5, r0
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	68d8      	ldr	r0, [r3, #12]
 800deb6:	b954      	cbnz	r4, 800dece <__assert_func+0x26>
 800deb8:	4b07      	ldr	r3, [pc, #28]	@ (800ded8 <__assert_func+0x30>)
 800deba:	461c      	mov	r4, r3
 800debc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800dec0:	9100      	str	r1, [sp, #0]
 800dec2:	462b      	mov	r3, r5
 800dec4:	4905      	ldr	r1, [pc, #20]	@ (800dedc <__assert_func+0x34>)
 800dec6:	f000 f841 	bl	800df4c <fiprintf>
 800deca:	f000 f851 	bl	800df70 <abort>
 800dece:	4b04      	ldr	r3, [pc, #16]	@ (800dee0 <__assert_func+0x38>)
 800ded0:	e7f4      	b.n	800debc <__assert_func+0x14>
 800ded2:	bf00      	nop
 800ded4:	2000004c 	.word	0x2000004c
 800ded8:	0800eb6e 	.word	0x0800eb6e
 800dedc:	0800eb40 	.word	0x0800eb40
 800dee0:	0800eb33 	.word	0x0800eb33

0800dee4 <_calloc_r>:
 800dee4:	b570      	push	{r4, r5, r6, lr}
 800dee6:	fba1 5402 	umull	r5, r4, r1, r2
 800deea:	b93c      	cbnz	r4, 800defc <_calloc_r+0x18>
 800deec:	4629      	mov	r1, r5
 800deee:	f7ff f99d 	bl	800d22c <_malloc_r>
 800def2:	4606      	mov	r6, r0
 800def4:	b928      	cbnz	r0, 800df02 <_calloc_r+0x1e>
 800def6:	2600      	movs	r6, #0
 800def8:	4630      	mov	r0, r6
 800defa:	bd70      	pop	{r4, r5, r6, pc}
 800defc:	220c      	movs	r2, #12
 800defe:	6002      	str	r2, [r0, #0]
 800df00:	e7f9      	b.n	800def6 <_calloc_r+0x12>
 800df02:	462a      	mov	r2, r5
 800df04:	4621      	mov	r1, r4
 800df06:	f7fe fa32 	bl	800c36e <memset>
 800df0a:	e7f5      	b.n	800def8 <_calloc_r+0x14>

0800df0c <__ascii_mbtowc>:
 800df0c:	b082      	sub	sp, #8
 800df0e:	b901      	cbnz	r1, 800df12 <__ascii_mbtowc+0x6>
 800df10:	a901      	add	r1, sp, #4
 800df12:	b142      	cbz	r2, 800df26 <__ascii_mbtowc+0x1a>
 800df14:	b14b      	cbz	r3, 800df2a <__ascii_mbtowc+0x1e>
 800df16:	7813      	ldrb	r3, [r2, #0]
 800df18:	600b      	str	r3, [r1, #0]
 800df1a:	7812      	ldrb	r2, [r2, #0]
 800df1c:	1e10      	subs	r0, r2, #0
 800df1e:	bf18      	it	ne
 800df20:	2001      	movne	r0, #1
 800df22:	b002      	add	sp, #8
 800df24:	4770      	bx	lr
 800df26:	4610      	mov	r0, r2
 800df28:	e7fb      	b.n	800df22 <__ascii_mbtowc+0x16>
 800df2a:	f06f 0001 	mvn.w	r0, #1
 800df2e:	e7f8      	b.n	800df22 <__ascii_mbtowc+0x16>

0800df30 <__ascii_wctomb>:
 800df30:	4603      	mov	r3, r0
 800df32:	4608      	mov	r0, r1
 800df34:	b141      	cbz	r1, 800df48 <__ascii_wctomb+0x18>
 800df36:	2aff      	cmp	r2, #255	@ 0xff
 800df38:	d904      	bls.n	800df44 <__ascii_wctomb+0x14>
 800df3a:	228a      	movs	r2, #138	@ 0x8a
 800df3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800df40:	601a      	str	r2, [r3, #0]
 800df42:	4770      	bx	lr
 800df44:	2001      	movs	r0, #1
 800df46:	700a      	strb	r2, [r1, #0]
 800df48:	4770      	bx	lr
	...

0800df4c <fiprintf>:
 800df4c:	b40e      	push	{r1, r2, r3}
 800df4e:	b503      	push	{r0, r1, lr}
 800df50:	4601      	mov	r1, r0
 800df52:	ab03      	add	r3, sp, #12
 800df54:	4805      	ldr	r0, [pc, #20]	@ (800df6c <fiprintf+0x20>)
 800df56:	f853 2b04 	ldr.w	r2, [r3], #4
 800df5a:	6800      	ldr	r0, [r0, #0]
 800df5c:	9301      	str	r3, [sp, #4]
 800df5e:	f000 f835 	bl	800dfcc <_vfiprintf_r>
 800df62:	b002      	add	sp, #8
 800df64:	f85d eb04 	ldr.w	lr, [sp], #4
 800df68:	b003      	add	sp, #12
 800df6a:	4770      	bx	lr
 800df6c:	2000004c 	.word	0x2000004c

0800df70 <abort>:
 800df70:	2006      	movs	r0, #6
 800df72:	b508      	push	{r3, lr}
 800df74:	f000 f9fe 	bl	800e374 <raise>
 800df78:	2001      	movs	r0, #1
 800df7a:	f7f5 fe70 	bl	8003c5e <_exit>

0800df7e <__sfputc_r>:
 800df7e:	6893      	ldr	r3, [r2, #8]
 800df80:	b410      	push	{r4}
 800df82:	3b01      	subs	r3, #1
 800df84:	2b00      	cmp	r3, #0
 800df86:	6093      	str	r3, [r2, #8]
 800df88:	da07      	bge.n	800df9a <__sfputc_r+0x1c>
 800df8a:	6994      	ldr	r4, [r2, #24]
 800df8c:	42a3      	cmp	r3, r4
 800df8e:	db01      	blt.n	800df94 <__sfputc_r+0x16>
 800df90:	290a      	cmp	r1, #10
 800df92:	d102      	bne.n	800df9a <__sfputc_r+0x1c>
 800df94:	bc10      	pop	{r4}
 800df96:	f000 b931 	b.w	800e1fc <__swbuf_r>
 800df9a:	6813      	ldr	r3, [r2, #0]
 800df9c:	1c58      	adds	r0, r3, #1
 800df9e:	6010      	str	r0, [r2, #0]
 800dfa0:	7019      	strb	r1, [r3, #0]
 800dfa2:	4608      	mov	r0, r1
 800dfa4:	bc10      	pop	{r4}
 800dfa6:	4770      	bx	lr

0800dfa8 <__sfputs_r>:
 800dfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfaa:	4606      	mov	r6, r0
 800dfac:	460f      	mov	r7, r1
 800dfae:	4614      	mov	r4, r2
 800dfb0:	18d5      	adds	r5, r2, r3
 800dfb2:	42ac      	cmp	r4, r5
 800dfb4:	d101      	bne.n	800dfba <__sfputs_r+0x12>
 800dfb6:	2000      	movs	r0, #0
 800dfb8:	e007      	b.n	800dfca <__sfputs_r+0x22>
 800dfba:	463a      	mov	r2, r7
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfc2:	f7ff ffdc 	bl	800df7e <__sfputc_r>
 800dfc6:	1c43      	adds	r3, r0, #1
 800dfc8:	d1f3      	bne.n	800dfb2 <__sfputs_r+0xa>
 800dfca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800dfcc <_vfiprintf_r>:
 800dfcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfd0:	460d      	mov	r5, r1
 800dfd2:	4614      	mov	r4, r2
 800dfd4:	4698      	mov	r8, r3
 800dfd6:	4606      	mov	r6, r0
 800dfd8:	b09d      	sub	sp, #116	@ 0x74
 800dfda:	b118      	cbz	r0, 800dfe4 <_vfiprintf_r+0x18>
 800dfdc:	6a03      	ldr	r3, [r0, #32]
 800dfde:	b90b      	cbnz	r3, 800dfe4 <_vfiprintf_r+0x18>
 800dfe0:	f7fe f92c 	bl	800c23c <__sinit>
 800dfe4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dfe6:	07d9      	lsls	r1, r3, #31
 800dfe8:	d405      	bmi.n	800dff6 <_vfiprintf_r+0x2a>
 800dfea:	89ab      	ldrh	r3, [r5, #12]
 800dfec:	059a      	lsls	r2, r3, #22
 800dfee:	d402      	bmi.n	800dff6 <_vfiprintf_r+0x2a>
 800dff0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dff2:	f7fe fa3a 	bl	800c46a <__retarget_lock_acquire_recursive>
 800dff6:	89ab      	ldrh	r3, [r5, #12]
 800dff8:	071b      	lsls	r3, r3, #28
 800dffa:	d501      	bpl.n	800e000 <_vfiprintf_r+0x34>
 800dffc:	692b      	ldr	r3, [r5, #16]
 800dffe:	b99b      	cbnz	r3, 800e028 <_vfiprintf_r+0x5c>
 800e000:	4629      	mov	r1, r5
 800e002:	4630      	mov	r0, r6
 800e004:	f000 f938 	bl	800e278 <__swsetup_r>
 800e008:	b170      	cbz	r0, 800e028 <_vfiprintf_r+0x5c>
 800e00a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e00c:	07dc      	lsls	r4, r3, #31
 800e00e:	d504      	bpl.n	800e01a <_vfiprintf_r+0x4e>
 800e010:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e014:	b01d      	add	sp, #116	@ 0x74
 800e016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e01a:	89ab      	ldrh	r3, [r5, #12]
 800e01c:	0598      	lsls	r0, r3, #22
 800e01e:	d4f7      	bmi.n	800e010 <_vfiprintf_r+0x44>
 800e020:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e022:	f7fe fa23 	bl	800c46c <__retarget_lock_release_recursive>
 800e026:	e7f3      	b.n	800e010 <_vfiprintf_r+0x44>
 800e028:	2300      	movs	r3, #0
 800e02a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e02c:	2320      	movs	r3, #32
 800e02e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e032:	2330      	movs	r3, #48	@ 0x30
 800e034:	f04f 0901 	mov.w	r9, #1
 800e038:	f8cd 800c 	str.w	r8, [sp, #12]
 800e03c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800e1e8 <_vfiprintf_r+0x21c>
 800e040:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e044:	4623      	mov	r3, r4
 800e046:	469a      	mov	sl, r3
 800e048:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e04c:	b10a      	cbz	r2, 800e052 <_vfiprintf_r+0x86>
 800e04e:	2a25      	cmp	r2, #37	@ 0x25
 800e050:	d1f9      	bne.n	800e046 <_vfiprintf_r+0x7a>
 800e052:	ebba 0b04 	subs.w	fp, sl, r4
 800e056:	d00b      	beq.n	800e070 <_vfiprintf_r+0xa4>
 800e058:	465b      	mov	r3, fp
 800e05a:	4622      	mov	r2, r4
 800e05c:	4629      	mov	r1, r5
 800e05e:	4630      	mov	r0, r6
 800e060:	f7ff ffa2 	bl	800dfa8 <__sfputs_r>
 800e064:	3001      	adds	r0, #1
 800e066:	f000 80a7 	beq.w	800e1b8 <_vfiprintf_r+0x1ec>
 800e06a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e06c:	445a      	add	r2, fp
 800e06e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e070:	f89a 3000 	ldrb.w	r3, [sl]
 800e074:	2b00      	cmp	r3, #0
 800e076:	f000 809f 	beq.w	800e1b8 <_vfiprintf_r+0x1ec>
 800e07a:	2300      	movs	r3, #0
 800e07c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e080:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e084:	f10a 0a01 	add.w	sl, sl, #1
 800e088:	9304      	str	r3, [sp, #16]
 800e08a:	9307      	str	r3, [sp, #28]
 800e08c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e090:	931a      	str	r3, [sp, #104]	@ 0x68
 800e092:	4654      	mov	r4, sl
 800e094:	2205      	movs	r2, #5
 800e096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e09a:	4853      	ldr	r0, [pc, #332]	@ (800e1e8 <_vfiprintf_r+0x21c>)
 800e09c:	f7fe f9e7 	bl	800c46e <memchr>
 800e0a0:	9a04      	ldr	r2, [sp, #16]
 800e0a2:	b9d8      	cbnz	r0, 800e0dc <_vfiprintf_r+0x110>
 800e0a4:	06d1      	lsls	r1, r2, #27
 800e0a6:	bf44      	itt	mi
 800e0a8:	2320      	movmi	r3, #32
 800e0aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0ae:	0713      	lsls	r3, r2, #28
 800e0b0:	bf44      	itt	mi
 800e0b2:	232b      	movmi	r3, #43	@ 0x2b
 800e0b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e0b8:	f89a 3000 	ldrb.w	r3, [sl]
 800e0bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800e0be:	d015      	beq.n	800e0ec <_vfiprintf_r+0x120>
 800e0c0:	4654      	mov	r4, sl
 800e0c2:	2000      	movs	r0, #0
 800e0c4:	f04f 0c0a 	mov.w	ip, #10
 800e0c8:	9a07      	ldr	r2, [sp, #28]
 800e0ca:	4621      	mov	r1, r4
 800e0cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0d0:	3b30      	subs	r3, #48	@ 0x30
 800e0d2:	2b09      	cmp	r3, #9
 800e0d4:	d94b      	bls.n	800e16e <_vfiprintf_r+0x1a2>
 800e0d6:	b1b0      	cbz	r0, 800e106 <_vfiprintf_r+0x13a>
 800e0d8:	9207      	str	r2, [sp, #28]
 800e0da:	e014      	b.n	800e106 <_vfiprintf_r+0x13a>
 800e0dc:	eba0 0308 	sub.w	r3, r0, r8
 800e0e0:	fa09 f303 	lsl.w	r3, r9, r3
 800e0e4:	4313      	orrs	r3, r2
 800e0e6:	46a2      	mov	sl, r4
 800e0e8:	9304      	str	r3, [sp, #16]
 800e0ea:	e7d2      	b.n	800e092 <_vfiprintf_r+0xc6>
 800e0ec:	9b03      	ldr	r3, [sp, #12]
 800e0ee:	1d19      	adds	r1, r3, #4
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	9103      	str	r1, [sp, #12]
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	bfbb      	ittet	lt
 800e0f8:	425b      	neglt	r3, r3
 800e0fa:	f042 0202 	orrlt.w	r2, r2, #2
 800e0fe:	9307      	strge	r3, [sp, #28]
 800e100:	9307      	strlt	r3, [sp, #28]
 800e102:	bfb8      	it	lt
 800e104:	9204      	strlt	r2, [sp, #16]
 800e106:	7823      	ldrb	r3, [r4, #0]
 800e108:	2b2e      	cmp	r3, #46	@ 0x2e
 800e10a:	d10a      	bne.n	800e122 <_vfiprintf_r+0x156>
 800e10c:	7863      	ldrb	r3, [r4, #1]
 800e10e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e110:	d132      	bne.n	800e178 <_vfiprintf_r+0x1ac>
 800e112:	9b03      	ldr	r3, [sp, #12]
 800e114:	3402      	adds	r4, #2
 800e116:	1d1a      	adds	r2, r3, #4
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	9203      	str	r2, [sp, #12]
 800e11c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e120:	9305      	str	r3, [sp, #20]
 800e122:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800e1ec <_vfiprintf_r+0x220>
 800e126:	2203      	movs	r2, #3
 800e128:	4650      	mov	r0, sl
 800e12a:	7821      	ldrb	r1, [r4, #0]
 800e12c:	f7fe f99f 	bl	800c46e <memchr>
 800e130:	b138      	cbz	r0, 800e142 <_vfiprintf_r+0x176>
 800e132:	2240      	movs	r2, #64	@ 0x40
 800e134:	9b04      	ldr	r3, [sp, #16]
 800e136:	eba0 000a 	sub.w	r0, r0, sl
 800e13a:	4082      	lsls	r2, r0
 800e13c:	4313      	orrs	r3, r2
 800e13e:	3401      	adds	r4, #1
 800e140:	9304      	str	r3, [sp, #16]
 800e142:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e146:	2206      	movs	r2, #6
 800e148:	4829      	ldr	r0, [pc, #164]	@ (800e1f0 <_vfiprintf_r+0x224>)
 800e14a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e14e:	f7fe f98e 	bl	800c46e <memchr>
 800e152:	2800      	cmp	r0, #0
 800e154:	d03f      	beq.n	800e1d6 <_vfiprintf_r+0x20a>
 800e156:	4b27      	ldr	r3, [pc, #156]	@ (800e1f4 <_vfiprintf_r+0x228>)
 800e158:	bb1b      	cbnz	r3, 800e1a2 <_vfiprintf_r+0x1d6>
 800e15a:	9b03      	ldr	r3, [sp, #12]
 800e15c:	3307      	adds	r3, #7
 800e15e:	f023 0307 	bic.w	r3, r3, #7
 800e162:	3308      	adds	r3, #8
 800e164:	9303      	str	r3, [sp, #12]
 800e166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e168:	443b      	add	r3, r7
 800e16a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e16c:	e76a      	b.n	800e044 <_vfiprintf_r+0x78>
 800e16e:	460c      	mov	r4, r1
 800e170:	2001      	movs	r0, #1
 800e172:	fb0c 3202 	mla	r2, ip, r2, r3
 800e176:	e7a8      	b.n	800e0ca <_vfiprintf_r+0xfe>
 800e178:	2300      	movs	r3, #0
 800e17a:	f04f 0c0a 	mov.w	ip, #10
 800e17e:	4619      	mov	r1, r3
 800e180:	3401      	adds	r4, #1
 800e182:	9305      	str	r3, [sp, #20]
 800e184:	4620      	mov	r0, r4
 800e186:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e18a:	3a30      	subs	r2, #48	@ 0x30
 800e18c:	2a09      	cmp	r2, #9
 800e18e:	d903      	bls.n	800e198 <_vfiprintf_r+0x1cc>
 800e190:	2b00      	cmp	r3, #0
 800e192:	d0c6      	beq.n	800e122 <_vfiprintf_r+0x156>
 800e194:	9105      	str	r1, [sp, #20]
 800e196:	e7c4      	b.n	800e122 <_vfiprintf_r+0x156>
 800e198:	4604      	mov	r4, r0
 800e19a:	2301      	movs	r3, #1
 800e19c:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1a0:	e7f0      	b.n	800e184 <_vfiprintf_r+0x1b8>
 800e1a2:	ab03      	add	r3, sp, #12
 800e1a4:	9300      	str	r3, [sp, #0]
 800e1a6:	462a      	mov	r2, r5
 800e1a8:	4630      	mov	r0, r6
 800e1aa:	4b13      	ldr	r3, [pc, #76]	@ (800e1f8 <_vfiprintf_r+0x22c>)
 800e1ac:	a904      	add	r1, sp, #16
 800e1ae:	f7fd fbfb 	bl	800b9a8 <_printf_float>
 800e1b2:	4607      	mov	r7, r0
 800e1b4:	1c78      	adds	r0, r7, #1
 800e1b6:	d1d6      	bne.n	800e166 <_vfiprintf_r+0x19a>
 800e1b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e1ba:	07d9      	lsls	r1, r3, #31
 800e1bc:	d405      	bmi.n	800e1ca <_vfiprintf_r+0x1fe>
 800e1be:	89ab      	ldrh	r3, [r5, #12]
 800e1c0:	059a      	lsls	r2, r3, #22
 800e1c2:	d402      	bmi.n	800e1ca <_vfiprintf_r+0x1fe>
 800e1c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e1c6:	f7fe f951 	bl	800c46c <__retarget_lock_release_recursive>
 800e1ca:	89ab      	ldrh	r3, [r5, #12]
 800e1cc:	065b      	lsls	r3, r3, #25
 800e1ce:	f53f af1f 	bmi.w	800e010 <_vfiprintf_r+0x44>
 800e1d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e1d4:	e71e      	b.n	800e014 <_vfiprintf_r+0x48>
 800e1d6:	ab03      	add	r3, sp, #12
 800e1d8:	9300      	str	r3, [sp, #0]
 800e1da:	462a      	mov	r2, r5
 800e1dc:	4630      	mov	r0, r6
 800e1de:	4b06      	ldr	r3, [pc, #24]	@ (800e1f8 <_vfiprintf_r+0x22c>)
 800e1e0:	a904      	add	r1, sp, #16
 800e1e2:	f7fd fe7f 	bl	800bee4 <_printf_i>
 800e1e6:	e7e4      	b.n	800e1b2 <_vfiprintf_r+0x1e6>
 800e1e8:	0800eb18 	.word	0x0800eb18
 800e1ec:	0800eb1e 	.word	0x0800eb1e
 800e1f0:	0800eb22 	.word	0x0800eb22
 800e1f4:	0800b9a9 	.word	0x0800b9a9
 800e1f8:	0800dfa9 	.word	0x0800dfa9

0800e1fc <__swbuf_r>:
 800e1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fe:	460e      	mov	r6, r1
 800e200:	4614      	mov	r4, r2
 800e202:	4605      	mov	r5, r0
 800e204:	b118      	cbz	r0, 800e20e <__swbuf_r+0x12>
 800e206:	6a03      	ldr	r3, [r0, #32]
 800e208:	b90b      	cbnz	r3, 800e20e <__swbuf_r+0x12>
 800e20a:	f7fe f817 	bl	800c23c <__sinit>
 800e20e:	69a3      	ldr	r3, [r4, #24]
 800e210:	60a3      	str	r3, [r4, #8]
 800e212:	89a3      	ldrh	r3, [r4, #12]
 800e214:	071a      	lsls	r2, r3, #28
 800e216:	d501      	bpl.n	800e21c <__swbuf_r+0x20>
 800e218:	6923      	ldr	r3, [r4, #16]
 800e21a:	b943      	cbnz	r3, 800e22e <__swbuf_r+0x32>
 800e21c:	4621      	mov	r1, r4
 800e21e:	4628      	mov	r0, r5
 800e220:	f000 f82a 	bl	800e278 <__swsetup_r>
 800e224:	b118      	cbz	r0, 800e22e <__swbuf_r+0x32>
 800e226:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800e22a:	4638      	mov	r0, r7
 800e22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e22e:	6823      	ldr	r3, [r4, #0]
 800e230:	6922      	ldr	r2, [r4, #16]
 800e232:	b2f6      	uxtb	r6, r6
 800e234:	1a98      	subs	r0, r3, r2
 800e236:	6963      	ldr	r3, [r4, #20]
 800e238:	4637      	mov	r7, r6
 800e23a:	4283      	cmp	r3, r0
 800e23c:	dc05      	bgt.n	800e24a <__swbuf_r+0x4e>
 800e23e:	4621      	mov	r1, r4
 800e240:	4628      	mov	r0, r5
 800e242:	f7ff fddf 	bl	800de04 <_fflush_r>
 800e246:	2800      	cmp	r0, #0
 800e248:	d1ed      	bne.n	800e226 <__swbuf_r+0x2a>
 800e24a:	68a3      	ldr	r3, [r4, #8]
 800e24c:	3b01      	subs	r3, #1
 800e24e:	60a3      	str	r3, [r4, #8]
 800e250:	6823      	ldr	r3, [r4, #0]
 800e252:	1c5a      	adds	r2, r3, #1
 800e254:	6022      	str	r2, [r4, #0]
 800e256:	701e      	strb	r6, [r3, #0]
 800e258:	6962      	ldr	r2, [r4, #20]
 800e25a:	1c43      	adds	r3, r0, #1
 800e25c:	429a      	cmp	r2, r3
 800e25e:	d004      	beq.n	800e26a <__swbuf_r+0x6e>
 800e260:	89a3      	ldrh	r3, [r4, #12]
 800e262:	07db      	lsls	r3, r3, #31
 800e264:	d5e1      	bpl.n	800e22a <__swbuf_r+0x2e>
 800e266:	2e0a      	cmp	r6, #10
 800e268:	d1df      	bne.n	800e22a <__swbuf_r+0x2e>
 800e26a:	4621      	mov	r1, r4
 800e26c:	4628      	mov	r0, r5
 800e26e:	f7ff fdc9 	bl	800de04 <_fflush_r>
 800e272:	2800      	cmp	r0, #0
 800e274:	d0d9      	beq.n	800e22a <__swbuf_r+0x2e>
 800e276:	e7d6      	b.n	800e226 <__swbuf_r+0x2a>

0800e278 <__swsetup_r>:
 800e278:	b538      	push	{r3, r4, r5, lr}
 800e27a:	4b29      	ldr	r3, [pc, #164]	@ (800e320 <__swsetup_r+0xa8>)
 800e27c:	4605      	mov	r5, r0
 800e27e:	6818      	ldr	r0, [r3, #0]
 800e280:	460c      	mov	r4, r1
 800e282:	b118      	cbz	r0, 800e28c <__swsetup_r+0x14>
 800e284:	6a03      	ldr	r3, [r0, #32]
 800e286:	b90b      	cbnz	r3, 800e28c <__swsetup_r+0x14>
 800e288:	f7fd ffd8 	bl	800c23c <__sinit>
 800e28c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e290:	0719      	lsls	r1, r3, #28
 800e292:	d422      	bmi.n	800e2da <__swsetup_r+0x62>
 800e294:	06da      	lsls	r2, r3, #27
 800e296:	d407      	bmi.n	800e2a8 <__swsetup_r+0x30>
 800e298:	2209      	movs	r2, #9
 800e29a:	602a      	str	r2, [r5, #0]
 800e29c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e2a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e2a4:	81a3      	strh	r3, [r4, #12]
 800e2a6:	e033      	b.n	800e310 <__swsetup_r+0x98>
 800e2a8:	0758      	lsls	r0, r3, #29
 800e2aa:	d512      	bpl.n	800e2d2 <__swsetup_r+0x5a>
 800e2ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e2ae:	b141      	cbz	r1, 800e2c2 <__swsetup_r+0x4a>
 800e2b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e2b4:	4299      	cmp	r1, r3
 800e2b6:	d002      	beq.n	800e2be <__swsetup_r+0x46>
 800e2b8:	4628      	mov	r0, r5
 800e2ba:	f7fe ff45 	bl	800d148 <_free_r>
 800e2be:	2300      	movs	r3, #0
 800e2c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800e2c2:	89a3      	ldrh	r3, [r4, #12]
 800e2c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e2c8:	81a3      	strh	r3, [r4, #12]
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	6063      	str	r3, [r4, #4]
 800e2ce:	6923      	ldr	r3, [r4, #16]
 800e2d0:	6023      	str	r3, [r4, #0]
 800e2d2:	89a3      	ldrh	r3, [r4, #12]
 800e2d4:	f043 0308 	orr.w	r3, r3, #8
 800e2d8:	81a3      	strh	r3, [r4, #12]
 800e2da:	6923      	ldr	r3, [r4, #16]
 800e2dc:	b94b      	cbnz	r3, 800e2f2 <__swsetup_r+0x7a>
 800e2de:	89a3      	ldrh	r3, [r4, #12]
 800e2e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e2e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e2e8:	d003      	beq.n	800e2f2 <__swsetup_r+0x7a>
 800e2ea:	4621      	mov	r1, r4
 800e2ec:	4628      	mov	r0, r5
 800e2ee:	f000 f882 	bl	800e3f6 <__smakebuf_r>
 800e2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2f6:	f013 0201 	ands.w	r2, r3, #1
 800e2fa:	d00a      	beq.n	800e312 <__swsetup_r+0x9a>
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	60a2      	str	r2, [r4, #8]
 800e300:	6962      	ldr	r2, [r4, #20]
 800e302:	4252      	negs	r2, r2
 800e304:	61a2      	str	r2, [r4, #24]
 800e306:	6922      	ldr	r2, [r4, #16]
 800e308:	b942      	cbnz	r2, 800e31c <__swsetup_r+0xa4>
 800e30a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e30e:	d1c5      	bne.n	800e29c <__swsetup_r+0x24>
 800e310:	bd38      	pop	{r3, r4, r5, pc}
 800e312:	0799      	lsls	r1, r3, #30
 800e314:	bf58      	it	pl
 800e316:	6962      	ldrpl	r2, [r4, #20]
 800e318:	60a2      	str	r2, [r4, #8]
 800e31a:	e7f4      	b.n	800e306 <__swsetup_r+0x8e>
 800e31c:	2000      	movs	r0, #0
 800e31e:	e7f7      	b.n	800e310 <__swsetup_r+0x98>
 800e320:	2000004c 	.word	0x2000004c

0800e324 <_raise_r>:
 800e324:	291f      	cmp	r1, #31
 800e326:	b538      	push	{r3, r4, r5, lr}
 800e328:	4605      	mov	r5, r0
 800e32a:	460c      	mov	r4, r1
 800e32c:	d904      	bls.n	800e338 <_raise_r+0x14>
 800e32e:	2316      	movs	r3, #22
 800e330:	6003      	str	r3, [r0, #0]
 800e332:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e336:	bd38      	pop	{r3, r4, r5, pc}
 800e338:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e33a:	b112      	cbz	r2, 800e342 <_raise_r+0x1e>
 800e33c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e340:	b94b      	cbnz	r3, 800e356 <_raise_r+0x32>
 800e342:	4628      	mov	r0, r5
 800e344:	f000 f830 	bl	800e3a8 <_getpid_r>
 800e348:	4622      	mov	r2, r4
 800e34a:	4601      	mov	r1, r0
 800e34c:	4628      	mov	r0, r5
 800e34e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e352:	f000 b817 	b.w	800e384 <_kill_r>
 800e356:	2b01      	cmp	r3, #1
 800e358:	d00a      	beq.n	800e370 <_raise_r+0x4c>
 800e35a:	1c59      	adds	r1, r3, #1
 800e35c:	d103      	bne.n	800e366 <_raise_r+0x42>
 800e35e:	2316      	movs	r3, #22
 800e360:	6003      	str	r3, [r0, #0]
 800e362:	2001      	movs	r0, #1
 800e364:	e7e7      	b.n	800e336 <_raise_r+0x12>
 800e366:	2100      	movs	r1, #0
 800e368:	4620      	mov	r0, r4
 800e36a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e36e:	4798      	blx	r3
 800e370:	2000      	movs	r0, #0
 800e372:	e7e0      	b.n	800e336 <_raise_r+0x12>

0800e374 <raise>:
 800e374:	4b02      	ldr	r3, [pc, #8]	@ (800e380 <raise+0xc>)
 800e376:	4601      	mov	r1, r0
 800e378:	6818      	ldr	r0, [r3, #0]
 800e37a:	f7ff bfd3 	b.w	800e324 <_raise_r>
 800e37e:	bf00      	nop
 800e380:	2000004c 	.word	0x2000004c

0800e384 <_kill_r>:
 800e384:	b538      	push	{r3, r4, r5, lr}
 800e386:	2300      	movs	r3, #0
 800e388:	4d06      	ldr	r5, [pc, #24]	@ (800e3a4 <_kill_r+0x20>)
 800e38a:	4604      	mov	r4, r0
 800e38c:	4608      	mov	r0, r1
 800e38e:	4611      	mov	r1, r2
 800e390:	602b      	str	r3, [r5, #0]
 800e392:	f7f5 fc54 	bl	8003c3e <_kill>
 800e396:	1c43      	adds	r3, r0, #1
 800e398:	d102      	bne.n	800e3a0 <_kill_r+0x1c>
 800e39a:	682b      	ldr	r3, [r5, #0]
 800e39c:	b103      	cbz	r3, 800e3a0 <_kill_r+0x1c>
 800e39e:	6023      	str	r3, [r4, #0]
 800e3a0:	bd38      	pop	{r3, r4, r5, pc}
 800e3a2:	bf00      	nop
 800e3a4:	20002764 	.word	0x20002764

0800e3a8 <_getpid_r>:
 800e3a8:	f7f5 bc42 	b.w	8003c30 <_getpid>

0800e3ac <__swhatbuf_r>:
 800e3ac:	b570      	push	{r4, r5, r6, lr}
 800e3ae:	460c      	mov	r4, r1
 800e3b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e3b4:	4615      	mov	r5, r2
 800e3b6:	2900      	cmp	r1, #0
 800e3b8:	461e      	mov	r6, r3
 800e3ba:	b096      	sub	sp, #88	@ 0x58
 800e3bc:	da0c      	bge.n	800e3d8 <__swhatbuf_r+0x2c>
 800e3be:	89a3      	ldrh	r3, [r4, #12]
 800e3c0:	2100      	movs	r1, #0
 800e3c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e3c6:	bf14      	ite	ne
 800e3c8:	2340      	movne	r3, #64	@ 0x40
 800e3ca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e3ce:	2000      	movs	r0, #0
 800e3d0:	6031      	str	r1, [r6, #0]
 800e3d2:	602b      	str	r3, [r5, #0]
 800e3d4:	b016      	add	sp, #88	@ 0x58
 800e3d6:	bd70      	pop	{r4, r5, r6, pc}
 800e3d8:	466a      	mov	r2, sp
 800e3da:	f000 f849 	bl	800e470 <_fstat_r>
 800e3de:	2800      	cmp	r0, #0
 800e3e0:	dbed      	blt.n	800e3be <__swhatbuf_r+0x12>
 800e3e2:	9901      	ldr	r1, [sp, #4]
 800e3e4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e3e8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e3ec:	4259      	negs	r1, r3
 800e3ee:	4159      	adcs	r1, r3
 800e3f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e3f4:	e7eb      	b.n	800e3ce <__swhatbuf_r+0x22>

0800e3f6 <__smakebuf_r>:
 800e3f6:	898b      	ldrh	r3, [r1, #12]
 800e3f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e3fa:	079d      	lsls	r5, r3, #30
 800e3fc:	4606      	mov	r6, r0
 800e3fe:	460c      	mov	r4, r1
 800e400:	d507      	bpl.n	800e412 <__smakebuf_r+0x1c>
 800e402:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e406:	6023      	str	r3, [r4, #0]
 800e408:	6123      	str	r3, [r4, #16]
 800e40a:	2301      	movs	r3, #1
 800e40c:	6163      	str	r3, [r4, #20]
 800e40e:	b003      	add	sp, #12
 800e410:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e412:	466a      	mov	r2, sp
 800e414:	ab01      	add	r3, sp, #4
 800e416:	f7ff ffc9 	bl	800e3ac <__swhatbuf_r>
 800e41a:	9f00      	ldr	r7, [sp, #0]
 800e41c:	4605      	mov	r5, r0
 800e41e:	4639      	mov	r1, r7
 800e420:	4630      	mov	r0, r6
 800e422:	f7fe ff03 	bl	800d22c <_malloc_r>
 800e426:	b948      	cbnz	r0, 800e43c <__smakebuf_r+0x46>
 800e428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e42c:	059a      	lsls	r2, r3, #22
 800e42e:	d4ee      	bmi.n	800e40e <__smakebuf_r+0x18>
 800e430:	f023 0303 	bic.w	r3, r3, #3
 800e434:	f043 0302 	orr.w	r3, r3, #2
 800e438:	81a3      	strh	r3, [r4, #12]
 800e43a:	e7e2      	b.n	800e402 <__smakebuf_r+0xc>
 800e43c:	89a3      	ldrh	r3, [r4, #12]
 800e43e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e446:	81a3      	strh	r3, [r4, #12]
 800e448:	9b01      	ldr	r3, [sp, #4]
 800e44a:	6020      	str	r0, [r4, #0]
 800e44c:	b15b      	cbz	r3, 800e466 <__smakebuf_r+0x70>
 800e44e:	4630      	mov	r0, r6
 800e450:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e454:	f000 f81e 	bl	800e494 <_isatty_r>
 800e458:	b128      	cbz	r0, 800e466 <__smakebuf_r+0x70>
 800e45a:	89a3      	ldrh	r3, [r4, #12]
 800e45c:	f023 0303 	bic.w	r3, r3, #3
 800e460:	f043 0301 	orr.w	r3, r3, #1
 800e464:	81a3      	strh	r3, [r4, #12]
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	431d      	orrs	r5, r3
 800e46a:	81a5      	strh	r5, [r4, #12]
 800e46c:	e7cf      	b.n	800e40e <__smakebuf_r+0x18>
	...

0800e470 <_fstat_r>:
 800e470:	b538      	push	{r3, r4, r5, lr}
 800e472:	2300      	movs	r3, #0
 800e474:	4d06      	ldr	r5, [pc, #24]	@ (800e490 <_fstat_r+0x20>)
 800e476:	4604      	mov	r4, r0
 800e478:	4608      	mov	r0, r1
 800e47a:	4611      	mov	r1, r2
 800e47c:	602b      	str	r3, [r5, #0]
 800e47e:	f7f5 fc3d 	bl	8003cfc <_fstat>
 800e482:	1c43      	adds	r3, r0, #1
 800e484:	d102      	bne.n	800e48c <_fstat_r+0x1c>
 800e486:	682b      	ldr	r3, [r5, #0]
 800e488:	b103      	cbz	r3, 800e48c <_fstat_r+0x1c>
 800e48a:	6023      	str	r3, [r4, #0]
 800e48c:	bd38      	pop	{r3, r4, r5, pc}
 800e48e:	bf00      	nop
 800e490:	20002764 	.word	0x20002764

0800e494 <_isatty_r>:
 800e494:	b538      	push	{r3, r4, r5, lr}
 800e496:	2300      	movs	r3, #0
 800e498:	4d05      	ldr	r5, [pc, #20]	@ (800e4b0 <_isatty_r+0x1c>)
 800e49a:	4604      	mov	r4, r0
 800e49c:	4608      	mov	r0, r1
 800e49e:	602b      	str	r3, [r5, #0]
 800e4a0:	f7f5 fc3b 	bl	8003d1a <_isatty>
 800e4a4:	1c43      	adds	r3, r0, #1
 800e4a6:	d102      	bne.n	800e4ae <_isatty_r+0x1a>
 800e4a8:	682b      	ldr	r3, [r5, #0]
 800e4aa:	b103      	cbz	r3, 800e4ae <_isatty_r+0x1a>
 800e4ac:	6023      	str	r3, [r4, #0]
 800e4ae:	bd38      	pop	{r3, r4, r5, pc}
 800e4b0:	20002764 	.word	0x20002764

0800e4b4 <_init>:
 800e4b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4b6:	bf00      	nop
 800e4b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ba:	bc08      	pop	{r3}
 800e4bc:	469e      	mov	lr, r3
 800e4be:	4770      	bx	lr

0800e4c0 <_fini>:
 800e4c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4c2:	bf00      	nop
 800e4c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4c6:	bc08      	pop	{r3}
 800e4c8:	469e      	mov	lr, r3
 800e4ca:	4770      	bx	lr
