verilog xil_defaultlib --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/b193/hdl" --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/6180/hdl/verilog" --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/a08d/hdl/verilog" --include "../../../../lab3.srcs/sources_1/bd/system/ipshared/2457/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/092a/hdl/led_ip_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/092a/src/lab3_user_logic.v" \
"../../../bd/system/ipshared/092a/hdl/led_ip_v1_0.v" \
"../../../bd/system/ip/system_led_ip_0_0/sim/system_led_ip_0_0.v" \
"../../../bd/system/ip/system_axi_bram_ctrl_0_bram_0/sim/system_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/system/ip/system_auto_pc_2/sim/system_auto_pc_2.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_3/sim/system_auto_pc_3.v" \

verilog xil_defaultlib "glbl.v"

nosort
