

================================================================
== Vitis HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Sat Oct 15 10:48:38 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.824 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.125 us|  0.125 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_50  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        |grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_58  |B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2  |       10|       10|  50.000 ns|  50.000 ns|   10|   10|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_442_1  |       24|       24|        12|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c3_V = alloca i32 1"   --->   Operation 4 'alloca' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_074, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_B_B_IO_L2_in_175, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_074, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_B_B_IO_L2_in_175, void @empty_49, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln442 = store i2 0, i2 %c3_V" [src/kernel_kernel.cpp:442]   --->   Operation 10 'store' 'store_ln442' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln442 = br void" [src/kernel_kernel.cpp:442]   --->   Operation 11 'br' 'br_ln442' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.46>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c3_V_1 = load i2 %c3_V"   --->   Operation 12 'load' 'c3_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.34ns)   --->   "%icmp_ln1069 = icmp_eq  i2 %c3_V_1, i2 2"   --->   Operation 13 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.43ns)   --->   "%add_ln870 = add i2 %c3_V_1, i2 1"   --->   Operation 15 'add' 'add_ln870' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln442 = br i1 %icmp_ln1069, void %.split5, void" [src/kernel_kernel.cpp:442]   --->   Operation 16 'br' 'br_ln442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln1795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14"   --->   Operation 17 'specloopname' 'specloopname_ln1795' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.34ns)   --->   "%icmp_ln1049 = icmp_eq  i2 %c3_V_1, i2 0"   --->   Operation 18 'icmp' 'icmp_ln1049' <Predicate = (!icmp_ln1069)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_152 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_152' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln444 = br i1 %icmp_ln1049, void %.preheader.preheader, void %.preheader1.preheader" [src/kernel_kernel.cpp:444]   --->   Operation 20 'br' 'br_ln444' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175"   --->   Operation 21 'call' 'call_ln0' <Predicate = (!icmp_ln1069 & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2, i512 %local_B, i512 %fifo_B_B_IO_L2_in_074"   --->   Operation 22 'call' 'call_ln0' <Predicate = (!icmp_ln1069 & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln470 = ret" [src/kernel_kernel.cpp:470]   --->   Operation 23 'ret' 'ret_ln470' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.38>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3, i512 %fifo_B_B_IO_L2_in_074, i512 %fifo_B_B_IO_L2_in_175"   --->   Operation 24 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 25 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2, i512 %local_B, i512 %fifo_B_B_IO_L2_in_074"   --->   Operation 26 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 27 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %c3_V"   --->   Operation 28 'store' 'store_ln870' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_B_IO_L2_in_074]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_B_IO_L2_in_175]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c3_V                (alloca           ) [ 0111]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specmemcore_ln0     (specmemcore      ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln442         (store            ) [ 0000]
br_ln442            (br               ) [ 0000]
c3_V_1              (load             ) [ 0000]
icmp_ln1069         (icmp             ) [ 0011]
empty               (speclooptripcount) [ 0000]
add_ln870           (add              ) [ 0001]
br_ln442            (br               ) [ 0000]
specloopname_ln1795 (specloopname     ) [ 0000]
icmp_ln1049         (icmp             ) [ 0011]
empty_152           (wait             ) [ 0000]
br_ln444            (br               ) [ 0000]
ret_ln470           (ret              ) [ 0000]
call_ln0            (call             ) [ 0000]
br_ln0              (br               ) [ 0000]
call_ln0            (call             ) [ 0000]
br_ln0              (br               ) [ 0000]
store_ln870         (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_B_IO_L2_in_074">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_074"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_B_IO_L2_in_175">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_B_IO_L2_in_175"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="c3_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c3_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="512" slack="0"/>
<pin id="53" dir="0" index="2" bw="512" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="512" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln442_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="2" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln442/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="c3_V_1_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="2" slack="1"/>
<pin id="73" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_V_1/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln1069_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="add_ln870_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln870/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1049_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="2" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln870_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="0" index="1" bw="2" slack="2"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="c3_V_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c3_V "/>
</bind>
</comp>

<comp id="106" class="1005" name="add_ln870_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="1"/>
<pin id="108" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln870 "/>
</bind>
</comp>

<comp id="111" class="1005" name="icmp_ln1049_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="42" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="78"><net_src comp="71" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="71" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="71" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="46" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="101"><net_src comp="96" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="102"><net_src comp="96" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="109"><net_src comp="80" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="114"><net_src comp="86" pin="2"/><net_sink comp="111" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B | {2 3 }
	Port: fifo_B_B_IO_L2_in_175 | {2 3 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : fifo_B_B_IO_L2_in_074 | {2 3 }
  - Chain level:
	State 1
		store_ln442 : 1
	State 2
		icmp_ln1069 : 1
		add_ln870 : 1
		br_ln442 : 2
		icmp_ln1049 : 1
		br_ln444 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                      |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|
|   call   | grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_50 |    4    |    21   |
|          | grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_58 |    8    |    21   |
|----------|------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln1069_fu_74                     |    0    |    8    |
|          |                      icmp_ln1049_fu_86                     |    0    |    8    |
|----------|------------------------------------------------------------|---------|---------|
|    add   |                       add_ln870_fu_80                      |    0    |    9    |
|----------|------------------------------------------------------------|---------|---------|
|   Total  |                                                            |    12   |    67   |
|----------|------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln870_reg_106 |    2   |
|    c3_V_reg_96    |    2   |
|icmp_ln1049_reg_111|    1   |
+-------------------+--------+
|       Total       |    5   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   67   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    5   |    -   |
+-----------+--------+--------+
|   Total   |   17   |   67   |
+-----------+--------+--------+
