{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710580507041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 17:15:06 2024 " "Processing started: Sat Mar 16 17:15:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710580507043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580507043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map mcu_top " "Command: quartus_map mcu_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580507043 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580507281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710580507320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_define.v 0 0 " "Found 0 design units, including 0 entities, in source file design_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray_code_gen " "Found entity 1: gray_code_gen" {  } { { "../../../library/rtl_logic/gray_code_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/gray_code_gen.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sync " "Found entity 1: fifo_sync" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513648 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_async " "Found entity 2: fifo_async" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v 6 6 " "Found 6 design units, including 6 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ff " "Found entity 1: sync_ff" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "2 sync_ff_en " "Found entity 2: sync_ff_en" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_ff_2d " "Found entity 3: sync_ff_2d" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "4 sync_ff_2d_en " "Found entity 4: sync_ff_2d_en" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "5 sync_ff_3d " "Found entity 5: sync_ff_3d" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "6 sync_ff_3d_en " "Found entity 6: sync_ff_3d_en" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 posedge_detect " "Found entity 1: posedge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "2 negedge_detect " "Found entity 2: negedge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""} { "Info" "ISGN_ENTITY_NAME" "3 edge_detect " "Found entity 3: edge_detect" {  } { { "../../../library/rtl_logic/edge_detect.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/edge_detect.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_shift " "Found entity 1: clk_shift" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513650 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_even_division " "Found entity 2: clk_even_division" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513650 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_odd_division " "Found entity 3: clk_odd_division" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_gen " "Found entity 1: interrupt_gen" {  } { { "../../../library/rtl_logic/interrupt_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513651 ""} { "Info" "ISGN_ENTITY_NAME" "2 interrupt_bit_gen " "Found entity 2: interrupt_bit_gen" {  } { { "../../../library/rtl_logic/interrupt_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cortexm3ds_logic " "Found entity 1: cortexm3ds_logic" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORTEXM3INTEGRATIONDS " "Found entity 1: CORTEXM3INTEGRATIONDS" {  } { { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_i " "Found entity 1: ahb_bus_matrix_i" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_lite " "Found entity 1: ahb_bus_matrix_lite" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_lite.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix " "Found entity 1: ahb_bus_matrix" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513810 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_IDLE ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 118 ahb_bus_matrix_arbiterM0.v(81) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(81): overriding existing definition for macro \"TRN_IDLE\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 118" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 81 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_BUSY ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 119 ahb_bus_matrix_arbiterM0.v(82) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(82): overriding existing definition for macro \"TRN_BUSY\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 119" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 82 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_NONSEQ ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 120 ahb_bus_matrix_arbiterM0.v(83) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(83): overriding existing definition for macro \"TRN_NONSEQ\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 120" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TRN_SEQ ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 121 ahb_bus_matrix_arbiterM0.v(84) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(84): overriding existing definition for macro \"TRN_SEQ\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 121" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_SINGLE ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 124 ahb_bus_matrix_arbiterM0.v(87) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(87): overriding existing definition for macro \"BUR_SINGLE\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 124" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 125 ahb_bus_matrix_arbiterM0.v(88) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(88): overriding existing definition for macro \"BUR_INCR\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 125" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP4 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 126 ahb_bus_matrix_arbiterM0.v(89) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(89): overriding existing definition for macro \"BUR_WRAP4\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 126" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR4 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 127 ahb_bus_matrix_arbiterM0.v(90) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(90): overriding existing definition for macro \"BUR_INCR4\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 127" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP8 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 128 ahb_bus_matrix_arbiterM0.v(91) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(91): overriding existing definition for macro \"BUR_WRAP8\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 128" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR8 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 129 ahb_bus_matrix_arbiterM0.v(92) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(92): overriding existing definition for macro \"BUR_INCR8\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 129" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_WRAP16 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 130 ahb_bus_matrix_arbiterM0.v(93) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(93): overriding existing definition for macro \"BUR_WRAP16\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 130" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 93 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "BUR_INCR16 ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v 131 ahb_bus_matrix_arbiterM0.v(94) " "Verilog HDL macro warning at ahb_bus_matrix_arbiterM0.v(94): overriding existing definition for macro \"BUR_INCR16\", which was defined in \"../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_i.v\", line 131" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 94 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1710580513811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM0 " "Found entity 1: ahb_bus_matrix_arbiterM0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM1 " "Found entity 1: ahb_bus_matrix_oM1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513813 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v " "Can't analyze file -- file ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710580513814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS2 " "Found entity 1: ahb_bus_matrix_decoderS2" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS2.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513814 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v " "Can't analyze file -- file ../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM5.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1710580513815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM6 " "Found entity 1: ahb_bus_matrix_oM6" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM7 " "Found entity 1: ahb_bus_matrix_oM7" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM0 " "Found entity 1: ahb_bus_matrix_oM0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM6 " "Found entity 1: ahb_bus_matrix_arbiterM6" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM7 " "Found entity 1: ahb_bus_matrix_arbiterM7" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS1 " "Found entity 1: ahb_bus_matrix_decoderS1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_default_slave " "Found entity 1: ahb_bus_matrix_default_slave" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM1 " "Found entity 1: ahb_bus_matrix_arbiterM1" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_decoderS0 " "Found entity 1: ahb_bus_matrix_decoderS0" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_p " "Found entity 1: cmsdk_ahb_to_apb_async_p" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_p.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_h " "Found entity 1: cmsdk_ahb_to_apb_async_h" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_h.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async " "Found entity 1: cmsdk_ahb_to_apb_async" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb " "Found entity 1: cmsdk_ahb_to_apb" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb/verilog/cmsdk_ahb_to_apb.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_apb_async_syn " "Found entity 1: cmsdk_ahb_to_apb_async_syn" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async_syn.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_apb_slave_mux " "Found entity 1: cmsdk_apb_slave_mux" {  } { { "../../../library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_apb_slave_mux/verilog/cmsdk_apb_slave_mux.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_ahb_to_sram " "Found entity 1: cmsdk_ahb_to_sram" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_sram/verilog/cmsdk_ahb_to_sram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmsdk_fpga_sram " "Found entity 1: cmsdk_fpga_sram" {  } { { "../../../library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_fpga_sram/verilog/cmsdk_fpga_sram.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug0_apb_cfg " "Found entity 1: debug0_apb_cfg" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_domain " "Found entity 1: fp_domain" {  } { { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb0_top " "Found entity 1: apb0_top" {  } { { "../../../user/verilog/domain/apb0_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb1_top " "Found entity 1: apb1_top" {  } { { "../../../user/verilog/domain/apb1_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_top " "Found entity 1: sram_top" {  } { { "../../../user/verilog/sram/sram_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513834 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_END rx_end uart_pe_rx.v(68) " "Verilog HDL Declaration information at uart_pe_rx.v(68): object \"RX_END\" differs only in case from object \"rx_end\" in the same scope" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_DATA rx_data uart_pe_rx.v(65) " "Verilog HDL Declaration information at uart_pe_rx.v(65): object \"RX_DATA\" differs only in case from object \"rx_data\" in the same scope" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pe_rx " "Found entity 1: uart_pe_rx" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_END tx_end uart_pe_tx.v(61) " "Verilog HDL Declaration information at uart_pe_tx.v(61): object \"TX_END\" differs only in case from object \"tx_end\" in the same scope" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX_DATA tx_data uart_pe_tx.v(57) " "Verilog HDL Declaration information at uart_pe_tx.v(57): object \"TX_DATA\" differs only in case from object \"tx_data\" in the same scope" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pe_tx " "Found entity 1: uart_pe_tx" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_pe_core " "Found entity 1: uart_pe_core" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_core.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r_tx_data R_TX_DATA uart_apb_cfg.v(70) " "Verilog HDL Declaration information at uart_apb_cfg.v(70): object \"r_tx_data\" differs only in case from object \"R_TX_DATA\" in the same scope" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r_rx_data R_RX_DATA uart_apb_cfg.v(119) " "Verilog HDL Declaration information at uart_apb_cfg.v(119): object \"r_rx_data\" differs only in case from object \"R_RX_DATA\" in the same scope" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_apb_cfg " "Found entity 1: uart_apb_cfg" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_data_buffer " "Found entity 1: uart_data_buffer" {  } { { "../../../user/verilog/uart/uart_data_buffer.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_regs_wrap " "Found entity 1: uart_regs_wrap" {  } { { "../../../user/verilog/uart/uart_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../../../user/verilog/uart/uart_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_apb_cfg " "Found entity 1: gpio_apb_cfg" {  } { { "../../../user/verilog/gpio/gpio_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 pad " "Found entity 1: pad" {  } { { "../../../user/verilog/gpio/pad.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/pad.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_regs_wrap " "Found entity 1: gpio_regs_wrap" {  } { { "../../../user/verilog/gpio/gpio_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_regs_wrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gpio_dir GPIO_DIR gpioa_mux.v(20) " "Verilog HDL Declaration information at gpioa_mux.v(20): object \"gpio_dir\" differs only in case from object \"GPIO_DIR\" in the same scope" {  } { { "../../../user/verilog/gpio/gpioa_mux.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpioa_mux " "Found entity 1: gpioa_mux" {  } { { "../../../user/verilog/gpio/gpioa_mux.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpioa_mux.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_top " "Found entity 1: gpio_top" {  } { { "../../../user/verilog/gpio/gpio_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gpio_dir GPIO_DIR gpio_normal.v(28) " "Verilog HDL Declaration information at gpio_normal.v(28): object \"gpio_dir\" differs only in case from object \"GPIO_DIR\" in the same scope" {  } { { "../../../user/verilog/gpio/gpio_normal.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gpio_out GPIO_OUT gpio_normal.v(27) " "Verilog HDL Declaration information at gpio_normal.v(27): object \"gpio_out\" differs only in case from object \"GPIO_OUT\" in the same scope" {  } { { "../../../user/verilog/gpio/gpio_normal.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gpio_in GPIO_IN gpio_normal.v(29) " "Verilog HDL Declaration information at gpio_normal.v(29): object \"gpio_in\" differs only in case from object \"GPIO_IN\" in the same scope" {  } { { "../../../user/verilog/gpio/gpio_normal.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gpio_int GPIO_INT gpio_normal.v(33) " "Verilog HDL Declaration information at gpio_normal.v(33): object \"gpio_int\" differs only in case from object \"GPIO_INT\" in the same scope" {  } { { "../../../user/verilog/gpio/gpio_normal.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_normal " "Found entity 1: gpio_normal" {  } { { "../../../user/verilog/gpio/gpio_normal.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_normal.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpio_pad " "Found entity 1: gpio_pad" {  } { { "../../../user/verilog/gpio/gpio_pad.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/gpio/gpio_pad.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 bastim_regs_wrap " "Found entity 1: bastim_regs_wrap" {  } { { "../../../user/verilog/bastim/bastim_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 bastim_ch " "Found entity 1: bastim_ch" {  } { { "../../../user/verilog/bastim/bastim_ch_core/bastim_ch.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 bastim_ch_core " "Found entity 1: bastim_ch_core" {  } { { "../../../user/verilog/bastim/bastim_ch_core/bastim_ch_core.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bastim_top " "Found entity 1: bastim_top" {  } { { "../../../user/verilog/bastim/bastim_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bastim_apb_cfg " "Found entity 1: bastim_apb_cfg" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_top " "Found entity 1: mcu_top" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_32k " "Found entity 1: ram_32k" {  } { { "../../../library/altera_ip/ram_32k/ram_32k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_32k/ram_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_8k " "Found entity 1: ram_8k" {  } { { "../../../library/altera_ip/ram_8k/ram_8k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_8k/ram_8k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50m " "Found entity 1: pll_50m" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_platform " "Found entity 1: fpga_platform" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug1_apb_cfg " "Found entity 1: debug1_apb_cfg" {  } { { "../../../library/gen_apb/debug1_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug1_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_oM8 " "Found entity 1: ahb_bus_matrix_oM8" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_bus_matrix_arbiterM8 " "Found entity 1: ahb_bus_matrix_arbiterM8" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb2_top " "Found entity 1: apb2_top" {  } { { "../../../user/verilog/domain/apb2_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb2_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0_tx_data R0_TX_DATA eth_apb_cfg.v(49) " "Verilog HDL Declaration information at eth_apb_cfg.v(49): object \"r0_tx_data\" differs only in case from object \"R0_TX_DATA\" in the same scope" {  } { { "../../../user/verilog/eth/eth_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r0_rx_data R0_RX_DATA eth_apb_cfg.v(77) " "Verilog HDL Declaration information at eth_apb_cfg.v(77): object \"r0_rx_data\" differs only in case from object \"R0_RX_DATA\" in the same scope" {  } { { "../../../user/verilog/eth/eth_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v" 77 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_apb_cfg " "Found entity 1: eth_apb_cfg" {  } { { "../../../user/verilog/eth/eth_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_apb_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513860 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MASTER_END master_end eth_sma_pe_master.v(64) " "Verilog HDL Declaration information at eth_sma_pe_master.v(64): object \"MASTER_END\" differs only in case from object \"master_end\" in the same scope" {  } { { "../../../user/verilog/eth/eth_pe_core/eth_sma_pe_master.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1710580513861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_sma_pe_master " "Found entity 1: eth_sma_pe_master" {  } { { "../../../user/verilog/eth/eth_pe_core/eth_sma_pe_master.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_sma_pe_master.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_pe_core " "Found entity 1: eth_pe_core" {  } { { "../../../user/verilog/eth/eth_pe_core/eth_pe_core.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_pe_core/eth_pe_core.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_regs_wrap " "Found entity 1: eth_regs_wrap" {  } { { "../../../user/verilog/eth/eth_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_regs_wrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_sma_data_buffer " "Found entity 1: eth_sma_data_buffer" {  } { { "../../../user/verilog/eth/eth_sma_data_buffer.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_sma_data_buffer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Found entity 1: eth_top" {  } { { "../../../user/verilog/eth/eth_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/eth/eth_top.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_128k " "Found entity 1: ram_128k" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580513866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580513866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "apb0_root_clk mcu_top.v(59) " "Verilog HDL Implicit Net warning at mcu_top.v(59): created implicit net for \"apb0_root_clk\"" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580513866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "apb0_root_rstn mcu_top.v(63) " "Verilog HDL Implicit Net warning at mcu_top.v(63): created implicit net for \"apb0_root_rstn\"" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580513866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hsi3 mcu_top.v(192) " "Verilog HDL Implicit Net warning at mcu_top.v(192): created implicit net for \"hsi3\"" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580513866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu_top " "Elaborating entity \"mcu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710580514135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_domain fp_domain:u_fp_domain " "Elaborating entity \"fp_domain\" for hierarchy \"fp_domain:u_fp_domain\"" {  } { { "../../../user/verilog/mcu_top.v" "u_fp_domain" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "250 240 fp_domain.v(813) " "Verilog HDL assignment warning at fp_domain.v(813): truncated value with size 250 to match size of target (240)" {  } { { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514148 "|mcu_top|fp_domain:u_fp_domain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix " "Elaborating entity \"ahb_bus_matrix\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_ahb_bus_matrix" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514170 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCANOUTHCLK ahb_bus_matrix.v(421) " "Output port \"SCANOUTHCLK\" at ahb_bus_matrix.v(421) has no driver" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 421 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1710580514178 "|mcu_top|fp_domain:u_fp_domain|ahb_bus_matrix:u_ahb_bus_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_i fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0 " "Elaborating entity \"ahb_bus_matrix_i\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_i:u_ahb_bus_matrix_i_0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_i_0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0 " "Elaborating entity \"ahb_bus_matrix_decoderS0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_default_slave fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave " "Elaborating entity \"ahb_bus_matrix_default_slave\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS0:u_ahb_bus_matrix_decoders0\|ahb_bus_matrix_default_slave:u_ahb_bus_matrix_default_slave\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" "u_ahb_bus_matrix_default_slave" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_decoderS0.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1 " "Elaborating entity \"ahb_bus_matrix_decoderS1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS1:u_ahb_bus_matrix_decoders1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_decoderS2 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2 " "Elaborating entity \"ahb_bus_matrix_decoderS2\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_decoderS2:u_ahb_bus_matrix_decoders2\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_decoders2" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0 " "Elaborating entity \"ahb_bus_matrix_oM0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om0_0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM0 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\|ahb_bus_matrix_arbiterM0:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM0\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM0:u_ahb_bus_matrix_om0_0\|ahb_bus_matrix_arbiterM0:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM0.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1 " "Elaborating entity \"ahb_bus_matrix_oM1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om1_1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM1 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\|ahb_bus_matrix_arbiterM1:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM1\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM1:u_ahb_bus_matrix_om1_1\|ahb_bus_matrix_arbiterM1:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM1.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM6 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2 " "Elaborating entity \"ahb_bus_matrix_oM6\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om6_2" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM6 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2\|ahb_bus_matrix_arbiterM6:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM6\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM6:u_ahb_bus_matrix_om6_2\|ahb_bus_matrix_arbiterM6:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM6.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM7 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3 " "Elaborating entity \"ahb_bus_matrix_oM7\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om7_3" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM7 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\|ahb_bus_matrix_arbiterM7:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM7\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM7:u_ahb_bus_matrix_om7_3\|ahb_bus_matrix_arbiterM7:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM7.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_oM8 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM8:u_ahb_bus_matrix_om8_4 " "Elaborating entity \"ahb_bus_matrix_oM8\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM8:u_ahb_bus_matrix_om8_4\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" "u_ahb_bus_matrix_om8_4" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix.v" 1213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ahb_bus_matrix_arbiterM8 fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM8:u_ahb_bus_matrix_om8_4\|ahb_bus_matrix_arbiterM8:u_output_arb " "Elaborating entity \"ahb_bus_matrix_arbiterM8\" for hierarchy \"fp_domain:u_fp_domain\|ahb_bus_matrix:u_ahb_bus_matrix\|ahb_bus_matrix_oM8:u_ahb_bus_matrix_om8_4\|ahb_bus_matrix_arbiterM8:u_output_arb\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v" "u_output_arb" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_oM8.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb fp_domain:u_fp_domain\|cmsdk_ahb_to_apb:u_apb0_sync " "Elaborating entity \"cmsdk_ahb_to_apb\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb:u_apb0_sync\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb0_sync" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async " "Elaborating entity \"cmsdk_ahb_to_apb_async\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb1_async" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_h fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h " "Elaborating entity \"cmsdk_ahb_to_apb_async_h\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_h:u_ahb_to_apb_async_h\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_h" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_syn fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1 " "Elaborating entity \"cmsdk_ahb_to_apb_async_syn\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_syn_1" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_apb_async_p fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p " "Elaborating entity \"cmsdk_ahb_to_apb_async_p\" for hierarchy \"fp_domain:u_fp_domain\|cmsdk_ahb_to_apb_async:u_apb1_async\|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p\"" {  } { { "../../../library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" "u_ahb_to_apb_async_p" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_to_apb_async/verilog/cmsdk_ahb_to_apb_async.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORTEXM3INTEGRATIONDS fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION " "Elaborating entity \"CORTEXM3INTEGRATIONDS\" for hierarchy \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_CORTEXM3INTEGRATION" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cortexm3ds_logic fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic " "Elaborating entity \"cortexm3ds_logic\" for hierarchy \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\"" {  } { { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "u_cortexm3ds_logic" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580514382 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Aka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Aka7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xka7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Xka7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ula7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Ula7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rma7z6 cortexm3ds_logic.v(6061) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6061): object \"Rma7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6061 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ona7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ona7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Loa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Loa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Ipa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Ipa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fqa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Fqa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Cra7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zra7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Zra7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xsa7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Xsa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vta7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Vta7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tua7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Tua7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rva7z6 cortexm3ds_logic.v(6062) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6062): object \"Rva7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6062 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Pwa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Pwa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Nxa7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Nxa7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lya7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Lya7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jza7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Jza7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H0b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"H0b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "F1b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"F1b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D2b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"D2b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"B3b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Z3b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"Z3b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514493 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "X4b7z6 cortexm3ds_logic.v(6063) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6063): object \"X4b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6063 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V5b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"V5b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T6b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"T6b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"R7b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "P8b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"P8b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N9b7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"N9b7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lab7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Lab7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jbb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Jbb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Hcb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Hcb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fdb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Fdb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Deb7z6 cortexm3ds_logic.v(6064) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6064): object \"Deb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6064 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Bfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Bfb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Zfb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Zfb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Xgb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Xgb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vhb7z6 cortexm3ds_logic.v(6065) " "Verilog HDL or VHDL warning at cortexm3ds_logic.v(6065): object \"Vhb7z6\" assigned a value but never read" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6065 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580514494 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(12998) " "Verilog HDL assignment warning at cortexm3ds_logic.v(12998): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 12998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514544 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13001) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13001): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514545 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13008) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13008): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514545 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 12 cortexm3ds_logic.v(13043) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13043): truncated value with size 33 to match size of target (12)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514546 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13067) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13067): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514546 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 30 cortexm3ds_logic.v(13072) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13072): truncated value with size 33 to match size of target (30)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514547 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13110) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13110): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13119) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13119): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13128) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13128): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13134) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13134): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13142) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13142): truncated value with size 33 to match size of target (10)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 10 cortexm3ds_logic.v(13146) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13146): truncated value with size 33 to match size of target (10)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514548 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13157) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13157): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514549 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13170) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13170): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514549 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13185) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13185): truncated value with size 33 to match size of target (16)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514549 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 16 cortexm3ds_logic.v(13187) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13187): truncated value with size 33 to match size of target (16)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514550 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 5 cortexm3ds_logic.v(13223) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13223): truncated value with size 33 to match size of target (5)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514550 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13233) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13233): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514551 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13240) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13240): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514551 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 31 cortexm3ds_logic.v(13244) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13244): truncated value with size 33 to match size of target (31)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514551 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13253) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13253): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514551 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 cortexm3ds_logic.v(13255) " "Verilog HDL assignment warning at cortexm3ds_logic.v(13255): truncated value with size 33 to match size of target (32)" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580514551 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff_2d fp_domain:u_fp_domain\|sync_ff_2d:u_sync_ff_2d_inst0 " "Elaborating entity \"sync_ff_2d\" for hierarchy \"fp_domain:u_fp_domain\|sync_ff_2d:u_sync_ff_2d_inst0\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_sync_ff_2d_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516156 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_ff.v(98) " "Verilog HDL assignment warning at sync_ff.v(98): truncated value with size 32 to match size of target (8)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580516157 "|mcu_top|fp_domain:u_fp_domain|sync_ff_2d:u_sync_ff_2d_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_ff.v(99) " "Verilog HDL assignment warning at sync_ff.v(99): truncated value with size 32 to match size of target (8)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580516157 "|mcu_top|fp_domain:u_fp_domain|sync_ff_2d:u_sync_ff_2d_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_top fp_domain:u_fp_domain\|sram_top:u_sram_top " "Elaborating entity \"sram_top\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_sram_top" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_ahb_to_sram fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_itcm " "Elaborating entity \"cmsdk_ahb_to_sram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|cmsdk_ahb_to_sram:u_ahb_to_itcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_ahb_to_itcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_128k fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm " "Elaborating entity \"ram_128k\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_itcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "altsyncram_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bootloader.mif " "Parameter \"init_file\" = \"bootloader.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=itcm " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=itcm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516316 ""}  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580516316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hn1 " "Found entity 1: altsyncram_6hn1" {  } { { "db/altsyncram_6hn1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_6hn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580516344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580516344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hn1 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated " "Elaborating entity \"altsyncram_6hn1\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsd2 " "Found entity 1: altsyncram_vsd2" {  } { { "db/altsyncram_vsd2.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_vsd2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580516392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580516392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsd2 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1 " "Elaborating entity \"altsyncram_vsd2\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\"" {  } { { "db/altsyncram_6hn1.tdf" "altsyncram1" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_6hn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516393 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 2048 /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif " "Memory depth (32768) in the design file differs from memory depth (2048) in the Memory Initialization File \"/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/bootloader.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1710580516409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580516530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580516530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|decode_msa:decode4 " "Elaborating entity \"decode_msa\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|decode_msa:decode4\"" {  } { { "db/altsyncram_vsd2.tdf" "decode4" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_vsd2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580516558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580516558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|decode_f8a:rden_decode_b " "Elaborating entity \"decode_f8a\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|decode_f8a:rden_decode_b\"" {  } { { "db/altsyncram_vsd2.tdf" "rden_decode_b" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_vsd2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580516585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580516585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|mux_job:mux6 " "Elaborating entity \"mux_job\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|altsyncram_vsd2:altsyncram1\|mux_job:mux6\"" {  } { { "db/altsyncram_vsd2.tdf" "mux6" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_vsd2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6hn1.tdf" "mgl_prim2" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_6hn1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516961 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_6hn1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_6hn1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580516972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1769235309 " "Parameter \"NODE_NAME\" = \"1769235309\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580516972 ""}  } { { "db/altsyncram_6hn1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_6hn1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580516972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_itcm\|altsyncram:altsyncram_component\|altsyncram_6hn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_128k fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm " "Elaborating entity \"ram_128k\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\"" {  } { { "../../../user/verilog/sram/sram_top.v" "u_dtcm" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/sram/sram_top.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "altsyncram_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\"" {  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dtcm " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=dtcm\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517323 ""}  } { { "../../../library/altera_ip/ram_128k/ram_128k.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/ram_128k/ram_128k.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580517323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1l1 " "Found entity 1: altsyncram_o1l1" {  } { { "db/altsyncram_o1l1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_o1l1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580517349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580517349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o1l1 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated " "Elaborating entity \"altsyncram_o1l1\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mdb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mdb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mdb2 " "Found entity 1: altsyncram_mdb2" {  } { { "db/altsyncram_mdb2.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_mdb2.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580517397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580517397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mdb2 fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|altsyncram_mdb2:altsyncram1 " "Elaborating entity \"altsyncram_mdb2\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|altsyncram_mdb2:altsyncram1\"" {  } { { "db/altsyncram_o1l1.tdf" "altsyncram1" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_o1l1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_o1l1.tdf" "mgl_prim2" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_o1l1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_o1l1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_o1l1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517467 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"fp_domain:u_fp_domain\|sram_top:u_sram_top\|ram_128k:u_dtcm\|altsyncram:altsyncram_component\|altsyncram_o1l1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1685349229 " "Parameter \"NODE_NAME\" = \"1685349229\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517467 ""}  } { { "db/altsyncram_o1l1.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/altsyncram_o1l1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580517467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb0_top fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top " "Elaborating entity \"apb0_top\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb0_sync_top" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|cmsdk_apb_slave_mux:u_apb0_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|cmsdk_apb_slave_mux:u_apb0_slave_mux\"" {  } { { "../../../user/verilog/domain/apb0_top.v" "u_apb0_slave_mux" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug0_apb_cfg fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|debug0_apb_cfg:u_debug_reg " "Elaborating entity \"debug0_apb_cfg\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|debug0_apb_cfg:u_debug_reg\"" {  } { { "../../../user/verilog/domain/apb0_top.v" "u_debug_reg" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517494 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dreg0_rd debug0_apb_cfg.v(44) " "Verilog HDL or VHDL warning at debug0_apb_cfg.v(44): object \"dreg0_rd\" assigned a value but never read" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517494 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dreg1_rd debug0_apb_cfg.v(46) " "Verilog HDL or VHDL warning at debug0_apb_cfg.v(46): object \"dreg1_rd\" assigned a value but never read" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517494 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dreg2_rd debug0_apb_cfg.v(48) " "Verilog HDL or VHDL warning at debug0_apb_cfg.v(48): object \"dreg2_rd\" assigned a value but never read" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517494 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dreg3_rd debug0_apb_cfg.v(50) " "Verilog HDL or VHDL warning at debug0_apb_cfg.v(50): object \"dreg3_rd\" assigned a value but never read" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517494 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "debug0_apb_cfg.v(100) " "Verilog HDL Case Statement warning at debug0_apb_cfg.v(100): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../library/gen_apb/debug0_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/gen_apb/debug0_apb_cfg.v" 100 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1710580517495 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|debug0_apb_cfg:u_debug_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0 " "Elaborating entity \"uart_top\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\"" {  } { { "../../../user/verilog/domain/apb0_top.v" "u_uart0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb0_top.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_regs_wrap fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap " "Elaborating entity \"uart_regs_wrap\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_uart_regs_wrap" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst0 " "Elaborating entity \"sync_ff\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst0\"" {  } { { "../../../user/verilog/uart/uart_regs_wrap.v" "u_sync_ff_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517517 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_ff.v(42) " "Verilog HDL assignment warning at sync_ff.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517518 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_apb_cfg fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|uart_apb_cfg:u_uart_apb_cfg " "Elaborating entity \"uart_apb_cfg\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|uart_apb_cfg:u_uart_apb_cfg\"" {  } { { "../../../user/verilog/uart/uart_regs_wrap.v" "u_uart_apb_cfg" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_tx_data_rd uart_apb_cfg.v(187) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(187): object \"r_tx_data_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517521 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_top_ctrl_rd uart_apb_cfg.v(189) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(189): object \"r_top_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517521 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe_ctrl_rd uart_apb_cfg.v(191) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(191): object \"r_pe_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_en_rd uart_apb_cfg.v(193) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(193): object \"r_int_en_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_clr_rd uart_apb_cfg.v(195) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(195): object \"r_int_clr_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_fifo_sta_wr uart_apb_cfg.v(196) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(196): object \"r_fifo_sta_wr\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_fifo_sta_rd uart_apb_cfg.v(197) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(197): object \"r_fifo_sta_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_sta_wr uart_apb_cfg.v(198) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(198): object \"r_int_sta_wr\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_sta_rd uart_apb_cfg.v(199) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(199): object \"r_int_sta_rd\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rx_data_wr uart_apb_cfg.v(200) " "Verilog HDL or VHDL warning at uart_apb_cfg.v(200): object \"r_rx_data_wr\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517522 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "uart_apb_cfg.v(580) " "Verilog HDL Case Statement warning at uart_apb_cfg.v(580): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 580 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1710580517524 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|uart_apb_cfg:u_uart_apb_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_data_buffer fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_data_buffer:u_uart_data_buffer " "Elaborating entity \"uart_data_buffer\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_data_buffer:u_uart_data_buffer\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_uart_data_buffer" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sync fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_data_buffer:u_uart_data_buffer\|fifo_sync:u_tx_fifo " "Elaborating entity \"fifo_sync\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_data_buffer:u_uart_data_buffer\|fifo_sync:u_tx_fifo\"" {  } { { "../../../user/verilog/uart/uart_data_buffer.v" "u_tx_fifo" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_data_buffer.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517536 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fifo_gen.v(46) " "Verilog HDL Always Construct warning at fifo_gen.v(46): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1710580517538 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "fifo_gen.v(55) " "Verilog HDL or VHDL warning at the fifo_gen.v(55): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../library/rtl_logic/fifo_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/fifo_gen.v" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1710580517538 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_data_buffer:u_uart_data_buffer|fifo_sync:u_tx_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff_3d_en fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|sync_ff_3d_en:u_sync_ff_3d_en_inst0 " "Elaborating entity \"sync_ff_3d_en\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|sync_ff_3d_en:u_sync_ff_3d_en_inst0\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_sync_ff_3d_en_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_ff.v(206) " "Verilog HDL assignment warning at sync_ff.v(206): truncated value with size 32 to match size of target (1)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517551 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_ff.v(207) " "Verilog HDL assignment warning at sync_ff.v(207): truncated value with size 32 to match size of target (1)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517551 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_ff.v(208) " "Verilog HDL assignment warning at sync_ff.v(208): truncated value with size 32 to match size of target (1)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517551 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|sync_ff_3d_en:u_sync_ff_3d_en_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pe_core fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core " "Elaborating entity \"uart_pe_core\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_uart_pe_core" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detect fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|posedge_detect:u_posedge_detect " "Elaborating entity \"posedge_detect\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|posedge_detect:u_posedge_detect\"" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_core.v" "u_posedge_detect" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pe_tx fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_tx:u_uart_pe_tx " "Elaborating entity \"uart_pe_tx\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_tx:u_uart_pe_tx\"" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_core.v" "u_uart_pe_tx" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_state_idle uart_pe_tx.v(66) " "Verilog HDL or VHDL warning at uart_pe_tx.v(66): object \"tx_state_idle\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517559 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkdiv_flag_start uart_pe_tx.v(204) " "Verilog HDL or VHDL warning at uart_pe_tx.v(204): object \"clkdiv_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517559 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oversampling_flag_start uart_pe_tx.v(206) " "Verilog HDL or VHDL warning at uart_pe_tx.v(206): object \"oversampling_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 206 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517559 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_pe_tx.v(116) " "Verilog HDL Case Statement information at uart_pe_tx.v(116): all case item expressions in this case statement are onehot" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710580517560 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_tx:u_uart_pe_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_pe_rx fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx " "Elaborating entity \"uart_pe_rx\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx\"" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_core.v" "u_uart_pe_rx" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_core.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkdiv_flag_start uart_pe_rx.v(192) " "Verilog HDL or VHDL warning at uart_pe_rx.v(192): object \"clkdiv_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517571 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oversampling_flag_start uart_pe_rx.v(194) " "Verilog HDL or VHDL warning at uart_pe_rx.v(194): object \"oversampling_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517572 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_pe_rx.v(116) " "Verilog HDL Case Statement information at uart_pe_rx.v(116): all case item expressions in this case statement are onehot" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 116 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1710580517572 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx\|sync_ff:u_sync_ff_inst0 " "Elaborating entity \"sync_ff\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx\|sync_ff:u_sync_ff_inst0\"" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "u_sync_ff_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517582 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_ff.v(42) " "Verilog HDL assignment warning at sync_ff.v(42): truncated value with size 32 to match size of target (1)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517582 "|mcu_top|fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_pe_core:u_uart_pe_core|uart_pe_rx:u_uart_pe_rx|sync_ff:u_sync_ff_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negedge_detect fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx\|negedge_detect:u_negedge_detect_inst0 " "Elaborating entity \"negedge_detect\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_pe_core:u_uart_pe_core\|uart_pe_rx:u_uart_pe_rx\|negedge_detect:u_negedge_detect_inst0\"" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "u_negedge_detect_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detect fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|posedge_detect:u_int_detect " "Elaborating entity \"posedge_detect\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|posedge_detect:u_int_detect\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_int_detect" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_gen fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|interrupt_gen:u_interrupt_gen " "Elaborating entity \"interrupt_gen\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|interrupt_gen:u_interrupt_gen\"" {  } { { "../../../user/verilog/uart/uart_top.v" "u_interrupt_gen" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_top.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_bit_gen fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|interrupt_gen:u_interrupt_gen\|interrupt_bit_gen:INT_GEN\[0\].u_int_bit_gen " "Elaborating entity \"interrupt_bit_gen\" for hierarchy \"fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|interrupt_gen:u_interrupt_gen\|interrupt_bit_gen:INT_GEN\[0\].u_int_bit_gen\"" {  } { { "../../../library/rtl_logic/interrupt_gen.v" "INT_GEN\[0\].u_int_bit_gen" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/interrupt_gen.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb1_top fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top " "Elaborating entity \"apb1_top\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb1_async_top" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmsdk_apb_slave_mux fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|cmsdk_apb_slave_mux:u_apb1_slave_mux " "Elaborating entity \"cmsdk_apb_slave_mux\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|cmsdk_apb_slave_mux:u_apb1_slave_mux\"" {  } { { "../../../user/verilog/domain/apb1_top.v" "u_apb1_slave_mux" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bastim_top fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim " "Elaborating entity \"bastim_top\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\"" {  } { { "../../../user/verilog/domain/apb1_top.v" "u_bastim" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/apb1_top.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bastim_regs_wrap fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_regs_wrap:u_bastim_regs_wrap " "Elaborating entity \"bastim_regs_wrap\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_regs_wrap:u_bastim_regs_wrap\"" {  } { { "../../../user/verilog/bastim/bastim_top.v" "u_bastim_regs_wrap" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bastim_apb_cfg fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_regs_wrap:u_bastim_regs_wrap\|bastim_apb_cfg:u_bastim_apb_cfg " "Elaborating entity \"bastim_apb_cfg\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_regs_wrap:u_bastim_regs_wrap\|bastim_apb_cfg:u_bastim_apb_cfg\"" {  } { { "../../../user/verilog/bastim/bastim_regs_wrap.v" "u_bastim_apb_cfg" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_top0_ctrl_rd bastim_apb_cfg.v(155) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(155): object \"r_top0_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe0_ctrl_rd bastim_apb_cfg.v(157) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(157): object \"r_pe0_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe0_ctrl1_rd bastim_apb_cfg.v(159) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(159): object \"r_pe0_ctrl1_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv0_wr bastim_apb_cfg.v(160) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(160): object \"r_rsv0_wr\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv0_rd bastim_apb_cfg.v(161) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(161): object \"r_rsv0_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_top1_ctrl_rd bastim_apb_cfg.v(163) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(163): object \"r_top1_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe1_ctrl_rd bastim_apb_cfg.v(165) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(165): object \"r_pe1_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe1_ctrl1_rd bastim_apb_cfg.v(167) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(167): object \"r_pe1_ctrl1_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv1_wr bastim_apb_cfg.v(168) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(168): object \"r_rsv1_wr\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv1_rd bastim_apb_cfg.v(169) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(169): object \"r_rsv1_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_top2_ctrl_rd bastim_apb_cfg.v(171) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(171): object \"r_top2_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe2_ctrl_rd bastim_apb_cfg.v(173) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(173): object \"r_pe2_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe2_ctrl1_rd bastim_apb_cfg.v(175) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(175): object \"r_pe2_ctrl1_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv2_wr bastim_apb_cfg.v(176) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(176): object \"r_rsv2_wr\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv2_rd bastim_apb_cfg.v(177) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(177): object \"r_rsv2_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_top3_ctrl_rd bastim_apb_cfg.v(179) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(179): object \"r_top3_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe3_ctrl_rd bastim_apb_cfg.v(181) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(181): object \"r_pe3_ctrl_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_pe3_ctrl1_rd bastim_apb_cfg.v(183) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(183): object \"r_pe3_ctrl1_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv3_wr bastim_apb_cfg.v(184) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(184): object \"r_rsv3_wr\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_rsv3_rd bastim_apb_cfg.v(185) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(185): object \"r_rsv3_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_en_rd bastim_apb_cfg.v(187) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(187): object \"r_int_en_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_clr_rd bastim_apb_cfg.v(189) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(189): object \"r_int_clr_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_sta_wr bastim_apb_cfg.v(190) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(190): object \"r_int_sta_wr\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_int_sta_rd bastim_apb_cfg.v(191) " "Verilog HDL or VHDL warning at bastim_apb_cfg.v(191): object \"r_int_sta_rd\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517640 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "bastim_apb_cfg.v(542) " "Verilog HDL Case Statement warning at bastim_apb_cfg.v(542): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 542 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1710580517644 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ff fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|sync_ff:u_sync_ff_inst0 " "Elaborating entity \"sync_ff\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|sync_ff:u_sync_ff_inst0\"" {  } { { "../../../user/verilog/bastim/bastim_top.v" "u_sync_ff_inst0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sync_ff.v(42) " "Verilog HDL assignment warning at sync_ff.v(42): truncated value with size 32 to match size of target (4)" {  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517663 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bastim_ch_core fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_ch_core:u_bastim_ch_core " "Elaborating entity \"bastim_ch_core\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_ch_core:u_bastim_ch_core\"" {  } { { "../../../user/verilog/bastim/bastim_top.v" "u_bastim_ch_core" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bastim_ch fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_ch_core:u_bastim_ch_core\|bastim_ch:BASTIM_CH\[0\].u_bastim_ch " "Elaborating entity \"bastim_ch\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|bastim_ch_core:u_bastim_ch_core\|bastim_ch:BASTIM_CH\[0\].u_bastim_ch\"" {  } { { "../../../user/verilog/bastim/bastim_ch_core/bastim_ch_core.v" "BASTIM_CH\[0\].u_bastim_ch" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch_core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkdiv_flag_start bastim_ch.v(86) " "Verilog HDL or VHDL warning at bastim_ch.v(86): object \"clkdiv_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_ch_core/bastim_ch.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517671 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "channel_flag_start bastim_ch.v(88) " "Verilog HDL or VHDL warning at bastim_ch.v(88): object \"channel_flag_start\" assigned a value but never read" {  } { { "../../../user/verilog/bastim/bastim_ch_core/bastim_ch.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_ch_core/bastim_ch.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710580517671 "|mcu_top|fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posedge_detect fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|posedge_detect:u_int_detect " "Elaborating entity \"posedge_detect\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|posedge_detect:u_int_detect\"" {  } { { "../../../user/verilog/bastim/bastim_top.v" "u_int_detect" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_gen fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|interrupt_gen:u_interrupt_gen " "Elaborating entity \"interrupt_gen\" for hierarchy \"fp_domain:u_fp_domain\|apb1_top:u_apb1_async_top\|bastim_top:u_bastim\|interrupt_gen:u_interrupt_gen\"" {  } { { "../../../user/verilog/bastim/bastim_top.v" "u_interrupt_gen" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb2_top fp_domain:u_fp_domain\|apb2_top:u_apb2_async_top " "Elaborating entity \"apb2_top\" for hierarchy \"fp_domain:u_fp_domain\|apb2_top:u_apb2_async_top\"" {  } { { "../../../user/verilog/domain/fp_domain.v" "u_apb2_async_top" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_platform fpga_platform:u_fpga_platform " "Elaborating entity \"fpga_platform\" for hierarchy \"fpga_platform:u_fpga_platform\"" {  } { { "../../../user/verilog/mcu_top.v" "u_fpga_platform" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50m fpga_platform:u_fpga_platform\|pll_50m:u_pll0 " "Elaborating entity \"pll_50m\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\"" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "u_pll0" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\"" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "altpll_component" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\"" {  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component " "Instantiated megafunction \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_50m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_50m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580517725 ""}  } { { "../../../library/altera_ip/pll_50m/pll_50m.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/altera_ip/pll_50m/pll_50m.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580517725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_50m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_50m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_50m_altpll " "Found entity 1: pll_50m_altpll" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580517753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580517753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_50m_altpll fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated " "Elaborating entity \"pll_50m_altpll\" for hierarchy \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_even_division fpga_platform:u_fpga_platform\|clk_even_division:u_lsi " "Elaborating entity \"clk_even_division\" for hierarchy \"fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\"" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "u_lsi" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580517760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_gen.v(70) " "Verilog HDL assignment warning at clock_gen.v(70): truncated value with size 32 to match size of target (4)" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1710580517760 "|mcu_top|fpga_platform:u_fpga_platform|clk_even_division:u_lsi"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710580519661 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.16.17:15:22 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl " "2024.03.16.17:15:22 Progress: Loading sld6ed12f1a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580522113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580523518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580523621 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524304 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524380 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524469 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524477 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580524478 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1710580525130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6ed12f1a/alt_sld_fab.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525452 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/ip/sld6ed12f1a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580525500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580525500 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Mult0\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "Mult0" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710580553892 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Add25\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "Add25" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710580553892 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710580553892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580553920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0 " "Instantiated megafunction \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553920 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580553920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580553948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580553948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Elaborated megafunction instantiation \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\"" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580553967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25 " "Instantiated megafunction \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_add_sub:Add25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710580553967 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710580553967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710580553993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580553993 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } } { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 779 0 0 } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710580554253 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 13205 -1 0 } } { "../../../library/cm3/CORTEXM3INTEGRATIONDS.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/CORTEXM3INTEGRATIONDS.v" 350 0 0 } } { "../../../user/verilog/domain/fp_domain.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/domain/fp_domain.v" 779 0 0 } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1710580554253 "|mcu_top|fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1710580554253 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1710580554253 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1710580555989 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1710580555989 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 19 -1 0 } } { "../../../user/verilog/uart/uart_pe_core/uart_pe_tx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_tx.v" 90 -1 0 } } { "../../../user/verilog/uart/uart_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_regs_wrap.v" 90 -1 0 } } { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 44 -1 0 } } { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 359 -1 0 } } { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 367 -1 0 } } { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 431 -1 0 } } { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 47 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75346 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75412 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75406 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75418 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75358 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75352 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 75364 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84611 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6970 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6852 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84791 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM1.v" 349 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6588 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6592 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM0.v" 349 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6564 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 78235 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 78241 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6631 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6969 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6966 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_default_slave.v" 124 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6943 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6553 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6732 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6611 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6655 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 85711 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6578 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79327 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79363 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6720 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79345 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79351 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79357 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6721 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6853 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6575 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7053 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7054 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7055 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84200 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6838 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6565 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6589 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6788 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6758 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6840 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6759 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM6.v" 78 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 93639 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6973 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM8.v" 78 -1 0 } } { "../../../library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cmsdk/cmsdk_ahb_busmatrix/verilog/built/ahb_bus_matrix/ahb_bus_matrix_arbiterM7.v" 78 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6637 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6653 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6719 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 465 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 417 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 369 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 321 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6556 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6573 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7027 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 74273 -1 0 } } { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 303 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 457 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 409 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 361 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 313 -1 0 } } { "../../../user/verilog/uart/uart_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_apb_cfg.v" 295 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 73 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 67 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 61 -1 0 } } { "../../../user/verilog/bastim/bastim_apb_cfg.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_apb_cfg.v" 55 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 84266 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 76431 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6619 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79387 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79339 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91049 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91055 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91061 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91043 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 91067 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 74230 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6972 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6842 -1 0 } } { "../../../user/verilog/bastim/bastim_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 148 -1 0 } } { "../../../user/verilog/bastim/bastim_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 126 -1 0 } } { "../../../user/verilog/bastim/bastim_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 104 -1 0 } } { "../../../user/verilog/bastim/bastim_regs_wrap.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/bastim/bastim_regs_wrap.v" 82 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 79996 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 7021 -1 0 } } { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 210 -1 0 } } { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 93 -1 0 } } { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 425 -1 0 } } { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 199 -1 0 } } { "../../../user/verilog/uart/uart_pe_core/uart_pe_rx.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/uart/uart_pe_core/uart_pe_rx.v" 459 -1 0 } } { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6743 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710580556213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710580556213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TXD1 GND " "Pin \"TXD1\" is stuck at GND" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710580578324 "|mcu_top|TXD1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDC GND " "Pin \"MDC\" is stuck at GND" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710580578324 "|mcu_top|MDC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710580578324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580579069 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710580602125 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580602642 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1710580604403 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          hse " "  20.000          hse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     jtag_tck " " 200.000     jtag_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          lsi " " 100.000          lsi" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  12.500 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580604403 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580604403 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580605133 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1710580610221 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580610234 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1710580610605 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580610633 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1710580610941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1710580610941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580611077 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580611470 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580611693 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1710580611767 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580611768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1710580611941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580611942 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg " "Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580612268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710580613911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710580613911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXD1 " "No output dependent on input pin \"RXD1\"" {  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710580615195 "|mcu_top|RXD1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710580615195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29064 " "Implemented 29064 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28783 " "Implemented 28783 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1710580615195 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1710580615195 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710580615195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1524 " "Peak virtual memory: 1524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710580615244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 17:16:55 2024 " "Processing ended: Sat Mar 16 17:16:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710580615244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710580615244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710580615244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710580615244 ""}
