module TESTES(A, B, C, D, E, F, G, H, I, J, K, L, out);
   input CH7, CH6, CH5, CH4, B3, B2;
   output [11:0] out;
	wire [5: 0] LEDs;
	wire [1: 0] perfis0;
	wire [1: 0] perfis1
	wire A_not, B_not, C_not, G_not, H_not, I_not, ADM0, TESTER0, USER0, GUEST0,
	ADM1, TESTER1, USER1, GUEST1;
	wire CH7_not, CH6_not, CH5_not, igual0, igual1, igual2, isIgual, SUP;
	
	not A_inv (A_not, A);
	not B_inv (B_not, B);
	not C_int (C_not, C);
	not C_int (G_not, G);
	not C_int (H_not, H);
	not C_int (I_not, I);
	
	assign SUP = 0;
	
	and Igualdade1 (igual0, D, J);
	and Igualdade2 (igual1, E, K);
	and Igualdade3 (igual2, F, L);
	
	and FuncionalidadesIGUAIS (isIgual, igual0, igual1, igual2);
	
	//REPRESENTAÇÃO EM NUMEROS NA BASE 2
	xor Or1 (perfis0[0], A, B);
	xor Or2 (perfis0[1], C, B_not);
	
	xor Or3 (perfis1[0], G, H);
	xor Or4 (perfis1[1], I, H_not);
	
	and AndADM (ADM0, A, B_not, C); //ADMIN
	and AndTESTER (TESTER0, A_not, B, C); //TESTE
	and AndUSER (USER0, A_not, B_not, C); //USER
	and AndGUEST (GUEST0, A, B, C_not); //GUEST
	//and AndAUTO (AUTO, A_not, B_not, C_not); //PILOTO AUTOMATICO

	and AndADM (ADM1, G, H_not, I); //ADMIN
	and AndTESTER (TESTER1, G_not, H, I); //TESTE
	and AndUSER (USER1, G_not, H_not, I); //USER
	and AndGUEST (GUEST1, G, H, I_not); //GUEST
	//and AndAUTO (AUTO, A_not, B_not, C_not); //PILOTO AUTOMATICO
endmodule