{
  "Top": "mnist_nn_predict",
  "RtlTop": "mnist_nn_predict",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-2"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "476633",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mnist_nn_predict",
    "Version": "1.0",
    "DisplayName": "Mnist_nn_predict",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/hls_mnist.cpp"],
    "Vhdl": [
      "impl\/vhdl\/mnist_nn_predict_bias1.vhd",
      "impl\/vhdl\/mnist_nn_predict_bias2.vhd",
      "impl\/vhdl\/mnist_nn_predict_bias3.vhd",
      "impl\/vhdl\/mnist_nn_predict_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/mnist_nn_predict_fdiv_32ns_32ns_32_12_1.vhd",
      "impl\/vhdl\/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1.vhd",
      "impl\/vhdl\/mnist_nn_predict_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/mnist_nn_predict_output1.vhd",
      "impl\/vhdl\/mnist_nn_predict_output2.vhd",
      "impl\/vhdl\/mnist_nn_predict_output3.vhd",
      "impl\/vhdl\/mnist_nn_predict_weight1.vhd",
      "impl\/vhdl\/mnist_nn_predict_weight2.vhd",
      "impl\/vhdl\/mnist_nn_predict_weight3.vhd",
      "impl\/vhdl\/mnist_nn_predict.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/mnist_nn_predict_bias1.v",
      "impl\/verilog\/mnist_nn_predict_bias1_rom.dat",
      "impl\/verilog\/mnist_nn_predict_bias2.v",
      "impl\/verilog\/mnist_nn_predict_bias2_rom.dat",
      "impl\/verilog\/mnist_nn_predict_bias3.v",
      "impl\/verilog\/mnist_nn_predict_bias3_rom.dat",
      "impl\/verilog\/mnist_nn_predict_CRTL_BUS_s_axi.v",
      "impl\/verilog\/mnist_nn_predict_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/mnist_nn_predict_fdiv_32ns_32ns_32_12_1.v",
      "impl\/verilog\/mnist_nn_predict_fexp_32ns_32ns_32_8_full_dsp_1.v",
      "impl\/verilog\/mnist_nn_predict_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/mnist_nn_predict_output1.v",
      "impl\/verilog\/mnist_nn_predict_output2.v",
      "impl\/verilog\/mnist_nn_predict_output3.v",
      "impl\/verilog\/mnist_nn_predict_weight1.v",
      "impl\/verilog\/mnist_nn_predict_weight1_rom.dat",
      "impl\/verilog\/mnist_nn_predict_weight2.v",
      "impl\/verilog\/mnist_nn_predict_weight2_rom.dat",
      "impl\/verilog\/mnist_nn_predict_weight3.v",
      "impl\/verilog\/mnist_nn_predict_weight3_rom.dat",
      "impl\/verilog\/mnist_nn_predict.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/data\/mnist_nn_predict.mdd",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/data\/mnist_nn_predict.tcl",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/xmnist_nn_predict.c",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/xmnist_nn_predict.h",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/xmnist_nn_predict_hw.h",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/xmnist_nn_predict_linux.c",
      "impl\/misc\/drivers\/mnist_nn_predict_v1_0\/src\/xmnist_nn_predict_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/mnist_nn_predict_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/mnist_nn_predict_ap_fdiv_10_no_dsp_32_ip.tcl",
      "impl\/misc\/mnist_nn_predict_ap_fexp_6_full_dsp_32_ip.tcl",
      "impl\/misc\/mnist_nn_predict_ap_fmul_1_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/dy\/Desktop\/20210510\/hls\/mnist\/solution1\/.autopilot\/db\/mnist_nn_predict.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "mnist_nn_predict_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mnist_nn_predict_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mnist_nn_predict_ap_fdiv_10_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mnist_nn_predict_ap_fdiv_10_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mnist_nn_predict_ap_fexp_6_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 6 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mnist_nn_predict_ap_fexp_6_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Exponential CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "mnist_nn_predict_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name mnist_nn_predict_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTL_BUS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "input_r",
      "mem_width": "32",
      "mem_depth": "784",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output_r": {
      "type": "native_bram",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "output_r",
      "mem_width": "32",
      "mem_depth": "10",
      "mem_ports": "a",
      "addr_width": "32",
      "we_width": "4",
      "master_type": "BRAM_CTRL",
      "ctype": {
        "EN": {"Type": "bool"},
        "CLK": {"Type": "bool"},
        "RST": {"Type": "bool"},
        "ADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "DIN": {
          "Type": "real float",
          "Width": "32"
        },
        "DOUT": {
          "Type": "real float",
          "Width": "32"
        }
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "input_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "input_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "input_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "input_r_Rst_A": {
      "dir": "out",
      "width": "1"
    },
    "output_r_Addr_A": {
      "dir": "out",
      "width": "32"
    },
    "output_r_EN_A": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "output_r_WEN_A": {
      "dir": "out",
      "width": "4"
    },
    "output_r_Din_A": {
      "dir": "out",
      "width": "32"
    },
    "output_r_Dout_A": {
      "dir": "in",
      "width": "32"
    },
    "output_r_Clk_A": {
      "dir": "out",
      "width": "1"
    },
    "output_r_Rst_A": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "input_r": {
      "interfaceRef": "input_r",
      "dir": "inout"
    },
    "output_r": {
      "interfaceRef": "output_r",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "mnist_nn_predict"},
    "Metrics": {"mnist_nn_predict": {
        "Latency": {
          "LatencyBest": "476633",
          "LatencyAvg": "476633",
          "LatencyWorst": "476633",
          "PipelineII": "476634",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.588"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "452096",
            "PipelineII": "",
            "PipelineDepth": "7064",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "784",
                "Latency": "7056",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "64",
            "Latency": "1728",
            "PipelineII": "",
            "PipelineDepth": "27"
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "18688",
            "PipelineII": "",
            "PipelineDepth": "584",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "64",
                "Latency": "576",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "32",
            "Latency": "864",
            "PipelineII": "",
            "PipelineDepth": "27"
          },
          {
            "Name": "Loop 5",
            "TripCount": "10",
            "Latency": "2960",
            "PipelineII": "",
            "PipelineDepth": "296",
            "Loops": [{
                "Name": "Loop 5.1",
                "TripCount": "32",
                "Latency": "288",
                "PipelineII": "",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "Loop 6",
            "TripCount": "10",
            "Latency": "270",
            "PipelineII": "",
            "PipelineDepth": "27"
          },
          {
            "Name": "Loop 7",
            "TripCount": "10",
            "Latency": "20",
            "PipelineII": "",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "137",
          "DSP48E": "12",
          "FF": "2282",
          "LUT": "3018"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "mnist_nn_predict",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2021-05-10 08:06:07 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
