--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise D:/toplevel/DemoProject.ise
-intstyle ise -v 3 -s 6 -xml duck_hunt duck_hunt.ncd -o duck_hunt.twr
duck_hunt.pcf -ucf duck_hunt.ucf

Design file:              duck_hunt.ncd
Physical constraint file: duck_hunt.pcf
Device,package,speed:     xc2vp30,ff896,-6 (PRODUCTION 1.94 2008-07-25)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |   12.147(R)|   -3.843(R)|clk_25mhz_OBUF    |   0.000|
            |   13.548(R)|   -6.135(R)|vga/clk_100mhz_buf|   0.000|
------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
blank       |    9.633(R)|clk_25mhz_OBUF    |   0.000|
hsync       |    8.531(R)|clk_25mhz_OBUF    |   0.000|
pixel_b<0>  |   18.039(R)|clk_25mhz_OBUF    |   0.000|
            |   16.170(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<1>  |   18.206(R)|clk_25mhz_OBUF    |   0.000|
            |   16.337(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<2>  |   18.174(R)|clk_25mhz_OBUF    |   0.000|
            |   16.305(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<3>  |   17.999(R)|clk_25mhz_OBUF    |   0.000|
            |   16.130(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<4>  |   17.772(R)|clk_25mhz_OBUF    |   0.000|
            |   15.471(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<5>  |   17.373(R)|clk_25mhz_OBUF    |   0.000|
            |   14.919(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<6>  |   18.992(R)|clk_25mhz_OBUF    |   0.000|
            |   16.449(R)|vga/clk_100mhz_buf|   0.000|
pixel_b<7>  |   19.361(R)|clk_25mhz_OBUF    |   0.000|
            |   16.818(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<0>  |   19.975(R)|clk_25mhz_OBUF    |   0.000|
            |   18.106(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<1>  |   20.086(R)|clk_25mhz_OBUF    |   0.000|
            |   18.217(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<2>  |   20.265(R)|clk_25mhz_OBUF    |   0.000|
            |   18.396(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<3>  |   19.834(R)|clk_25mhz_OBUF    |   0.000|
            |   17.965(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<4>  |   17.338(R)|clk_25mhz_OBUF    |   0.000|
            |   15.037(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<5>  |   20.878(R)|clk_25mhz_OBUF    |   0.000|
            |   18.335(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<6>  |   21.479(R)|clk_25mhz_OBUF    |   0.000|
            |   18.936(R)|vga/clk_100mhz_buf|   0.000|
pixel_g<7>  |   21.383(R)|clk_25mhz_OBUF    |   0.000|
            |   18.840(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<0>  |   20.486(R)|clk_25mhz_OBUF    |   0.000|
            |   18.617(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<1>  |   20.044(R)|clk_25mhz_OBUF    |   0.000|
            |   18.175(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<2>  |   20.314(R)|clk_25mhz_OBUF    |   0.000|
            |   18.445(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<3>  |   20.217(R)|clk_25mhz_OBUF    |   0.000|
            |   18.348(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<4>  |   17.939(R)|clk_25mhz_OBUF    |   0.000|
            |   15.638(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<5>  |   21.939(R)|clk_25mhz_OBUF    |   0.000|
            |   19.396(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<6>  |   20.613(R)|clk_25mhz_OBUF    |   0.000|
            |   18.643(R)|vga/clk_100mhz_buf|   0.000|
pixel_r<7>  |   20.830(R)|clk_25mhz_OBUF    |   0.000|
            |   18.506(R)|vga/clk_100mhz_buf|   0.000|
vsync       |    7.462(R)|clk_25mhz_OBUF    |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |   14.487|    8.947|    7.731|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk_100mhz     |clk_25mhz      |    7.577|
rst            |pixel_b<0>     |   21.012|
rst            |pixel_b<1>     |   21.179|
rst            |pixel_b<2>     |   21.147|
rst            |pixel_b<3>     |   20.972|
rst            |pixel_b<4>     |   20.745|
rst            |pixel_b<5>     |   20.346|
rst            |pixel_b<6>     |   21.965|
rst            |pixel_b<7>     |   22.334|
rst            |pixel_g<0>     |   22.948|
rst            |pixel_g<1>     |   23.059|
rst            |pixel_g<2>     |   23.238|
rst            |pixel_g<3>     |   22.807|
rst            |pixel_g<4>     |   20.311|
rst            |pixel_g<5>     |   23.851|
rst            |pixel_g<6>     |   24.452|
rst            |pixel_g<7>     |   24.356|
rst            |pixel_r<0>     |   23.459|
rst            |pixel_r<1>     |   23.017|
rst            |pixel_r<2>     |   23.287|
rst            |pixel_r<3>     |   23.190|
rst            |pixel_r<4>     |   20.912|
rst            |pixel_r<5>     |   24.912|
rst            |pixel_r<6>     |   23.586|
rst            |pixel_r<7>     |   23.803|
---------------+---------------+---------+


Analysis completed Tue Apr 13 15:31:13 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



