
MS4525DO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071a4  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  080072b8  080072b8  000082b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007738  08007738  000091e8  2**0
                  CONTENTS
  4 .ARM          00000008  08007738  08007738  00008738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007740  08007740  000091e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007740  08007740  00008740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007744  08007744  00008744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08007748  00009000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  200001e8  08007930  000091e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000042c  08007930  0000942c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000caf2  00000000  00000000  00009211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002115  00000000  00000000  00015d03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b58  00000000  00000000  00017e18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c4  00000000  00000000  00018970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fba  00000000  00000000  00019234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef6d  00000000  00000000  000321ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000899c1  00000000  00000000  0004115b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cab1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f48  00000000  00000000  000cab60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000ceaa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800729c 	.word	0x0800729c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800729c 	.word	0x0800729c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <MS4525DO_Initialize>:


/**
 * Configures which i2c port MS4525DO is on
 */
void MS4525DO_Initialize(struct MS4525DO_t *pSensor, I2C_HandleTypeDef *hi2c) {
 8000a88:	b480      	push	{r7}
 8000a8a:	b085      	sub	sp, #20
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
	/*Set i2c handle*/
	pSensor->i2c_handle = hi2c;
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	683a      	ldr	r2, [r7, #0]
 8000a96:	601a      	str	r2, [r3, #0]
	/*Initialize everything to defaults*/
	SensorStatus initStatus = normal;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	73fb      	strb	r3, [r7, #15]
	pSensor->sensor_status = initStatus;
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	7bfa      	ldrb	r2, [r7, #15]
 8000aa0:	711a      	strb	r2, [r3, #4]
	pSensor->raw_data.pressure = 0;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	80da      	strh	r2, [r3, #6]
	pSensor->raw_data.temperature = 0;
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	2200      	movs	r2, #0
 8000aac:	811a      	strh	r2, [r3, #8]
	pSensor->processed_data.pressure_psi = 0;
 8000aae:	6879      	ldr	r1, [r7, #4]
 8000ab0:	f04f 0200 	mov.w	r2, #0
 8000ab4:	f04f 0300 	mov.w	r3, #0
 8000ab8:	e9c1 2304 	strd	r2, r3, [r1, #16]
	pSensor->processed_data.temperature_C = 0;
 8000abc:	6879      	ldr	r1, [r7, #4]
 8000abe:	f04f 0200 	mov.w	r2, #0
 8000ac2:	f04f 0300 	mov.w	r3, #0
 8000ac6:	e9c1 2306 	strd	r2, r3, [r1, #24]
	pSensor->processed_data.airspeed_mps = 0;
 8000aca:	6879      	ldr	r1, [r7, #4]
 8000acc:	f04f 0200 	mov.w	r2, #0
 8000ad0:	f04f 0300 	mov.w	r3, #0
 8000ad4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	pSensor->processed_data.airspeed_calibrated_mps = 0;
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	f04f 0200 	mov.w	r2, #0
 8000ade:	f04f 0300 	mov.w	r3, #0
 8000ae2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

}
 8000ae6:	bf00      	nop
 8000ae8:	3714      	adds	r7, #20
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <read_MS4525DO>:
void read_MS4525DO(struct MS4525DO_t *pSensor) {
 8000af0:	b5b0      	push	{r4, r5, r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af02      	add	r7, sp, #8
 8000af6:	6078      	str	r0, [r7, #4]
	uint8_t data_buffer[4]; //data buffer to store raw I2C data
	HAL_StatusTypeDef i2c_status = HAL_I2C_Master_Receive(pSensor->i2c_handle, ADDRESS_I2C_MS4525DO << 1, data_buffer, sizeof(data_buffer), HAL_MAX_DELAY);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	6818      	ldr	r0, [r3, #0]
 8000afc:	f107 0208 	add.w	r2, r7, #8
 8000b00:	f04f 33ff 	mov.w	r3, #4294967295
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2304      	movs	r3, #4
 8000b08:	218c      	movs	r1, #140	@ 0x8c
 8000b0a:	f002 fae9 	bl	80030e0 <HAL_I2C_Master_Receive>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	73bb      	strb	r3, [r7, #14]
    printf("%u, ",data_buffer[1]);
    printf("%u, ",data_buffer[2]);
    printf("%u \r\n",data_buffer[3]);
#endif
    /*Status - 2 Bits*/
    uint8_t read_status = (uint8_t)(data_buffer[0] >> 6);
 8000b12:	7a3b      	ldrb	r3, [r7, #8]
 8000b14:	099b      	lsrs	r3, r3, #6
 8000b16:	737b      	strb	r3, [r7, #13]
    SensorStatus stat;
    switch (read_status){
 8000b18:	7b7b      	ldrb	r3, [r7, #13]
 8000b1a:	2b03      	cmp	r3, #3
 8000b1c:	d816      	bhi.n	8000b4c <read_MS4525DO+0x5c>
 8000b1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000b24 <read_MS4525DO+0x34>)
 8000b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b24:	08000b35 	.word	0x08000b35
 8000b28:	08000b3b 	.word	0x08000b3b
 8000b2c:	08000b41 	.word	0x08000b41
 8000b30:	08000b47 	.word	0x08000b47
    case 0:
    	stat = normal;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b38:	e00b      	b.n	8000b52 <read_MS4525DO+0x62>
    case 1:
    	stat = reserved;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b3e:	e008      	b.n	8000b52 <read_MS4525DO+0x62>
    case 2:
    	stat = stale;
 8000b40:	2302      	movs	r3, #2
 8000b42:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b44:	e005      	b.n	8000b52 <read_MS4525DO+0x62>
    case 3:
    	stat = fault;
 8000b46:	2303      	movs	r3, #3
 8000b48:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b4a:	e002      	b.n	8000b52 <read_MS4525DO+0x62>
    default:
    	stat = unknown;
 8000b4c:	2304      	movs	r3, #4
 8000b4e:	73fb      	strb	r3, [r7, #15]
    	break;
 8000b50:	bf00      	nop
    }
    pSensor->sensor_status = stat;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	7bfa      	ldrb	r2, [r7, #15]
 8000b56:	711a      	strb	r2, [r3, #4]
    /*Pressure - 14 Bits*/
    pSensor->raw_data.pressure = (((uint16_t)data_buffer[0] << 8) & 0x3F00) + ((uint16_t)data_buffer[1] << 0); 	//Combines High and Low Pressure. Clears status bits
 8000b58:	7a3b      	ldrb	r3, [r7, #8]
 8000b5a:	021b      	lsls	r3, r3, #8
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	7a7a      	ldrb	r2, [r7, #9]
 8000b66:	4413      	add	r3, r2
 8000b68:	b29a      	uxth	r2, r3
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	80da      	strh	r2, [r3, #6]
    /*Temperature - 11 Bits*/
    pSensor->raw_data.temperature = ((uint16_t)data_buffer[2] << 3) + ((uint16_t)data_buffer[3] >> 5);			//Combines High and Low Temperature. Clears last 5 bits.
 8000b6e:	7abb      	ldrb	r3, [r7, #10]
 8000b70:	00db      	lsls	r3, r3, #3
 8000b72:	b29b      	uxth	r3, r3
 8000b74:	7afa      	ldrb	r2, [r7, #11]
 8000b76:	0952      	lsrs	r2, r2, #5
 8000b78:	b2d2      	uxtb	r2, r2
 8000b7a:	4413      	add	r3, r2
 8000b7c:	b29a      	uxth	r2, r3
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	811a      	strh	r2, [r3, #8]
    if(TYPE_MS4525DO) {
    	 /*Type A*/
    	 pSensor->processed_data.pressure_psi = ((((double)pSensor->raw_data.pressure-1638.3)*(PMAX_PSI_MS4525DO - PMIN_PSI_MS4525DO ))/13106.4)+PMIN_PSI_MS4525DO;
    } else {
    	/*Type B*/
    	pSensor->processed_data.pressure_psi = ((((double)pSensor->raw_data.pressure-819.15)*(PMAX_PSI_MS4525DO-PMIN_PSI_MS4525DO))/14744.7)+PMIN_PSI_MS4525DO;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	88db      	ldrh	r3, [r3, #6]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fc2c 	bl	80003e4 <__aeabi_ui2d>
 8000b8c:	a360      	add	r3, pc, #384	@ (adr r3, 8000d10 <read_MS4525DO+0x220>)
 8000b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b92:	f7ff fae9 	bl	8000168 <__aeabi_dsub>
 8000b96:	4602      	mov	r2, r0
 8000b98:	460b      	mov	r3, r1
 8000b9a:	4610      	mov	r0, r2
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	f7ff fae3 	bl	800016c <__adddf3>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	460b      	mov	r3, r1
 8000baa:	4610      	mov	r0, r2
 8000bac:	4619      	mov	r1, r3
 8000bae:	a35a      	add	r3, pc, #360	@ (adr r3, 8000d18 <read_MS4525DO+0x228>)
 8000bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bb4:	f7ff fdba 	bl	800072c <__aeabi_ddiv>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4610      	mov	r0, r2
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	f04f 0200 	mov.w	r2, #0
 8000bc4:	4b5c      	ldr	r3, [pc, #368]	@ (8000d38 <read_MS4525DO+0x248>)
 8000bc6:	f7ff facf 	bl	8000168 <__aeabi_dsub>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	460b      	mov	r3, r1
 8000bce:	6879      	ldr	r1, [r7, #4]
 8000bd0:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }
    pSensor->processed_data.temperature_C = (((double)pSensor->raw_data.temperature*200.0)/2047.0)-50.0;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	891b      	ldrh	r3, [r3, #8]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff fc03 	bl	80003e4 <__aeabi_ui2d>
 8000bde:	f04f 0200 	mov.w	r2, #0
 8000be2:	4b56      	ldr	r3, [pc, #344]	@ (8000d3c <read_MS4525DO+0x24c>)
 8000be4:	f7ff fc78 	bl	80004d8 <__aeabi_dmul>
 8000be8:	4602      	mov	r2, r0
 8000bea:	460b      	mov	r3, r1
 8000bec:	4610      	mov	r0, r2
 8000bee:	4619      	mov	r1, r3
 8000bf0:	a34b      	add	r3, pc, #300	@ (adr r3, 8000d20 <read_MS4525DO+0x230>)
 8000bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000bf6:	f7ff fd99 	bl	800072c <__aeabi_ddiv>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	460b      	mov	r3, r1
 8000bfe:	4610      	mov	r0, r2
 8000c00:	4619      	mov	r1, r3
 8000c02:	f04f 0200 	mov.w	r2, #0
 8000c06:	4b4e      	ldr	r3, [pc, #312]	@ (8000d40 <read_MS4525DO+0x250>)
 8000c08:	f7ff faae 	bl	8000168 <__aeabi_dsub>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	460b      	mov	r3, r1
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /*Output swings positive when Port 1> Port 2, negative vice versa. Output is 50% (8192D) when Port 1 = Port 2*/
    if(pSensor->processed_data.pressure_psi >= 0) {
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000c1c:	f04f 0200 	mov.w	r2, #0
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	f7ff fede 	bl	80009e4 <__aeabi_dcmpge>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d01c      	beq.n	8000c68 <read_MS4525DO+0x178>
    	//Positive to denote Port 1 > Port 2
    	pSensor->processed_data.airspeed_mps = sqrt((2*6894.7*pSensor->processed_data.pressure_psi)/AIR_DENSITY);
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8000c34:	a33c      	add	r3, pc, #240	@ (adr r3, 8000d28 <read_MS4525DO+0x238>)
 8000c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c3a:	f7ff fc4d 	bl	80004d8 <__aeabi_dmul>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	460b      	mov	r3, r1
 8000c42:	4610      	mov	r0, r2
 8000c44:	4619      	mov	r1, r3
 8000c46:	a33a      	add	r3, pc, #232	@ (adr r3, 8000d30 <read_MS4525DO+0x240>)
 8000c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c4c:	f7ff fd6e 	bl	800072c <__aeabi_ddiv>
 8000c50:	4602      	mov	r2, r0
 8000c52:	460b      	mov	r3, r1
 8000c54:	4610      	mov	r0, r2
 8000c56:	4619      	mov	r1, r3
 8000c58:	f006 fa26 	bl	80070a8 <sqrt>
 8000c5c:	4602      	mov	r2, r0
 8000c5e:	460b      	mov	r3, r1
 8000c60:	6879      	ldr	r1, [r7, #4]
 8000c62:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8000c66:	e029      	b.n	8000cbc <read_MS4525DO+0x1cc>
    } else {
        //Negative to denote Port 1 < Port 2
    	pSensor->processed_data.airspeed_mps = -sqrt((2*6894.7*abs(pSensor->processed_data.pressure_psi))/AIR_DENSITY);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000c6e:	4610      	mov	r0, r2
 8000c70:	4619      	mov	r1, r3
 8000c72:	f7ff fee1 	bl	8000a38 <__aeabi_d2iz>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	bfb8      	it	lt
 8000c7c:	425b      	neglt	r3, r3
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fbc0 	bl	8000404 <__aeabi_i2d>
 8000c84:	a328      	add	r3, pc, #160	@ (adr r3, 8000d28 <read_MS4525DO+0x238>)
 8000c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c8a:	f7ff fc25 	bl	80004d8 <__aeabi_dmul>
 8000c8e:	4602      	mov	r2, r0
 8000c90:	460b      	mov	r3, r1
 8000c92:	4610      	mov	r0, r2
 8000c94:	4619      	mov	r1, r3
 8000c96:	a326      	add	r3, pc, #152	@ (adr r3, 8000d30 <read_MS4525DO+0x240>)
 8000c98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c9c:	f7ff fd46 	bl	800072c <__aeabi_ddiv>
 8000ca0:	4602      	mov	r2, r0
 8000ca2:	460b      	mov	r3, r1
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f006 f9fe 	bl	80070a8 <sqrt>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4614      	mov	r4, r2
 8000cb2:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	e9c3 4508 	strd	r4, r5, [r3, #32]
    }

    pSensor->processed_data.airspeed_calibrated_mps = calibrate_airspeed(pSensor->raw_data.pressure, pSensor->processed_data.airspeed_mps);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	88d9      	ldrh	r1, [r3, #6]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000cc6:	4608      	mov	r0, r1
 8000cc8:	f000 f842 	bl	8000d50 <calibrate_airspeed>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	6879      	ldr	r1, [r7, #4]
 8000cd2:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

#ifdef WIND_TUNNEL_EN
    printf("%u", pSensor->raw_data.pressure);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	88db      	ldrh	r3, [r3, #6]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	4819      	ldr	r0, [pc, #100]	@ (8000d44 <read_MS4525DO+0x254>)
 8000cde:	f004 fa03 	bl	80050e8 <iprintf>
    printf(", %f", pSensor->processed_data.pressure_psi);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8000ce8:	4817      	ldr	r0, [pc, #92]	@ (8000d48 <read_MS4525DO+0x258>)
 8000cea:	f004 f9fd 	bl	80050e8 <iprintf>
    printf(", %f", pSensor->processed_data.airspeed_mps);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000cf4:	4814      	ldr	r0, [pc, #80]	@ (8000d48 <read_MS4525DO+0x258>)
 8000cf6:	f004 f9f7 	bl	80050e8 <iprintf>
    printf(", %f \r\n", pSensor->processed_data.airspeed_calibrated_mps);
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8000d00:	4812      	ldr	r0, [pc, #72]	@ (8000d4c <read_MS4525DO+0x25c>)
 8000d02:	f004 f9f1 	bl	80050e8 <iprintf>
#endif
}
 8000d06:	bf00      	nop
 8000d08:	3710      	adds	r7, #16
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	33333333 	.word	0x33333333
 8000d14:	40899933 	.word	0x40899933
 8000d18:	9999999a 	.word	0x9999999a
 8000d1c:	40cccc59 	.word	0x40cccc59
 8000d20:	00000000 	.word	0x00000000
 8000d24:	409ffc00 	.word	0x409ffc00
 8000d28:	33333333 	.word	0x33333333
 8000d2c:	40caeeb3 	.word	0x40caeeb3
 8000d30:	9999999a 	.word	0x9999999a
 8000d34:	3ff39999 	.word	0x3ff39999
 8000d38:	3ff00000 	.word	0x3ff00000
 8000d3c:	40690000 	.word	0x40690000
 8000d40:	40490000 	.word	0x40490000
 8000d44:	080072b8 	.word	0x080072b8
 8000d48:	080072bc 	.word	0x080072bc
 8000d4c:	080072c4 	.word	0x080072c4

08000d50 <calibrate_airspeed>:

double calibrate_airspeed(uint16_t raw_pressure, double uncalibrated_airspeed) {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4601      	mov	r1, r0
 8000d58:	e9c7 2300 	strd	r2, r3, [r7]
 8000d5c:	460b      	mov	r3, r1
 8000d5e:	81fb      	strh	r3, [r7, #14]
	double calibrated_airspeed = 0;
 8000d60:	f04f 0200 	mov.w	r2, #0
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if(raw_pressure > RAW_PRESSURE_DEC_550RPM) {
 8000d6c:	89fb      	ldrh	r3, [r7, #14]
 8000d6e:	f242 120f 	movw	r2, #8463	@ 0x210f
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d904      	bls.n	8000d80 <calibrate_airspeed+0x30>
		calibrated_airspeed = uncalibrated_airspeed; //calibration not needed for higher airspeeds
 8000d76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000d7a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000d7e:	e141      	b.n	8001004 <calibrate_airspeed+0x2b4>
	} else {
		/*calibration needed at lower airspeeds (below 550 RPM in wind tunnel)*/
		/*between calibration points*/
		if((raw_pressure > RAW_PRESSURE_DEC_200RPM) && (raw_pressure < RAW_PRESSURE_DEC_250RPM)) {
 8000d80:	89fb      	ldrh	r3, [r7, #14]
 8000d82:	f242 021f 	movw	r2, #8223	@ 0x201f
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d928      	bls.n	8000ddc <calibrate_airspeed+0x8c>
 8000d8a:	89fb      	ldrh	r3, [r7, #14]
 8000d8c:	f242 0226 	movw	r2, #8230	@ 0x2026
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d823      	bhi.n	8000ddc <calibrate_airspeed+0x8c>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_200RPM, RAW_PRESSURE_DEC_250RPM, WINDTUNNEL_BETZ_200RPM, WINDTUNNEL_BETZ_250RPM);
 8000d94:	89fb      	ldrh	r3, [r7, #14]
 8000d96:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8000d9a:	3b1f      	subs	r3, #31
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fb31 	bl	8000404 <__aeabi_i2d>
 8000da2:	a39d      	add	r3, pc, #628	@ (adr r3, 8001018 <calibrate_airspeed+0x2c8>)
 8000da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000da8:	f7ff fb96 	bl	80004d8 <__aeabi_dmul>
 8000dac:	4602      	mov	r2, r0
 8000dae:	460b      	mov	r3, r1
 8000db0:	4610      	mov	r0, r2
 8000db2:	4619      	mov	r1, r3
 8000db4:	f04f 0200 	mov.w	r2, #0
 8000db8:	4ba7      	ldr	r3, [pc, #668]	@ (8001058 <calibrate_airspeed+0x308>)
 8000dba:	f7ff fcb7 	bl	800072c <__aeabi_ddiv>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	4610      	mov	r0, r2
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	f04f 0200 	mov.w	r2, #0
 8000dca:	f04f 0300 	mov.w	r3, #0
 8000dce:	f7ff f9cd 	bl	800016c <__adddf3>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000dda:	e113      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_250RPM) && (raw_pressure < RAW_PRESSURE_DEC_300RPM)){
 8000ddc:	89fb      	ldrh	r3, [r7, #14]
 8000dde:	f242 0227 	movw	r2, #8231	@ 0x2027
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d927      	bls.n	8000e36 <calibrate_airspeed+0xe6>
 8000de6:	89fb      	ldrh	r3, [r7, #14]
 8000de8:	f242 0245 	movw	r2, #8261	@ 0x2045
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d822      	bhi.n	8000e36 <calibrate_airspeed+0xe6>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_250RPM, RAW_PRESSURE_DEC_300RPM, WINDTUNNEL_BETZ_250RPM, WINDTUNNEL_BETZ_300RPM);
 8000df0:	89fb      	ldrh	r3, [r7, #14]
 8000df2:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8000df6:	3b27      	subs	r3, #39	@ 0x27
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f7ff fb03 	bl	8000404 <__aeabi_i2d>
 8000dfe:	a388      	add	r3, pc, #544	@ (adr r3, 8001020 <calibrate_airspeed+0x2d0>)
 8000e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e04:	f7ff fb68 	bl	80004d8 <__aeabi_dmul>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4610      	mov	r0, r2
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	4b91      	ldr	r3, [pc, #580]	@ (800105c <calibrate_airspeed+0x30c>)
 8000e16:	f7ff fc89 	bl	800072c <__aeabi_ddiv>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	460b      	mov	r3, r1
 8000e1e:	4610      	mov	r0, r2
 8000e20:	4619      	mov	r1, r3
 8000e22:	a37d      	add	r3, pc, #500	@ (adr r3, 8001018 <calibrate_airspeed+0x2c8>)
 8000e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e28:	f7ff f9a0 	bl	800016c <__adddf3>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	460b      	mov	r3, r1
 8000e30:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000e34:	e0e6      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_300RPM) && (raw_pressure < RAW_PRESSURE_DEC_350RPM)) {
 8000e36:	89fb      	ldrh	r3, [r7, #14]
 8000e38:	f242 0246 	movw	r2, #8262	@ 0x2046
 8000e3c:	4293      	cmp	r3, r2
 8000e3e:	d927      	bls.n	8000e90 <calibrate_airspeed+0x140>
 8000e40:	89fb      	ldrh	r3, [r7, #14]
 8000e42:	f242 0265 	movw	r2, #8293	@ 0x2065
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d822      	bhi.n	8000e90 <calibrate_airspeed+0x140>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_300RPM, RAW_PRESSURE_DEC_350RPM, WINDTUNNEL_BETZ_300RPM, WINDTUNNEL_BETZ_350RPM);
 8000e4a:	89fb      	ldrh	r3, [r7, #14]
 8000e4c:	f5a3 5301 	sub.w	r3, r3, #8256	@ 0x2040
 8000e50:	3b06      	subs	r3, #6
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fad6 	bl	8000404 <__aeabi_i2d>
 8000e58:	a373      	add	r3, pc, #460	@ (adr r3, 8001028 <calibrate_airspeed+0x2d8>)
 8000e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e5e:	f7ff fb3b 	bl	80004d8 <__aeabi_dmul>
 8000e62:	4602      	mov	r2, r0
 8000e64:	460b      	mov	r3, r1
 8000e66:	4610      	mov	r0, r2
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f04f 0200 	mov.w	r2, #0
 8000e6e:	4b7c      	ldr	r3, [pc, #496]	@ (8001060 <calibrate_airspeed+0x310>)
 8000e70:	f7ff fc5c 	bl	800072c <__aeabi_ddiv>
 8000e74:	4602      	mov	r2, r0
 8000e76:	460b      	mov	r3, r1
 8000e78:	4610      	mov	r0, r2
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	a36c      	add	r3, pc, #432	@ (adr r3, 8001030 <calibrate_airspeed+0x2e0>)
 8000e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e82:	f7ff f973 	bl	800016c <__adddf3>
 8000e86:	4602      	mov	r2, r0
 8000e88:	460b      	mov	r3, r1
 8000e8a:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000e8e:	e0b9      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_350RPM) && (raw_pressure < RAW_PRESSURE_DEC_400RPM)) {
 8000e90:	89fb      	ldrh	r3, [r7, #14]
 8000e92:	f242 0266 	movw	r2, #8294	@ 0x2066
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d927      	bls.n	8000eea <calibrate_airspeed+0x19a>
 8000e9a:	89fb      	ldrh	r3, [r7, #14]
 8000e9c:	f242 028c 	movw	r2, #8332	@ 0x208c
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d822      	bhi.n	8000eea <calibrate_airspeed+0x19a>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_350RPM, RAW_PRESSURE_DEC_400RPM, WINDTUNNEL_BETZ_350RPM, WINDTUNNEL_BETZ_400RPM);
 8000ea4:	89fb      	ldrh	r3, [r7, #14]
 8000ea6:	f5a3 5301 	sub.w	r3, r3, #8256	@ 0x2040
 8000eaa:	3b26      	subs	r3, #38	@ 0x26
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff faa9 	bl	8000404 <__aeabi_i2d>
 8000eb2:	a361      	add	r3, pc, #388	@ (adr r3, 8001038 <calibrate_airspeed+0x2e8>)
 8000eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb8:	f7ff fb0e 	bl	80004d8 <__aeabi_dmul>
 8000ebc:	4602      	mov	r2, r0
 8000ebe:	460b      	mov	r3, r1
 8000ec0:	4610      	mov	r0, r2
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	f04f 0200 	mov.w	r2, #0
 8000ec8:	4b66      	ldr	r3, [pc, #408]	@ (8001064 <calibrate_airspeed+0x314>)
 8000eca:	f7ff fc2f 	bl	800072c <__aeabi_ddiv>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	460b      	mov	r3, r1
 8000ed2:	4610      	mov	r0, r2
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	a35a      	add	r3, pc, #360	@ (adr r3, 8001040 <calibrate_airspeed+0x2f0>)
 8000ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000edc:	f7ff f946 	bl	800016c <__adddf3>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ee8:	e08c      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_400RPM) && (raw_pressure < RAW_PRESSURE_DEC_450RPM)) {
 8000eea:	89fb      	ldrh	r3, [r7, #14]
 8000eec:	f242 028d 	movw	r2, #8333	@ 0x208d
 8000ef0:	4293      	cmp	r3, r2
 8000ef2:	d927      	bls.n	8000f44 <calibrate_airspeed+0x1f4>
 8000ef4:	89fb      	ldrh	r3, [r7, #14]
 8000ef6:	f242 02d8 	movw	r2, #8408	@ 0x20d8
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d822      	bhi.n	8000f44 <calibrate_airspeed+0x1f4>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_400RPM, RAW_PRESSURE_DEC_450RPM, WINDTUNNEL_BETZ_400RPM, WINDTUNNEL_BETZ_450RPM);
 8000efe:	89fb      	ldrh	r3, [r7, #14]
 8000f00:	f5a3 5302 	sub.w	r3, r3, #8320	@ 0x2080
 8000f04:	3b0d      	subs	r3, #13
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fa7c 	bl	8000404 <__aeabi_i2d>
 8000f0c:	f04f 0200 	mov.w	r2, #0
 8000f10:	4b55      	ldr	r3, [pc, #340]	@ (8001068 <calibrate_airspeed+0x318>)
 8000f12:	f7ff fae1 	bl	80004d8 <__aeabi_dmul>
 8000f16:	4602      	mov	r2, r0
 8000f18:	460b      	mov	r3, r1
 8000f1a:	4610      	mov	r0, r2
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	f04f 0200 	mov.w	r2, #0
 8000f22:	4b52      	ldr	r3, [pc, #328]	@ (800106c <calibrate_airspeed+0x31c>)
 8000f24:	f7ff fc02 	bl	800072c <__aeabi_ddiv>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	4610      	mov	r0, r2
 8000f2e:	4619      	mov	r1, r3
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b4e      	ldr	r3, [pc, #312]	@ (8001070 <calibrate_airspeed+0x320>)
 8000f36:	f7ff f919 	bl	800016c <__adddf3>
 8000f3a:	4602      	mov	r2, r0
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000f42:	e05f      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if((raw_pressure > RAW_PRESSURE_DEC_450RPM) && (raw_pressure < RAW_PRESSURE_DEC_500RPM)) {
 8000f44:	89fb      	ldrh	r3, [r7, #14]
 8000f46:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d927      	bls.n	8000f9e <calibrate_airspeed+0x24e>
 8000f4e:	89fb      	ldrh	r3, [r7, #14]
 8000f50:	f242 02e2 	movw	r2, #8418	@ 0x20e2
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d822      	bhi.n	8000f9e <calibrate_airspeed+0x24e>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_450RPM, RAW_PRESSURE_DEC_500RPM, WINDTUNNEL_BETZ_450RPM, WINDTUNNEL_BETZ_500RPM);
 8000f58:	89fb      	ldrh	r3, [r7, #14]
 8000f5a:	f5a3 5303 	sub.w	r3, r3, #8384	@ 0x20c0
 8000f5e:	3b19      	subs	r3, #25
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff fa4f 	bl	8000404 <__aeabi_i2d>
 8000f66:	a338      	add	r3, pc, #224	@ (adr r3, 8001048 <calibrate_airspeed+0x2f8>)
 8000f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f6c:	f7ff fab4 	bl	80004d8 <__aeabi_dmul>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	4610      	mov	r0, r2
 8000f76:	4619      	mov	r1, r3
 8000f78:	f04f 0200 	mov.w	r2, #0
 8000f7c:	4b3d      	ldr	r3, [pc, #244]	@ (8001074 <calibrate_airspeed+0x324>)
 8000f7e:	f7ff fbd5 	bl	800072c <__aeabi_ddiv>
 8000f82:	4602      	mov	r2, r0
 8000f84:	460b      	mov	r3, r1
 8000f86:	4610      	mov	r0, r2
 8000f88:	4619      	mov	r1, r3
 8000f8a:	f04f 0200 	mov.w	r2, #0
 8000f8e:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <calibrate_airspeed+0x328>)
 8000f90:	f7ff f8ec 	bl	800016c <__adddf3>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000f9c:	e032      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else if ((raw_pressure > RAW_PRESSURE_DEC_500RPM) && (raw_pressure < RAW_PRESSURE_DEC_550RPM)) {
 8000f9e:	89fb      	ldrh	r3, [r7, #14]
 8000fa0:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d927      	bls.n	8000ff8 <calibrate_airspeed+0x2a8>
 8000fa8:	89fb      	ldrh	r3, [r7, #14]
 8000faa:	f242 120e 	movw	r2, #8462	@ 0x210e
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d822      	bhi.n	8000ff8 <calibrate_airspeed+0x2a8>
			calibrated_airspeed = LINEAR_INTERPOLATE(raw_pressure, RAW_PRESSURE_DEC_500RPM, RAW_PRESSURE_DEC_550RPM, WINDTUNNEL_BETZ_500RPM, WINDTUNNEL_BETZ_550RPM);
 8000fb2:	89fb      	ldrh	r3, [r7, #14]
 8000fb4:	f5a3 5303 	sub.w	r3, r3, #8384	@ 0x20c0
 8000fb8:	3b23      	subs	r3, #35	@ 0x23
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fa22 	bl	8000404 <__aeabi_i2d>
 8000fc0:	f04f 0200 	mov.w	r2, #0
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <calibrate_airspeed+0x32c>)
 8000fc6:	f7ff fa87 	bl	80004d8 <__aeabi_dmul>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	460b      	mov	r3, r1
 8000fce:	4610      	mov	r0, r2
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	f04f 0200 	mov.w	r2, #0
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8001080 <calibrate_airspeed+0x330>)
 8000fd8:	f7ff fba8 	bl	800072c <__aeabi_ddiv>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4610      	mov	r0, r2
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	a31a      	add	r3, pc, #104	@ (adr r3, 8001050 <calibrate_airspeed+0x300>)
 8000fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fea:	f7ff f8bf 	bl	800016c <__adddf3>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	e9c7 2304 	strd	r2, r3, [r7, #16]
 8000ff6:	e005      	b.n	8001004 <calibrate_airspeed+0x2b4>
		} else {
			/*look up table if raw pressure falls exactly on calibration point*/
			calibrated_airspeed = calibrate_airspeed_LUT(raw_pressure);
 8000ff8:	89fb      	ldrh	r3, [r7, #14]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 f844 	bl	8001088 <calibrate_airspeed_LUT>
 8001000:	e9c7 0104 	strd	r0, r1, [r7, #16]
		}
	}
	return calibrated_airspeed;
 8001004:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	f3af 8000 	nop.w
 8001018:	66666666 	.word	0x66666666
 800101c:	3ff26666 	.word	0x3ff26666
 8001020:	66666667 	.word	0x66666667
 8001024:	400c6666 	.word	0x400c6666
 8001028:	ccccccce 	.word	0xccccccce
 800102c:	400ecccc 	.word	0x400ecccc
 8001030:	cccccccd 	.word	0xcccccccd
 8001034:	4012cccc 	.word	0x4012cccc
 8001038:	99999998 	.word	0x99999998
 800103c:	400b9999 	.word	0x400b9999
 8001040:	9999999a 	.word	0x9999999a
 8001044:	40211999 	.word	0x40211999
 8001048:	33333334 	.word	0x33333334
 800104c:	40103333 	.word	0x40103333
 8001050:	cccccccd 	.word	0xcccccccd
 8001054:	40344ccc 	.word	0x40344ccc
 8001058:	40200000 	.word	0x40200000
 800105c:	403f0000 	.word	0x403f0000
 8001060:	40400000 	.word	0x40400000
 8001064:	40438000 	.word	0x40438000
 8001068:	40110000 	.word	0x40110000
 800106c:	40530000 	.word	0x40530000
 8001070:	40280000 	.word	0x40280000
 8001074:	40240000 	.word	0x40240000
 8001078:	40304000 	.word	0x40304000
 800107c:	40120000 	.word	0x40120000
 8001080:	40460000 	.word	0x40460000
 8001084:	00000000 	.word	0x00000000

08001088 <calibrate_airspeed_LUT>:
double calibrate_airspeed_LUT(uint16_t raw_pressure) {
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	80fb      	strh	r3, [r7, #6]
	double mapped_airspeed = 0;
 8001092:	f04f 0200 	mov.w	r2, #0
 8001096:	f04f 0300 	mov.w	r3, #0
 800109a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	switch (raw_pressure) {
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	f242 120f 	movw	r2, #8463	@ 0x210f
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d05f      	beq.n	8001168 <calibrate_airspeed_LUT+0xe0>
 80010a8:	f242 120f 	movw	r2, #8463	@ 0x210f
 80010ac:	4293      	cmp	r3, r2
 80010ae:	dc61      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010b0:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d051      	beq.n	800115c <calibrate_airspeed_LUT+0xd4>
 80010b8:	f242 02e3 	movw	r2, #8419	@ 0x20e3
 80010bc:	4293      	cmp	r3, r2
 80010be:	dc59      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010c0:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d043      	beq.n	8001150 <calibrate_airspeed_LUT+0xc8>
 80010c8:	f242 02d9 	movw	r2, #8409	@ 0x20d9
 80010cc:	4293      	cmp	r3, r2
 80010ce:	dc51      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010d0:	f242 028d 	movw	r2, #8333	@ 0x208d
 80010d4:	4293      	cmp	r3, r2
 80010d6:	d035      	beq.n	8001144 <calibrate_airspeed_LUT+0xbc>
 80010d8:	f242 028d 	movw	r2, #8333	@ 0x208d
 80010dc:	4293      	cmp	r3, r2
 80010de:	dc49      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010e0:	f242 0266 	movw	r2, #8294	@ 0x2066
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d027      	beq.n	8001138 <calibrate_airspeed_LUT+0xb0>
 80010e8:	f242 0266 	movw	r2, #8294	@ 0x2066
 80010ec:	4293      	cmp	r3, r2
 80010ee:	dc41      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 80010f0:	f242 0246 	movw	r2, #8262	@ 0x2046
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d019      	beq.n	800112c <calibrate_airspeed_LUT+0xa4>
 80010f8:	f242 0246 	movw	r2, #8262	@ 0x2046
 80010fc:	4293      	cmp	r3, r2
 80010fe:	dc39      	bgt.n	8001174 <calibrate_airspeed_LUT+0xec>
 8001100:	f242 021f 	movw	r2, #8223	@ 0x201f
 8001104:	4293      	cmp	r3, r2
 8001106:	d004      	beq.n	8001112 <calibrate_airspeed_LUT+0x8a>
 8001108:	f242 0227 	movw	r2, #8231	@ 0x2027
 800110c:	4293      	cmp	r3, r2
 800110e:	d007      	beq.n	8001120 <calibrate_airspeed_LUT+0x98>
		break;
	case RAW_PRESSURE_DEC_550RPM:
		mapped_airspeed = WINDTUNNEL_BETZ_550RPM;
		break;
	default:
		break;
 8001110:	e030      	b.n	8001174 <calibrate_airspeed_LUT+0xec>
		mapped_airspeed = WINDTUNNEL_BETZ_200RPM;
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	f04f 0300 	mov.w	r3, #0
 800111a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800111e:	e02a      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_250RPM;
 8001120:	a319      	add	r3, pc, #100	@ (adr r3, 8001188 <calibrate_airspeed_LUT+0x100>)
 8001122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001126:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800112a:	e024      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_300RPM;
 800112c:	a318      	add	r3, pc, #96	@ (adr r3, 8001190 <calibrate_airspeed_LUT+0x108>)
 800112e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001132:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001136:	e01e      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_350RPM;
 8001138:	a317      	add	r3, pc, #92	@ (adr r3, 8001198 <calibrate_airspeed_LUT+0x110>)
 800113a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001142:	e018      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_400RPM;
 8001144:	f04f 0200 	mov.w	r2, #0
 8001148:	4b19      	ldr	r3, [pc, #100]	@ (80011b0 <calibrate_airspeed_LUT+0x128>)
 800114a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800114e:	e012      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_450RPM;
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	4b17      	ldr	r3, [pc, #92]	@ (80011b4 <calibrate_airspeed_LUT+0x12c>)
 8001156:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 800115a:	e00c      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_500RPM;
 800115c:	a310      	add	r3, pc, #64	@ (adr r3, 80011a0 <calibrate_airspeed_LUT+0x118>)
 800115e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001162:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001166:	e006      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		mapped_airspeed = WINDTUNNEL_BETZ_550RPM;
 8001168:	a30f      	add	r3, pc, #60	@ (adr r3, 80011a8 <calibrate_airspeed_LUT+0x120>)
 800116a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800116e:	e9c7 2302 	strd	r2, r3, [r7, #8]
		break;
 8001172:	e000      	b.n	8001176 <calibrate_airspeed_LUT+0xee>
		break;
 8001174:	bf00      	nop
	}
	return mapped_airspeed;
 8001176:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	66666666 	.word	0x66666666
 800118c:	3ff26666 	.word	0x3ff26666
 8001190:	cccccccd 	.word	0xcccccccd
 8001194:	4012cccc 	.word	0x4012cccc
 8001198:	9999999a 	.word	0x9999999a
 800119c:	40211999 	.word	0x40211999
 80011a0:	cccccccd 	.word	0xcccccccd
 80011a4:	40344ccc 	.word	0x40344ccc
 80011a8:	cccccccd 	.word	0xcccccccd
 80011ac:	4038cccc 	.word	0x4038cccc
 80011b0:	40280000 	.word	0x40280000
 80011b4:	40304000 	.word	0x40304000

080011b8 <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t last_rx_id;

extern CAN_HandleTypeDef hcan;


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b08c      	sub	sp, #48	@ 0x30
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
	//printf(" Callback hit!\r\n");
	CAN_RxHeaderTypeDef rx_header; //Stores the header information of the msg (e.g., message ID, length, format).
	uint8_t rx_data[8]; //Array to store the 8 bytes of data from the received CAN message.

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_header, rx_data) == HAL_OK){
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	f107 0214 	add.w	r2, r7, #20
 80011c8:	2100      	movs	r1, #0
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f001 f831 	bl	8002232 <HAL_CAN_GetRxMessage>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d10d      	bne.n	80011f2 <HAL_CAN_RxFifo0MsgPendingCallback+0x3a>
		memcpy((void *)last_rx_data, rx_data, 8);
 80011d6:	4b09      	ldr	r3, [pc, #36]	@ (80011fc <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80011d8:	461a      	mov	r2, r3
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011e2:	e882 0003 	stmia.w	r2, {r0, r1}
		last_rx_id = rx_header.StdId;
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	4a05      	ldr	r2, [pc, #20]	@ (8001200 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80011ea:	6013      	str	r3, [r2, #0]
		can_message_ready = 1;
 80011ec:	4b05      	ldr	r3, [pc, #20]	@ (8001204 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
	}
}
 80011f2:	bf00      	nop
 80011f4:	3730      	adds	r7, #48	@ 0x30
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20000208 	.word	0x20000208
 8001200:	20000210 	.word	0x20000210
 8001204:	20000204 	.word	0x20000204

08001208 <send_can_message>:


void send_can_message(uint8_t txData[8]) {
 8001208:	b580      	push	{r7, lr}
 800120a:	b08a      	sub	sp, #40	@ 0x28
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef tx_header;
    uint32_t tx_mailbox;

    tx_header.StdId = AIRSPEED_CAN_ID;
 8001210:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001214:	613b      	str	r3, [r7, #16]
    tx_header.ExtId = AIRSPEED_CAN_ID; // This is ignored, we are using STD IDs
 8001216:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800121a:	617b      	str	r3, [r7, #20]
    tx_header.IDE = CAN_ID_STD;
 800121c:	2300      	movs	r3, #0
 800121e:	61bb      	str	r3, [r7, #24]
    tx_header.RTR = CAN_RTR_DATA;
 8001220:	2300      	movs	r3, #0
 8001222:	61fb      	str	r3, [r7, #28]
    tx_header.DLC = 8;
 8001224:	2308      	movs	r3, #8
 8001226:	623b      	str	r3, [r7, #32]
    tx_header.TransmitGlobalTime = DISABLE;
 8001228:	2300      	movs	r3, #0
 800122a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    if (HAL_CAN_AddTxMessage(&hcan, &tx_header, txData, &tx_mailbox) != HAL_OK){
 800122e:	f107 030c 	add.w	r3, r7, #12
 8001232:	f107 0110 	add.w	r1, r7, #16
 8001236:	687a      	ldr	r2, [r7, #4]
 8001238:	4808      	ldr	r0, [pc, #32]	@ (800125c <send_can_message+0x54>)
 800123a:	f000 ff2b 	bl	8002094 <HAL_CAN_AddTxMessage>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <send_can_message+0x44>
        printf(" CAN TX failed\r\n");
 8001244:	4806      	ldr	r0, [pc, #24]	@ (8001260 <send_can_message+0x58>)
 8001246:	f003 ffb7 	bl	80051b8 <puts>
    } else {
        printf(" CAN Message Sent!\r\n");
    }
}
 800124a:	e002      	b.n	8001252 <send_can_message+0x4a>
        printf(" CAN Message Sent!\r\n");
 800124c:	4805      	ldr	r0, [pc, #20]	@ (8001264 <send_can_message+0x5c>)
 800124e:	f003 ffb3 	bl	80051b8 <puts>
}
 8001252:	bf00      	nop
 8001254:	3728      	adds	r7, #40	@ 0x28
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	20000214 	.word	0x20000214
 8001260:	080072cc 	.word	0x080072cc
 8001264:	080072e0 	.word	0x080072e0

08001268 <print_last_rx>:


void print_last_rx(void){
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
    if (can_message_ready){
 800126e:	4b13      	ldr	r3, [pc, #76]	@ (80012bc <print_last_rx+0x54>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	2b00      	cmp	r3, #0
 8001276:	d01a      	beq.n	80012ae <print_last_rx+0x46>
        printf(" Received CAN ID: 0x%X, Data: ", last_rx_id);
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <print_last_rx+0x58>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4619      	mov	r1, r3
 800127e:	4811      	ldr	r0, [pc, #68]	@ (80012c4 <print_last_rx+0x5c>)
 8001280:	f003 ff32 	bl	80050e8 <iprintf>
        for (int i = 0; i < 8; i++)
 8001284:	2300      	movs	r3, #0
 8001286:	607b      	str	r3, [r7, #4]
 8001288:	e00a      	b.n	80012a0 <print_last_rx+0x38>
        {
            printf("%02X ", last_rx_data[i]);
 800128a:	4a0f      	ldr	r2, [pc, #60]	@ (80012c8 <print_last_rx+0x60>)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	4413      	add	r3, r2
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	480d      	ldr	r0, [pc, #52]	@ (80012cc <print_last_rx+0x64>)
 8001296:	f003 ff27 	bl	80050e8 <iprintf>
        for (int i = 0; i < 8; i++)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3301      	adds	r3, #1
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b07      	cmp	r3, #7
 80012a4:	ddf1      	ble.n	800128a <print_last_rx+0x22>
        }
        printf("\r\n");
 80012a6:	480a      	ldr	r0, [pc, #40]	@ (80012d0 <print_last_rx+0x68>)
 80012a8:	f003 ff86 	bl	80051b8 <puts>
    } else {
    	printf("No Messages Received Yet\r\n");
    }
}
 80012ac:	e002      	b.n	80012b4 <print_last_rx+0x4c>
    	printf("No Messages Received Yet\r\n");
 80012ae:	4809      	ldr	r0, [pc, #36]	@ (80012d4 <print_last_rx+0x6c>)
 80012b0:	f003 ff82 	bl	80051b8 <puts>
}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000204 	.word	0x20000204
 80012c0:	20000210 	.word	0x20000210
 80012c4:	080072f8 	.word	0x080072f8
 80012c8:	20000208 	.word	0x20000208
 80012cc:	0800731c 	.word	0x0800731c
 80012d0:	08007324 	.word	0x08007324
 80012d4:	08007328 	.word	0x08007328

080012d8 <_write>:
#include "main.h"

#ifdef PRINTF_OVERLOAD
// Use the handle for the UART you configured (e.g., huart1)
extern UART_HandleTypeDef huart1;
int _write(int file, char *data, int len) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	60b9      	str	r1, [r7, #8]
 80012e2:	607a      	str	r2, [r7, #4]
    // Transmit data via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ec:	68b9      	ldr	r1, [r7, #8]
 80012ee:	4804      	ldr	r0, [pc, #16]	@ (8001300 <_write+0x28>)
 80012f0:	f003 f808 	bl	8004304 <HAL_UART_Transmit>
    return len;
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	3710      	adds	r7, #16
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000290 	.word	0x20000290

08001304 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001304:	b5b0      	push	{r4, r5, r7, lr}
 8001306:	b092      	sub	sp, #72	@ 0x48
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800130a:	f000 fc35 	bl	8001b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800130e:	f000 f851 	bl	80013b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001312:	f000 f957 	bl	80015c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001316:	f000 f8fd 	bl	8001514 <MX_I2C1_Init>
  MX_CAN_Init();
 800131a:	f000 f891 	bl	8001440 <MX_CAN_Init>
  MX_USART1_UART_Init();
 800131e:	f000 f927 	bl	8001570 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  printf("ASSCHEEKS ASSCHEEKS ASSCHEEKS\r\n");
 8001322:	481e      	ldr	r0, [pc, #120]	@ (800139c <main+0x98>)
 8001324:	f003 ff48 	bl	80051b8 <puts>
  struct MS4525DO_t MS4525DO;
  MS4525DO_Initialize(&MS4525DO, &hi2c1);
 8001328:	f107 0318 	add.w	r3, r7, #24
 800132c:	491c      	ldr	r1, [pc, #112]	@ (80013a0 <main+0x9c>)
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fbaa 	bl	8000a88 <MS4525DO_Initialize>
		//	  if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 100) == HAL_OK) {
		//		  printf("Found device at address 0x%02X\r\n", addr);
		//	  }
		 // }

	  	airspeed = MS4525DO.processed_data.airspeed_mps;
 8001334:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001338:	e9c7 2302 	strd	r2, r3, [r7, #8]
		read_MS4525DO(&MS4525DO);
 800133c:	f107 0318 	add.w	r3, r7, #24
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fbd5 	bl	8000af0 <read_MS4525DO>
		printf("Airspeed: %.2f m/s \r\n", airspeed );
 8001346:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800134a:	4816      	ldr	r0, [pc, #88]	@ (80013a4 <main+0xa0>)
 800134c:	f003 fecc 	bl	80050e8 <iprintf>

		memcpy(tx_data, &airspeed, sizeof(double));
 8001350:	f107 0310 	add.w	r3, r7, #16
 8001354:	f107 0208 	add.w	r2, r7, #8
 8001358:	e892 0003 	ldmia.w	r2, {r0, r1}
 800135c:	e883 0003 	stmia.w	r3, {r0, r1}
		send_can_message(tx_data);
 8001360:	f107 0310 	add.w	r3, r7, #16
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff4f 	bl	8001208 <send_can_message>
		if (can_message_ready){
 800136a:	4b0f      	ldr	r3, [pc, #60]	@ (80013a8 <main+0xa4>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	2b00      	cmp	r3, #0
 8001372:	d00d      	beq.n	8001390 <main+0x8c>
		  print_last_rx();
 8001374:	f7ff ff78 	bl	8001268 <print_last_rx>
		  memcpy(&received_double, last_rx_data, sizeof(double));
 8001378:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <main+0xa8>)
 800137a:	681c      	ldr	r4, [r3, #0]
 800137c:	685d      	ldr	r5, [r3, #4]
 800137e:	4622      	mov	r2, r4
 8001380:	462b      	mov	r3, r5
 8001382:	e9c7 2300 	strd	r2, r3, [r7]

		  // Print the result
		  printf("Received double over CAN: %f \r\n", received_double);
 8001386:	e9d7 2300 	ldrd	r2, r3, [r7]
 800138a:	4809      	ldr	r0, [pc, #36]	@ (80013b0 <main+0xac>)
 800138c:	f003 feac 	bl	80050e8 <iprintf>
		  //can_message_ready = 0;
		}

		HAL_Delay(1000);
 8001390:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001394:	f000 fc52 	bl	8001c3c <HAL_Delay>
  {
 8001398:	e7cc      	b.n	8001334 <main+0x30>
 800139a:	bf00      	nop
 800139c:	08007344 	.word	0x08007344
 80013a0:	2000023c 	.word	0x2000023c
 80013a4:	08007364 	.word	0x08007364
 80013a8:	20000204 	.word	0x20000204
 80013ac:	20000208 	.word	0x20000208
 80013b0:	0800737c 	.word	0x0800737c

080013b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b090      	sub	sp, #64	@ 0x40
 80013b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ba:	f107 0318 	add.w	r3, r7, #24
 80013be:	2228      	movs	r2, #40	@ 0x28
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f003 ffd8 	bl	8005378 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
 80013d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013d6:	2301      	movs	r3, #1
 80013d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013e4:	2301      	movs	r3, #1
 80013e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e8:	2302      	movs	r3, #2
 80013ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013f2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80013f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f8:	f107 0318 	add.w	r3, r7, #24
 80013fc:	4618      	mov	r0, r3
 80013fe:	f002 fb21 	bl	8003a44 <HAL_RCC_OscConfig>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001408:	f000 f982 	bl	8001710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140c:	230f      	movs	r3, #15
 800140e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001410:	2302      	movs	r3, #2
 8001412:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001414:	2300      	movs	r3, #0
 8001416:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001418:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800141c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800141e:	2300      	movs	r3, #0
 8001420:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	2102      	movs	r1, #2
 8001426:	4618      	mov	r0, r3
 8001428:	f002 fd8e 	bl	8003f48 <HAL_RCC_ClockConfig>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001432:	f000 f96d 	bl	8001710 <Error_Handler>
  }
}
 8001436:	bf00      	nop
 8001438:	3740      	adds	r7, #64	@ 0x40
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
	...

08001440 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b08a      	sub	sp, #40	@ 0x28
 8001444:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001446:	4b31      	ldr	r3, [pc, #196]	@ (800150c <MX_CAN_Init+0xcc>)
 8001448:	4a31      	ldr	r2, [pc, #196]	@ (8001510 <MX_CAN_Init+0xd0>)
 800144a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800144c:	4b2f      	ldr	r3, [pc, #188]	@ (800150c <MX_CAN_Init+0xcc>)
 800144e:	2204      	movs	r2, #4
 8001450:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_LOOPBACK;
 8001452:	4b2e      	ldr	r3, [pc, #184]	@ (800150c <MX_CAN_Init+0xcc>)
 8001454:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001458:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800145a:	4b2c      	ldr	r3, [pc, #176]	@ (800150c <MX_CAN_Init+0xcc>)
 800145c:	2200      	movs	r2, #0
 800145e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001460:	4b2a      	ldr	r3, [pc, #168]	@ (800150c <MX_CAN_Init+0xcc>)
 8001462:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001466:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001468:	4b28      	ldr	r3, [pc, #160]	@ (800150c <MX_CAN_Init+0xcc>)
 800146a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800146e:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001470:	4b26      	ldr	r3, [pc, #152]	@ (800150c <MX_CAN_Init+0xcc>)
 8001472:	2200      	movs	r2, #0
 8001474:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8001476:	4b25      	ldr	r3, [pc, #148]	@ (800150c <MX_CAN_Init+0xcc>)
 8001478:	2201      	movs	r2, #1
 800147a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800147c:	4b23      	ldr	r3, [pc, #140]	@ (800150c <MX_CAN_Init+0xcc>)
 800147e:	2200      	movs	r2, #0
 8001480:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8001482:	4b22      	ldr	r3, [pc, #136]	@ (800150c <MX_CAN_Init+0xcc>)
 8001484:	2201      	movs	r2, #1
 8001486:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001488:	4b20      	ldr	r3, [pc, #128]	@ (800150c <MX_CAN_Init+0xcc>)
 800148a:	2200      	movs	r2, #0
 800148c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800148e:	4b1f      	ldr	r3, [pc, #124]	@ (800150c <MX_CAN_Init+0xcc>)
 8001490:	2200      	movs	r2, #0
 8001492:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001494:	481d      	ldr	r0, [pc, #116]	@ (800150c <MX_CAN_Init+0xcc>)
 8001496:	f000 fbf5 	bl	8001c84 <HAL_CAN_Init>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_CAN_Init+0x64>
  {
    Error_Handler();
 80014a0:	f000 f936 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canFilterConfig;

  canFilterConfig.FilterBank = 0;                         // Use filter bank 0
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;    // Use mask mode
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;   // 32-bit scale
 80014ac:	2301      	movs	r3, #1
 80014ae:	61fb      	str	r3, [r7, #28]
  canFilterConfig.FilterIdHigh = 0x0000;                 // ID doesn't matter
 80014b0:	2300      	movs	r3, #0
 80014b2:	603b      	str	r3, [r7, #0]
  canFilterConfig.FilterIdLow  = 0x0000;
 80014b4:	2300      	movs	r3, #0
 80014b6:	607b      	str	r3, [r7, #4]
  canFilterConfig.FilterMaskIdHigh = 0x0000;             // Mask = 0 = ignore all bits = allow all
 80014b8:	2300      	movs	r3, #0
 80014ba:	60bb      	str	r3, [r7, #8]
  canFilterConfig.FilterMaskIdLow  = 0x0000;
 80014bc:	2300      	movs	r3, #0
 80014be:	60fb      	str	r3, [r7, #12]
  canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;   // Put accepted messages in FIFO0
 80014c0:	2300      	movs	r3, #0
 80014c2:	613b      	str	r3, [r7, #16]
  canFilterConfig.FilterActivation = ENABLE;
 80014c4:	2301      	movs	r3, #1
 80014c6:	623b      	str	r3, [r7, #32]
  canFilterConfig.SlaveStartFilterBank = 14;
 80014c8:	230e      	movs	r3, #14
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24

  // Enable Filter
  if (HAL_CAN_ConfigFilter(&hcan, &canFilterConfig) != HAL_OK) {
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	480e      	ldr	r0, [pc, #56]	@ (800150c <MX_CAN_Init+0xcc>)
 80014d2:	f000 fcd2 	bl	8001e7a <HAL_CAN_ConfigFilter>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_CAN_Init+0xa0>
      Error_Handler();
 80014dc:	f000 f918 	bl	8001710 <Error_Handler>
  }

  // Start CAN peripheral
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 80014e0:	480a      	ldr	r0, [pc, #40]	@ (800150c <MX_CAN_Init+0xcc>)
 80014e2:	f000 fd93 	bl	800200c <HAL_CAN_Start>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <MX_CAN_Init+0xb0>
      Error_Handler();  // or print error
 80014ec:	f000 f910 	bl	8001710 <Error_Handler>
  }

  // Enable RX FIFO 0 message pending interrupt
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80014f0:	2102      	movs	r1, #2
 80014f2:	4806      	ldr	r0, [pc, #24]	@ (800150c <MX_CAN_Init+0xcc>)
 80014f4:	f000 ffbe 	bl	8002474 <HAL_CAN_ActivateNotification>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_CAN_Init+0xc2>
      Error_Handler();  // or print error
 80014fe:	f000 f907 	bl	8001710 <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8001502:	bf00      	nop
 8001504:	3728      	adds	r7, #40	@ 0x28
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	20000214 	.word	0x20000214
 8001510:	40006400 	.word	0x40006400

08001514 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001518:	4b12      	ldr	r3, [pc, #72]	@ (8001564 <MX_I2C1_Init+0x50>)
 800151a:	4a13      	ldr	r2, [pc, #76]	@ (8001568 <MX_I2C1_Init+0x54>)
 800151c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800151e:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001520:	4a12      	ldr	r2, [pc, #72]	@ (800156c <MX_I2C1_Init+0x58>)
 8001522:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001524:	4b0f      	ldr	r3, [pc, #60]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800152a:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001530:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001532:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001536:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001538:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <MX_I2C1_Init+0x50>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800153e:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001544:	4b07      	ldr	r3, [pc, #28]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800154a:	4b06      	ldr	r3, [pc, #24]	@ (8001564 <MX_I2C1_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001550:	4804      	ldr	r0, [pc, #16]	@ (8001564 <MX_I2C1_Init+0x50>)
 8001552:	f001 fc81 	bl	8002e58 <HAL_I2C_Init>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	d001      	beq.n	8001560 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800155c:	f000 f8d8 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	2000023c 	.word	0x2000023c
 8001568:	40005400 	.word	0x40005400
 800156c:	000186a0 	.word	0x000186a0

08001570 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001574:	4b11      	ldr	r3, [pc, #68]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 8001576:	4a12      	ldr	r2, [pc, #72]	@ (80015c0 <MX_USART1_UART_Init+0x50>)
 8001578:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800157a:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 800157c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001580:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001582:	4b0e      	ldr	r3, [pc, #56]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 8001584:	2200      	movs	r2, #0
 8001586:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001588:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 800158a:	2200      	movs	r2, #0
 800158c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800158e:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 8001590:	2200      	movs	r2, #0
 8001592:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001594:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 8001596:	220c      	movs	r2, #12
 8001598:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800159a:	4b08      	ldr	r3, [pc, #32]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a0:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <MX_USART1_UART_Init+0x4c>)
 80015a8:	f002 fe5c 	bl	8004264 <HAL_UART_Init>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80015b2:	f000 f8ad 	bl	8001710 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	20000290 	.word	0x20000290
 80015c0:	40013800 	.word	0x40013800

080015c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b088      	sub	sp, #32
 80015c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]
 80015d2:	605a      	str	r2, [r3, #4]
 80015d4:	609a      	str	r2, [r3, #8]
 80015d6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d8:	4b49      	ldr	r3, [pc, #292]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	4a48      	ldr	r2, [pc, #288]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015de:	f043 0310 	orr.w	r3, r3, #16
 80015e2:	6193      	str	r3, [r2, #24]
 80015e4:	4b46      	ldr	r3, [pc, #280]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0310 	and.w	r3, r3, #16
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f0:	4b43      	ldr	r3, [pc, #268]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	4a42      	ldr	r2, [pc, #264]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015f6:	f043 0320 	orr.w	r3, r3, #32
 80015fa:	6193      	str	r3, [r2, #24]
 80015fc:	4b40      	ldr	r3, [pc, #256]	@ (8001700 <MX_GPIO_Init+0x13c>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	f003 0320 	and.w	r3, r3, #32
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001608:	4b3d      	ldr	r3, [pc, #244]	@ (8001700 <MX_GPIO_Init+0x13c>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	4a3c      	ldr	r2, [pc, #240]	@ (8001700 <MX_GPIO_Init+0x13c>)
 800160e:	f043 0304 	orr.w	r3, r3, #4
 8001612:	6193      	str	r3, [r2, #24]
 8001614:	4b3a      	ldr	r3, [pc, #232]	@ (8001700 <MX_GPIO_Init+0x13c>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	f003 0304 	and.w	r3, r3, #4
 800161c:	607b      	str	r3, [r7, #4]
 800161e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001620:	4b37      	ldr	r3, [pc, #220]	@ (8001700 <MX_GPIO_Init+0x13c>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a36      	ldr	r2, [pc, #216]	@ (8001700 <MX_GPIO_Init+0x13c>)
 8001626:	f043 0308 	orr.w	r3, r3, #8
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b34      	ldr	r3, [pc, #208]	@ (8001700 <MX_GPIO_Init+0x13c>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	603b      	str	r3, [r7, #0]
 8001636:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800163e:	4831      	ldr	r0, [pc, #196]	@ (8001704 <MX_GPIO_Init+0x140>)
 8001640:	f001 fbf2 	bl	8002e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 800164a:	482f      	ldr	r0, [pc, #188]	@ (8001708 <MX_GPIO_Init+0x144>)
 800164c:	f001 fbec 	bl	8002e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001650:	2200      	movs	r2, #0
 8001652:	2120      	movs	r1, #32
 8001654:	482d      	ldr	r0, [pc, #180]	@ (800170c <MX_GPIO_Init+0x148>)
 8001656:	f001 fbe7 	bl	8002e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800165a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800165e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001660:	2301      	movs	r3, #1
 8001662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2302      	movs	r3, #2
 800166a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	4619      	mov	r1, r3
 8001672:	4824      	ldr	r0, [pc, #144]	@ (8001704 <MX_GPIO_Init+0x140>)
 8001674:	f001 fa54 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001678:	2302      	movs	r3, #2
 800167a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 0310 	add.w	r3, r7, #16
 8001684:	4619      	mov	r1, r3
 8001686:	4820      	ldr	r0, [pc, #128]	@ (8001708 <MX_GPIO_Init+0x144>)
 8001688:	f001 fa4a 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800168c:	2304      	movs	r3, #4
 800168e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4619      	mov	r1, r3
 800169e:	481a      	ldr	r0, [pc, #104]	@ (8001708 <MX_GPIO_Init+0x144>)
 80016a0:	f001 fa3e 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80016a4:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80016a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016aa:	2301      	movs	r3, #1
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2300      	movs	r3, #0
 80016b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b6:	f107 0310 	add.w	r3, r7, #16
 80016ba:	4619      	mov	r1, r3
 80016bc:	4812      	ldr	r0, [pc, #72]	@ (8001708 <MX_GPIO_Init+0x144>)
 80016be:	f001 fa2f 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB15 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3;
 80016c2:	f24c 0309 	movw	r3, #49161	@ 0xc009
 80016c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c8:	2300      	movs	r3, #0
 80016ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d0:	f107 0310 	add.w	r3, r7, #16
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_GPIO_Init+0x148>)
 80016d8:	f001 fa22 	bl	8002b20 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016dc:	2320      	movs	r3, #32
 80016de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e0:	2301      	movs	r3, #1
 80016e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2302      	movs	r3, #2
 80016ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ec:	f107 0310 	add.w	r3, r7, #16
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_GPIO_Init+0x148>)
 80016f4:	f001 fa14 	bl	8002b20 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80016f8:	bf00      	nop
 80016fa:	3720      	adds	r7, #32
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	40021000 	.word	0x40021000
 8001704:	40011000 	.word	0x40011000
 8001708:	40010800 	.word	0x40010800
 800170c:	40010c00 	.word	0x40010c00

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001714:	b672      	cpsid	i
}
 8001716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1);
 8001718:	2201      	movs	r2, #1
 800171a:	2140      	movs	r1, #64	@ 0x40
 800171c:	4809      	ldr	r0, [pc, #36]	@ (8001744 <Error_Handler+0x34>)
 800171e:	f001 fb83 	bl	8002e28 <HAL_GPIO_WritePin>
	      HAL_Delay(500);
 8001722:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001726:	f000 fa89 	bl	8001c3c <HAL_Delay>
	      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 0);
 800172a:	2200      	movs	r2, #0
 800172c:	2140      	movs	r1, #64	@ 0x40
 800172e:	4805      	ldr	r0, [pc, #20]	@ (8001744 <Error_Handler+0x34>)
 8001730:	f001 fb7a 	bl	8002e28 <HAL_GPIO_WritePin>
	      HAL_Delay(500);
 8001734:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001738:	f000 fa80 	bl	8001c3c <HAL_Delay>
	 break;
 800173c:	bf00      	nop
  }
  /* USER CODE END Error_Handler_Debug */
}
 800173e:	bf00      	nop
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40010800 	.word	0x40010800

08001748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001748:	b480      	push	{r7}
 800174a:	b085      	sub	sp, #20
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800174e:	4b15      	ldr	r3, [pc, #84]	@ (80017a4 <HAL_MspInit+0x5c>)
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	4a14      	ldr	r2, [pc, #80]	@ (80017a4 <HAL_MspInit+0x5c>)
 8001754:	f043 0301 	orr.w	r3, r3, #1
 8001758:	6193      	str	r3, [r2, #24]
 800175a:	4b12      	ldr	r3, [pc, #72]	@ (80017a4 <HAL_MspInit+0x5c>)
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	4b0f      	ldr	r3, [pc, #60]	@ (80017a4 <HAL_MspInit+0x5c>)
 8001768:	69db      	ldr	r3, [r3, #28]
 800176a:	4a0e      	ldr	r2, [pc, #56]	@ (80017a4 <HAL_MspInit+0x5c>)
 800176c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001770:	61d3      	str	r3, [r2, #28]
 8001772:	4b0c      	ldr	r3, [pc, #48]	@ (80017a4 <HAL_MspInit+0x5c>)
 8001774:	69db      	ldr	r3, [r3, #28]
 8001776:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800177a:	607b      	str	r3, [r7, #4]
 800177c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <HAL_MspInit+0x60>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	4a04      	ldr	r2, [pc, #16]	@ (80017a8 <HAL_MspInit+0x60>)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800179a:	bf00      	nop
 800179c:	3714      	adds	r7, #20
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000
 80017a8:	40010000 	.word	0x40010000

080017ac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b088      	sub	sp, #32
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b4:	f107 0310 	add.w	r3, r7, #16
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a20      	ldr	r2, [pc, #128]	@ (8001848 <HAL_CAN_MspInit+0x9c>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d139      	bne.n	8001840 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017cc:	4b1f      	ldr	r3, [pc, #124]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017d2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017d6:	61d3      	str	r3, [r2, #28]
 80017d8:	4b1c      	ldr	r3, [pc, #112]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017da:	69db      	ldr	r3, [r3, #28]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e4:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017e6:	699b      	ldr	r3, [r3, #24]
 80017e8:	4a18      	ldr	r2, [pc, #96]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017ea:	f043 0304 	orr.w	r3, r3, #4
 80017ee:	6193      	str	r3, [r2, #24]
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <HAL_CAN_MspInit+0xa0>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f003 0304 	and.w	r3, r3, #4
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80017fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001800:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800180a:	f107 0310 	add.w	r3, r7, #16
 800180e:	4619      	mov	r1, r3
 8001810:	480f      	ldr	r0, [pc, #60]	@ (8001850 <HAL_CAN_MspInit+0xa4>)
 8001812:	f001 f985 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001816:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800181a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181c:	2302      	movs	r3, #2
 800181e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001820:	2303      	movs	r3, #3
 8001822:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4619      	mov	r1, r3
 800182a:	4809      	ldr	r0, [pc, #36]	@ (8001850 <HAL_CAN_MspInit+0xa4>)
 800182c:	f001 f978 	bl	8002b20 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8001830:	2200      	movs	r2, #0
 8001832:	2100      	movs	r1, #0
 8001834:	2014      	movs	r0, #20
 8001836:	f001 f93c 	bl	8002ab2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800183a:	2014      	movs	r0, #20
 800183c:	f001 f955 	bl	8002aea <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001840:	bf00      	nop
 8001842:	3720      	adds	r7, #32
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	40006400 	.word	0x40006400
 800184c:	40021000 	.word	0x40021000
 8001850:	40010800 	.word	0x40010800

08001854 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185c:	f107 0310 	add.w	r3, r7, #16
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
 8001864:	605a      	str	r2, [r3, #4]
 8001866:	609a      	str	r2, [r3, #8]
 8001868:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4a15      	ldr	r2, [pc, #84]	@ (80018c4 <HAL_I2C_MspInit+0x70>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d123      	bne.n	80018bc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001874:	4b14      	ldr	r3, [pc, #80]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	4a13      	ldr	r2, [pc, #76]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 800187a:	f043 0308 	orr.w	r3, r3, #8
 800187e:	6193      	str	r3, [r2, #24]
 8001880:	4b11      	ldr	r3, [pc, #68]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	f003 0308 	and.w	r3, r3, #8
 8001888:	60fb      	str	r3, [r7, #12]
 800188a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800188c:	23c0      	movs	r3, #192	@ 0xc0
 800188e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001890:	2312      	movs	r3, #18
 8001892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001894:	2303      	movs	r3, #3
 8001896:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001898:	f107 0310 	add.w	r3, r7, #16
 800189c:	4619      	mov	r1, r3
 800189e:	480b      	ldr	r0, [pc, #44]	@ (80018cc <HAL_I2C_MspInit+0x78>)
 80018a0:	f001 f93e 	bl	8002b20 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018a4:	4b08      	ldr	r3, [pc, #32]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 80018a6:	69db      	ldr	r3, [r3, #28]
 80018a8:	4a07      	ldr	r2, [pc, #28]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 80018aa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018ae:	61d3      	str	r3, [r2, #28]
 80018b0:	4b05      	ldr	r3, [pc, #20]	@ (80018c8 <HAL_I2C_MspInit+0x74>)
 80018b2:	69db      	ldr	r3, [r3, #28]
 80018b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b8:	60bb      	str	r3, [r7, #8]
 80018ba:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018bc:	bf00      	nop
 80018be:	3720      	adds	r7, #32
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	40005400 	.word	0x40005400
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010c00 	.word	0x40010c00

080018d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b088      	sub	sp, #32
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 0310 	add.w	r3, r7, #16
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a1c      	ldr	r2, [pc, #112]	@ (800195c <HAL_UART_MspInit+0x8c>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d131      	bne.n	8001954 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001960 <HAL_UART_MspInit+0x90>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a1a      	ldr	r2, [pc, #104]	@ (8001960 <HAL_UART_MspInit+0x90>)
 80018f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b18      	ldr	r3, [pc, #96]	@ (8001960 <HAL_UART_MspInit+0x90>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001908:	4b15      	ldr	r3, [pc, #84]	@ (8001960 <HAL_UART_MspInit+0x90>)
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	4a14      	ldr	r2, [pc, #80]	@ (8001960 <HAL_UART_MspInit+0x90>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	6193      	str	r3, [r2, #24]
 8001914:	4b12      	ldr	r3, [pc, #72]	@ (8001960 <HAL_UART_MspInit+0x90>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	f003 0304 	and.w	r3, r3, #4
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001920:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001924:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001926:	2302      	movs	r3, #2
 8001928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800192a:	2303      	movs	r3, #3
 800192c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800192e:	f107 0310 	add.w	r3, r7, #16
 8001932:	4619      	mov	r1, r3
 8001934:	480b      	ldr	r0, [pc, #44]	@ (8001964 <HAL_UART_MspInit+0x94>)
 8001936:	f001 f8f3 	bl	8002b20 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800193a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800193e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001940:	2300      	movs	r3, #0
 8001942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001948:	f107 0310 	add.w	r3, r7, #16
 800194c:	4619      	mov	r1, r3
 800194e:	4805      	ldr	r0, [pc, #20]	@ (8001964 <HAL_UART_MspInit+0x94>)
 8001950:	f001 f8e6 	bl	8002b20 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001954:	bf00      	nop
 8001956:	3720      	adds	r7, #32
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40013800 	.word	0x40013800
 8001960:	40021000 	.word	0x40021000
 8001964:	40010800 	.word	0x40010800

08001968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800196c:	bf00      	nop
 800196e:	e7fd      	b.n	800196c <NMI_Handler+0x4>

08001970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <HardFault_Handler+0x4>

08001978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800197c:	bf00      	nop
 800197e:	e7fd      	b.n	800197c <MemManage_Handler+0x4>

08001980 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001984:	bf00      	nop
 8001986:	e7fd      	b.n	8001984 <BusFault_Handler+0x4>

08001988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <UsageFault_Handler+0x4>

08001990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001994:	bf00      	nop
 8001996:	46bd      	mov	sp, r7
 8001998:	bc80      	pop	{r7}
 800199a:	4770      	bx	lr

0800199c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr

080019a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bc80      	pop	{r7}
 80019b2:	4770      	bx	lr

080019b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b8:	f000 f924 	bl	8001c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019bc:	bf00      	nop
 80019be:	bd80      	pop	{r7, pc}

080019c0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80019c4:	4802      	ldr	r0, [pc, #8]	@ (80019d0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80019c6:	f000 fd7a 	bl	80024be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80019ca:	bf00      	nop
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	20000214 	.word	0x20000214

080019d4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  return 1;
 80019d8:	2301      	movs	r3, #1
}
 80019da:	4618      	mov	r0, r3
 80019dc:	46bd      	mov	sp, r7
 80019de:	bc80      	pop	{r7}
 80019e0:	4770      	bx	lr

080019e2 <_kill>:

int _kill(int pid, int sig)
{
 80019e2:	b580      	push	{r7, lr}
 80019e4:	b082      	sub	sp, #8
 80019e6:	af00      	add	r7, sp, #0
 80019e8:	6078      	str	r0, [r7, #4]
 80019ea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ec:	f003 fd16 	bl	800541c <__errno>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2216      	movs	r2, #22
 80019f4:	601a      	str	r2, [r3, #0]
  return -1;
 80019f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3708      	adds	r7, #8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <_exit>:

void _exit (int status)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a0a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0e:	6878      	ldr	r0, [r7, #4]
 8001a10:	f7ff ffe7 	bl	80019e2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a14:	bf00      	nop
 8001a16:	e7fd      	b.n	8001a14 <_exit+0x12>

08001a18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a24:	2300      	movs	r3, #0
 8001a26:	617b      	str	r3, [r7, #20]
 8001a28:	e00a      	b.n	8001a40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a2a:	f3af 8000 	nop.w
 8001a2e:	4601      	mov	r1, r0
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	60ba      	str	r2, [r7, #8]
 8001a36:	b2ca      	uxtb	r2, r1
 8001a38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	617b      	str	r3, [r7, #20]
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	dbf0      	blt.n	8001a2a <_read+0x12>
  }

  return len;
 8001a48:	687b      	ldr	r3, [r7, #4]
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}

08001a52 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bc80      	pop	{r7}
 8001a66:	4770      	bx	lr

08001a68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
 8001a70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a78:	605a      	str	r2, [r3, #4]
  return 0;
 8001a7a:	2300      	movs	r3, #0
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bc80      	pop	{r7}
 8001a84:	4770      	bx	lr

08001a86 <_isatty>:

int _isatty(int file)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b083      	sub	sp, #12
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a8e:	2301      	movs	r3, #1
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bc80      	pop	{r7}
 8001a98:	4770      	bx	lr

08001a9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
	...

08001ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001abc:	4a14      	ldr	r2, [pc, #80]	@ (8001b10 <_sbrk+0x5c>)
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <_sbrk+0x60>)
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac8:	4b13      	ldr	r3, [pc, #76]	@ (8001b18 <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d102      	bne.n	8001ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <_sbrk+0x64>)
 8001ad2:	4a12      	ldr	r2, [pc, #72]	@ (8001b1c <_sbrk+0x68>)
 8001ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <_sbrk+0x64>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d207      	bcs.n	8001af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae4:	f003 fc9a 	bl	800541c <__errno>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	220c      	movs	r2, #12
 8001aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
 8001af2:	e009      	b.n	8001b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af4:	4b08      	ldr	r3, [pc, #32]	@ (8001b18 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afa:	4b07      	ldr	r3, [pc, #28]	@ (8001b18 <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a05      	ldr	r2, [pc, #20]	@ (8001b18 <_sbrk+0x64>)
 8001b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b06:	68fb      	ldr	r3, [r7, #12]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20005000 	.word	0x20005000
 8001b14:	00000400 	.word	0x00000400
 8001b18:	200002d8 	.word	0x200002d8
 8001b1c:	20000430 	.word	0x20000430

08001b20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bc80      	pop	{r7}
 8001b2a:	4770      	bx	lr

08001b2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b2c:	f7ff fff8 	bl	8001b20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b30:	480b      	ldr	r0, [pc, #44]	@ (8001b60 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b32:	490c      	ldr	r1, [pc, #48]	@ (8001b64 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b34:	4a0c      	ldr	r2, [pc, #48]	@ (8001b68 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b38:	e002      	b.n	8001b40 <LoopCopyDataInit>

08001b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b3e:	3304      	adds	r3, #4

08001b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b44:	d3f9      	bcc.n	8001b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b46:	4a09      	ldr	r2, [pc, #36]	@ (8001b6c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b48:	4c09      	ldr	r4, [pc, #36]	@ (8001b70 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b4c:	e001      	b.n	8001b52 <LoopFillZerobss>

08001b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b50:	3204      	adds	r2, #4

08001b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b54:	d3fb      	bcc.n	8001b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b56:	f003 fc67 	bl	8005428 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b5a:	f7ff fbd3 	bl	8001304 <main>
  bx lr
 8001b5e:	4770      	bx	lr
  ldr r0, =_sdata
 8001b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b64:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001b68:	08007748 	.word	0x08007748
  ldr r2, =_sbss
 8001b6c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001b70:	2000042c 	.word	0x2000042c

08001b74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b74:	e7fe      	b.n	8001b74 <ADC1_2_IRQHandler>
	...

08001b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b7c:	4b08      	ldr	r3, [pc, #32]	@ (8001ba0 <HAL_Init+0x28>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a07      	ldr	r2, [pc, #28]	@ (8001ba0 <HAL_Init+0x28>)
 8001b82:	f043 0310 	orr.w	r3, r3, #16
 8001b86:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b88:	2003      	movs	r0, #3
 8001b8a:	f000 ff87 	bl	8002a9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b8e:	200f      	movs	r0, #15
 8001b90:	f000 f808 	bl	8001ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b94:	f7ff fdd8 	bl	8001748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40022000 	.word	0x40022000

08001ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001bac:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <HAL_InitTick+0x54>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <HAL_InitTick+0x58>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8001bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 ff9f 	bl	8002b06 <HAL_SYSTICK_Config>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e00e      	b.n	8001bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2b0f      	cmp	r3, #15
 8001bd6:	d80a      	bhi.n	8001bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	6879      	ldr	r1, [r7, #4]
 8001bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8001be0:	f000 ff67 	bl	8002ab2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001be4:	4a06      	ldr	r2, [pc, #24]	@ (8001c00 <HAL_InitTick+0x5c>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bea:	2300      	movs	r3, #0
 8001bec:	e000      	b.n	8001bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3708      	adds	r7, #8
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000000 	.word	0x20000000
 8001bfc:	20000008 	.word	0x20000008
 8001c00:	20000004 	.word	0x20000004

08001c04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c04:	b480      	push	{r7}
 8001c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c08:	4b05      	ldr	r3, [pc, #20]	@ (8001c20 <HAL_IncTick+0x1c>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <HAL_IncTick+0x20>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4413      	add	r3, r2
 8001c14:	4a03      	ldr	r2, [pc, #12]	@ (8001c24 <HAL_IncTick+0x20>)
 8001c16:	6013      	str	r3, [r2, #0]
}
 8001c18:	bf00      	nop
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bc80      	pop	{r7}
 8001c1e:	4770      	bx	lr
 8001c20:	20000008 	.word	0x20000008
 8001c24:	200002dc 	.word	0x200002dc

08001c28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c2c:	4b02      	ldr	r3, [pc, #8]	@ (8001c38 <HAL_GetTick+0x10>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bc80      	pop	{r7}
 8001c36:	4770      	bx	lr
 8001c38:	200002dc 	.word	0x200002dc

08001c3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c44:	f7ff fff0 	bl	8001c28 <HAL_GetTick>
 8001c48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c54:	d005      	beq.n	8001c62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c56:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <HAL_Delay+0x44>)
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	461a      	mov	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	4413      	add	r3, r2
 8001c60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c62:	bf00      	nop
 8001c64:	f7ff ffe0 	bl	8001c28 <HAL_GetTick>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d8f7      	bhi.n	8001c64 <HAL_Delay+0x28>
  {
  }
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000008 	.word	0x20000008

08001c84 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e0ed      	b.n	8001e72 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d102      	bne.n	8001ca8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f7ff fd82 	bl	80017ac <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f042 0201 	orr.w	r2, r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cb8:	f7ff ffb6 	bl	8001c28 <HAL_GetTick>
 8001cbc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001cbe:	e012      	b.n	8001ce6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cc0:	f7ff ffb2 	bl	8001c28 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b0a      	cmp	r3, #10
 8001ccc:	d90b      	bls.n	8001ce6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2205      	movs	r2, #5
 8001cde:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e0c5      	b.n	8001e72 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0e5      	beq.n	8001cc0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f022 0202 	bic.w	r2, r2, #2
 8001d02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d04:	f7ff ff90 	bl	8001c28 <HAL_GetTick>
 8001d08:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d0a:	e012      	b.n	8001d32 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d0c:	f7ff ff8c 	bl	8001c28 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b0a      	cmp	r3, #10
 8001d18:	d90b      	bls.n	8001d32 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2205      	movs	r2, #5
 8001d2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e09f      	b.n	8001e72 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0302 	and.w	r3, r3, #2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e5      	bne.n	8001d0c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7e1b      	ldrb	r3, [r3, #24]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d108      	bne.n	8001d5a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	e007      	b.n	8001d6a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001d68:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	7e5b      	ldrb	r3, [r3, #25]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d108      	bne.n	8001d84 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	e007      	b.n	8001d94 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d92:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	7e9b      	ldrb	r3, [r3, #26]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d108      	bne.n	8001dae <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f042 0220 	orr.w	r2, r2, #32
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	e007      	b.n	8001dbe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f022 0220 	bic.w	r2, r2, #32
 8001dbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	7edb      	ldrb	r3, [r3, #27]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d108      	bne.n	8001dd8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f022 0210 	bic.w	r2, r2, #16
 8001dd4:	601a      	str	r2, [r3, #0]
 8001dd6:	e007      	b.n	8001de8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f042 0210 	orr.w	r2, r2, #16
 8001de6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	7f1b      	ldrb	r3, [r3, #28]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d108      	bne.n	8001e02 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0208 	orr.w	r2, r2, #8
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	e007      	b.n	8001e12 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0208 	bic.w	r2, r2, #8
 8001e10:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	7f5b      	ldrb	r3, [r3, #29]
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d108      	bne.n	8001e2c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 0204 	orr.w	r2, r2, #4
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	e007      	b.n	8001e3c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0204 	bic.w	r2, r2, #4
 8001e3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	689a      	ldr	r2, [r3, #8]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	695b      	ldr	r3, [r3, #20]
 8001e50:	ea42 0103 	orr.w	r1, r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	1e5a      	subs	r2, r3, #1
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2200      	movs	r2, #0
 8001e66:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001e7a:	b480      	push	{r7}
 8001e7c:	b087      	sub	sp, #28
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e90:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001e92:	7cfb      	ldrb	r3, [r7, #19]
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d003      	beq.n	8001ea0 <HAL_CAN_ConfigFilter+0x26>
 8001e98:	7cfb      	ldrb	r3, [r7, #19]
 8001e9a:	2b02      	cmp	r3, #2
 8001e9c:	f040 80aa 	bne.w	8001ff4 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ea6:	f043 0201 	orr.w	r2, r3, #1
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	f003 031f 	and.w	r3, r3, #31
 8001eb8:	2201      	movs	r2, #1
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	401a      	ands	r2, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	69db      	ldr	r3, [r3, #28]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d123      	bne.n	8001f22 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001eda:	697b      	ldr	r3, [r7, #20]
 8001edc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001efc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	3248      	adds	r2, #72	@ 0x48
 8001f02:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f16:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f18:	6979      	ldr	r1, [r7, #20]
 8001f1a:	3348      	adds	r3, #72	@ 0x48
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	440b      	add	r3, r1
 8001f20:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d122      	bne.n	8001f70 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	431a      	orrs	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f46:	683a      	ldr	r2, [r7, #0]
 8001f48:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001f4a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	3248      	adds	r2, #72	@ 0x48
 8001f50:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	68db      	ldr	r3, [r3, #12]
 8001f5e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f64:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f66:	6979      	ldr	r1, [r7, #20]
 8001f68:	3348      	adds	r3, #72	@ 0x48
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	440b      	add	r3, r1
 8001f6e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d109      	bne.n	8001f8c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	43db      	mvns	r3, r3
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001f8a:	e007      	b.n	8001f9c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	431a      	orrs	r2, r3
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	691b      	ldr	r3, [r3, #16]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d109      	bne.n	8001fb8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	43db      	mvns	r3, r3
 8001fae:	401a      	ands	r2, r3
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001fb6:	e007      	b.n	8001fc8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d107      	bne.n	8001fe0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	431a      	orrs	r2, r3
 8001fda:	697b      	ldr	r3, [r7, #20]
 8001fdc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001fe6:	f023 0201 	bic.w	r2, r3, #1
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	e006      	b.n	8002002 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
  }
}
 8002002:	4618      	mov	r0, r3
 8002004:	371c      	adds	r7, #28
 8002006:	46bd      	mov	sp, r7
 8002008:	bc80      	pop	{r7}
 800200a:	4770      	bx	lr

0800200c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	f893 3020 	ldrb.w	r3, [r3, #32]
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b01      	cmp	r3, #1
 800201e:	d12e      	bne.n	800207e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f022 0201 	bic.w	r2, r2, #1
 8002036:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002038:	f7ff fdf6 	bl	8001c28 <HAL_GetTick>
 800203c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800203e:	e012      	b.n	8002066 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002040:	f7ff fdf2 	bl	8001c28 <HAL_GetTick>
 8002044:	4602      	mov	r2, r0
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	1ad3      	subs	r3, r2, r3
 800204a:	2b0a      	cmp	r3, #10
 800204c:	d90b      	bls.n	8002066 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002052:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2205      	movs	r2, #5
 800205e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e012      	b.n	800208c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0301 	and.w	r3, r3, #1
 8002070:	2b00      	cmp	r3, #0
 8002072:	d1e5      	bne.n	8002040 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800207a:	2300      	movs	r3, #0
 800207c:	e006      	b.n	800208c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
  }
}
 800208c:	4618      	mov	r0, r3
 800208e:	3710      	adds	r7, #16
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002094:	b480      	push	{r7}
 8002096:	b089      	sub	sp, #36	@ 0x24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
 80020a0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80020b2:	7ffb      	ldrb	r3, [r7, #31]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d003      	beq.n	80020c0 <HAL_CAN_AddTxMessage+0x2c>
 80020b8:	7ffb      	ldrb	r3, [r7, #31]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	f040 80ad 	bne.w	800221a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10a      	bne.n	80020e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020ca:	69bb      	ldr	r3, [r7, #24]
 80020cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d105      	bne.n	80020e0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80020d4:	69bb      	ldr	r3, [r7, #24]
 80020d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8095 	beq.w	800220a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	0e1b      	lsrs	r3, r3, #24
 80020e4:	f003 0303 	and.w	r3, r3, #3
 80020e8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80020ea:	2201      	movs	r2, #1
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	409a      	lsls	r2, r3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10d      	bne.n	8002118 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002106:	68f9      	ldr	r1, [r7, #12]
 8002108:	6809      	ldr	r1, [r1, #0]
 800210a:	431a      	orrs	r2, r3
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	3318      	adds	r3, #24
 8002110:	011b      	lsls	r3, r3, #4
 8002112:	440b      	add	r3, r1
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	e00f      	b.n	8002138 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002122:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002128:	68f9      	ldr	r1, [r7, #12]
 800212a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800212c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	3318      	adds	r3, #24
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	440b      	add	r3, r1
 8002136:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6819      	ldr	r1, [r3, #0]
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	691a      	ldr	r2, [r3, #16]
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	3318      	adds	r3, #24
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	440b      	add	r3, r1
 8002148:	3304      	adds	r3, #4
 800214a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	7d1b      	ldrb	r3, [r3, #20]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d111      	bne.n	8002178 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3318      	adds	r3, #24
 800215c:	011b      	lsls	r3, r3, #4
 800215e:	4413      	add	r3, r2
 8002160:	3304      	adds	r3, #4
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	68fa      	ldr	r2, [r7, #12]
 8002166:	6811      	ldr	r1, [r2, #0]
 8002168:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	3318      	adds	r3, #24
 8002170:	011b      	lsls	r3, r3, #4
 8002172:	440b      	add	r3, r1
 8002174:	3304      	adds	r3, #4
 8002176:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	3307      	adds	r3, #7
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	061a      	lsls	r2, r3, #24
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	3306      	adds	r3, #6
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	041b      	lsls	r3, r3, #16
 8002188:	431a      	orrs	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	3305      	adds	r3, #5
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	021b      	lsls	r3, r3, #8
 8002192:	4313      	orrs	r3, r2
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	3204      	adds	r2, #4
 8002198:	7812      	ldrb	r2, [r2, #0]
 800219a:	4610      	mov	r0, r2
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	6811      	ldr	r1, [r2, #0]
 80021a0:	ea43 0200 	orr.w	r2, r3, r0
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	011b      	lsls	r3, r3, #4
 80021a8:	440b      	add	r3, r1
 80021aa:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80021ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	3303      	adds	r3, #3
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	061a      	lsls	r2, r3, #24
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	3302      	adds	r3, #2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	041b      	lsls	r3, r3, #16
 80021c0:	431a      	orrs	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	3301      	adds	r3, #1
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	021b      	lsls	r3, r3, #8
 80021ca:	4313      	orrs	r3, r2
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	7812      	ldrb	r2, [r2, #0]
 80021d0:	4610      	mov	r0, r2
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	6811      	ldr	r1, [r2, #0]
 80021d6:	ea43 0200 	orr.w	r2, r3, r0
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	440b      	add	r3, r1
 80021e0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80021e4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	3318      	adds	r3, #24
 80021ee:	011b      	lsls	r3, r3, #4
 80021f0:	4413      	add	r3, r2
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	6811      	ldr	r1, [r2, #0]
 80021f8:	f043 0201 	orr.w	r2, r3, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	3318      	adds	r3, #24
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	440b      	add	r3, r1
 8002204:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002206:	2300      	movs	r3, #0
 8002208:	e00e      	b.n	8002228 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800220e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e006      	b.n	8002228 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
  }
}
 8002228:	4618      	mov	r0, r3
 800222a:	3724      	adds	r7, #36	@ 0x24
 800222c:	46bd      	mov	sp, r7
 800222e:	bc80      	pop	{r7}
 8002230:	4770      	bx	lr

08002232 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002232:	b480      	push	{r7}
 8002234:	b087      	sub	sp, #28
 8002236:	af00      	add	r7, sp, #0
 8002238:	60f8      	str	r0, [r7, #12]
 800223a:	60b9      	str	r1, [r7, #8]
 800223c:	607a      	str	r2, [r7, #4]
 800223e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002246:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002248:	7dfb      	ldrb	r3, [r7, #23]
 800224a:	2b01      	cmp	r3, #1
 800224c:	d003      	beq.n	8002256 <HAL_CAN_GetRxMessage+0x24>
 800224e:	7dfb      	ldrb	r3, [r7, #23]
 8002250:	2b02      	cmp	r3, #2
 8002252:	f040 8103 	bne.w	800245c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d10e      	bne.n	800227a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	68db      	ldr	r3, [r3, #12]
 8002262:	f003 0303 	and.w	r3, r3, #3
 8002266:	2b00      	cmp	r3, #0
 8002268:	d116      	bne.n	8002298 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e0f7      	b.n	800246a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	691b      	ldr	r3, [r3, #16]
 8002280:	f003 0303 	and.w	r3, r3, #3
 8002284:	2b00      	cmp	r3, #0
 8002286:	d107      	bne.n	8002298 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e0e8      	b.n	800246a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	331b      	adds	r3, #27
 80022a0:	011b      	lsls	r3, r3, #4
 80022a2:	4413      	add	r3, r2
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f003 0204 	and.w	r2, r3, #4
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d10c      	bne.n	80022d0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	331b      	adds	r3, #27
 80022be:	011b      	lsls	r3, r3, #4
 80022c0:	4413      	add	r3, r2
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	0d5b      	lsrs	r3, r3, #21
 80022c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	e00b      	b.n	80022e8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	331b      	adds	r3, #27
 80022d8:	011b      	lsls	r3, r3, #4
 80022da:	4413      	add	r3, r2
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	08db      	lsrs	r3, r3, #3
 80022e0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	331b      	adds	r3, #27
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	4413      	add	r3, r2
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0202 	and.w	r2, r3, #2
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	331b      	adds	r3, #27
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	4413      	add	r3, r2
 800230a:	3304      	adds	r3, #4
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f003 0308 	and.w	r3, r3, #8
 8002312:	2b00      	cmp	r3, #0
 8002314:	d003      	beq.n	800231e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2208      	movs	r2, #8
 800231a:	611a      	str	r2, [r3, #16]
 800231c:	e00b      	b.n	8002336 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681a      	ldr	r2, [r3, #0]
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	331b      	adds	r3, #27
 8002326:	011b      	lsls	r3, r3, #4
 8002328:	4413      	add	r3, r2
 800232a:	3304      	adds	r3, #4
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 020f 	and.w	r2, r3, #15
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	331b      	adds	r3, #27
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	4413      	add	r3, r2
 8002342:	3304      	adds	r3, #4
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	0a1b      	lsrs	r3, r3, #8
 8002348:	b2da      	uxtb	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	331b      	adds	r3, #27
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	4413      	add	r3, r2
 800235a:	3304      	adds	r3, #4
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	0c1b      	lsrs	r3, r3, #16
 8002360:	b29a      	uxth	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681a      	ldr	r2, [r3, #0]
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	4413      	add	r3, r2
 8002370:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	b2da      	uxtb	r2, r3
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	4413      	add	r3, r2
 8002386:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	0a1a      	lsrs	r2, r3, #8
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	b2d2      	uxtb	r2, r2
 8002394:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	011b      	lsls	r3, r3, #4
 800239e:	4413      	add	r3, r2
 80023a0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	0c1a      	lsrs	r2, r3, #16
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	3302      	adds	r3, #2
 80023ac:	b2d2      	uxtb	r2, r2
 80023ae:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	4413      	add	r3, r2
 80023ba:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	0e1a      	lsrs	r2, r3, #24
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	3303      	adds	r3, #3
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	011b      	lsls	r3, r3, #4
 80023d2:	4413      	add	r3, r2
 80023d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	3304      	adds	r3, #4
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	011b      	lsls	r3, r3, #4
 80023ea:	4413      	add	r3, r2
 80023ec:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	0a1a      	lsrs	r2, r3, #8
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	3305      	adds	r3, #5
 80023f8:	b2d2      	uxtb	r2, r2
 80023fa:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	4413      	add	r3, r2
 8002406:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	0c1a      	lsrs	r2, r3, #16
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	3306      	adds	r3, #6
 8002412:	b2d2      	uxtb	r2, r2
 8002414:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	011b      	lsls	r3, r3, #4
 800241e:	4413      	add	r3, r2
 8002420:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	0e1a      	lsrs	r2, r3, #24
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	3307      	adds	r3, #7
 800242c:	b2d2      	uxtb	r2, r2
 800242e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d108      	bne.n	8002448 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68da      	ldr	r2, [r3, #12]
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f042 0220 	orr.w	r2, r2, #32
 8002444:	60da      	str	r2, [r3, #12]
 8002446:	e007      	b.n	8002458 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	691a      	ldr	r2, [r3, #16]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f042 0220 	orr.w	r2, r2, #32
 8002456:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002458:	2300      	movs	r3, #0
 800245a:	e006      	b.n	800246a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002460:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
  }
}
 800246a:	4618      	mov	r0, r3
 800246c:	371c      	adds	r7, #28
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002484:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d002      	beq.n	8002492 <HAL_CAN_ActivateNotification+0x1e>
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	2b02      	cmp	r3, #2
 8002490:	d109      	bne.n	80024a6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6959      	ldr	r1, [r3, #20]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	683a      	ldr	r2, [r7, #0]
 800249e:	430a      	orrs	r2, r1
 80024a0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80024a2:	2300      	movs	r3, #0
 80024a4:	e006      	b.n	80024b4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024aa:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
  }
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80024be:	b580      	push	{r7, lr}
 80024c0:	b08a      	sub	sp, #40	@ 0x28
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80024c6:	2300      	movs	r3, #0
 80024c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	695b      	ldr	r3, [r3, #20]
 80024d0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	691b      	ldr	r3, [r3, #16]
 80024f0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80024fa:	6a3b      	ldr	r3, [r7, #32]
 80024fc:	f003 0301 	and.w	r3, r3, #1
 8002500:	2b00      	cmp	r3, #0
 8002502:	d07c      	beq.n	80025fe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d023      	beq.n	8002556 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2201      	movs	r2, #1
 8002514:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002516:	69bb      	ldr	r3, [r7, #24]
 8002518:	f003 0302 	and.w	r3, r3, #2
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f000 f983 	bl	800282c <HAL_CAN_TxMailbox0CompleteCallback>
 8002526:	e016      	b.n	8002556 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	f003 0304 	and.w	r3, r3, #4
 800252e:	2b00      	cmp	r3, #0
 8002530:	d004      	beq.n	800253c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002534:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002538:	627b      	str	r3, [r7, #36]	@ 0x24
 800253a:	e00c      	b.n	8002556 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	f003 0308 	and.w	r3, r3, #8
 8002542:	2b00      	cmp	r3, #0
 8002544:	d004      	beq.n	8002550 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002548:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24
 800254e:	e002      	b.n	8002556 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f986 	bl	8002862 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255c:	2b00      	cmp	r3, #0
 800255e:	d024      	beq.n	80025aa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002568:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002570:	2b00      	cmp	r3, #0
 8002572:	d003      	beq.n	800257c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f000 f962 	bl	800283e <HAL_CAN_TxMailbox1CompleteCallback>
 800257a:	e016      	b.n	80025aa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800257c:	69bb      	ldr	r3, [r7, #24]
 800257e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002582:	2b00      	cmp	r3, #0
 8002584:	d004      	beq.n	8002590 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002588:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800258c:	627b      	str	r3, [r7, #36]	@ 0x24
 800258e:	e00c      	b.n	80025aa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002590:	69bb      	ldr	r3, [r7, #24]
 8002592:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002596:	2b00      	cmp	r3, #0
 8002598:	d004      	beq.n	80025a4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025a2:	e002      	b.n	80025aa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f965 	bl	8002874 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d024      	beq.n	80025fe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80025bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f000 f941 	bl	8002850 <HAL_CAN_TxMailbox2CompleteCallback>
 80025ce:	e016      	b.n	80025fe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d004      	beq.n	80025e4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80025da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80025e2:	e00c      	b.n	80025fe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d004      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025f6:	e002      	b.n	80025fe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f944 	bl	8002886 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00c      	beq.n	8002622 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f003 0310 	and.w	r3, r3, #16
 800260e:	2b00      	cmp	r3, #0
 8002610:	d007      	beq.n	8002622 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002614:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2210      	movs	r2, #16
 8002620:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002622:	6a3b      	ldr	r3, [r7, #32]
 8002624:	f003 0304 	and.w	r3, r3, #4
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00b      	beq.n	8002644 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f003 0308 	and.w	r3, r3, #8
 8002632:	2b00      	cmp	r3, #0
 8002634:	d006      	beq.n	8002644 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2208      	movs	r2, #8
 800263c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f92a 	bl	8002898 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d009      	beq.n	8002662 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f003 0303 	and.w	r3, r3, #3
 8002658:	2b00      	cmp	r3, #0
 800265a:	d002      	beq.n	8002662 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7fe fdab 	bl	80011b8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00c      	beq.n	8002686 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	f003 0310 	and.w	r3, r3, #16
 8002672:	2b00      	cmp	r3, #0
 8002674:	d007      	beq.n	8002686 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2210      	movs	r2, #16
 8002684:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002686:	6a3b      	ldr	r3, [r7, #32]
 8002688:	f003 0320 	and.w	r3, r3, #32
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00b      	beq.n	80026a8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	f003 0308 	and.w	r3, r3, #8
 8002696:	2b00      	cmp	r3, #0
 8002698:	d006      	beq.n	80026a8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	2208      	movs	r2, #8
 80026a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80026a2:	6878      	ldr	r0, [r7, #4]
 80026a4:	f000 f90a 	bl	80028bc <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80026a8:	6a3b      	ldr	r3, [r7, #32]
 80026aa:	f003 0310 	and.w	r3, r3, #16
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d009      	beq.n	80026c6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f003 0303 	and.w	r3, r3, #3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f8f2 	bl	80028aa <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80026c6:	6a3b      	ldr	r3, [r7, #32]
 80026c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00b      	beq.n	80026e8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f003 0310 	and.w	r3, r3, #16
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d006      	beq.n	80026e8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2210      	movs	r2, #16
 80026e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80026e2:	6878      	ldr	r0, [r7, #4]
 80026e4:	f000 f8f3 	bl	80028ce <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80026e8:	6a3b      	ldr	r3, [r7, #32]
 80026ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00b      	beq.n	800270a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d006      	beq.n	800270a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2208      	movs	r2, #8
 8002702:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f8eb 	bl	80028e0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800270a:	6a3b      	ldr	r3, [r7, #32]
 800270c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d07b      	beq.n	800280c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d072      	beq.n	8002804 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800271e:	6a3b      	ldr	r3, [r7, #32]
 8002720:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	d008      	beq.n	800273a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800272e:	2b00      	cmp	r3, #0
 8002730:	d003      	beq.n	800273a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002734:	f043 0301 	orr.w	r3, r3, #1
 8002738:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800273a:	6a3b      	ldr	r3, [r7, #32]
 800273c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002740:	2b00      	cmp	r3, #0
 8002742:	d008      	beq.n	8002756 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800274e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002766:	2b00      	cmp	r3, #0
 8002768:	d003      	beq.n	8002772 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800276a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276c:	f043 0304 	orr.w	r3, r3, #4
 8002770:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002772:	6a3b      	ldr	r3, [r7, #32]
 8002774:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002778:	2b00      	cmp	r3, #0
 800277a:	d043      	beq.n	8002804 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002782:	2b00      	cmp	r3, #0
 8002784:	d03e      	beq.n	8002804 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800278c:	2b60      	cmp	r3, #96	@ 0x60
 800278e:	d02b      	beq.n	80027e8 <HAL_CAN_IRQHandler+0x32a>
 8002790:	2b60      	cmp	r3, #96	@ 0x60
 8002792:	d82e      	bhi.n	80027f2 <HAL_CAN_IRQHandler+0x334>
 8002794:	2b50      	cmp	r3, #80	@ 0x50
 8002796:	d022      	beq.n	80027de <HAL_CAN_IRQHandler+0x320>
 8002798:	2b50      	cmp	r3, #80	@ 0x50
 800279a:	d82a      	bhi.n	80027f2 <HAL_CAN_IRQHandler+0x334>
 800279c:	2b40      	cmp	r3, #64	@ 0x40
 800279e:	d019      	beq.n	80027d4 <HAL_CAN_IRQHandler+0x316>
 80027a0:	2b40      	cmp	r3, #64	@ 0x40
 80027a2:	d826      	bhi.n	80027f2 <HAL_CAN_IRQHandler+0x334>
 80027a4:	2b30      	cmp	r3, #48	@ 0x30
 80027a6:	d010      	beq.n	80027ca <HAL_CAN_IRQHandler+0x30c>
 80027a8:	2b30      	cmp	r3, #48	@ 0x30
 80027aa:	d822      	bhi.n	80027f2 <HAL_CAN_IRQHandler+0x334>
 80027ac:	2b10      	cmp	r3, #16
 80027ae:	d002      	beq.n	80027b6 <HAL_CAN_IRQHandler+0x2f8>
 80027b0:	2b20      	cmp	r3, #32
 80027b2:	d005      	beq.n	80027c0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80027b4:	e01d      	b.n	80027f2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	f043 0308 	orr.w	r3, r3, #8
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027be:	e019      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	f043 0310 	orr.w	r3, r3, #16
 80027c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027c8:	e014      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80027ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027cc:	f043 0320 	orr.w	r3, r3, #32
 80027d0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027d2:	e00f      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80027d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027da:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027dc:	e00a      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027e6:	e005      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80027e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ee:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80027f0:	e000      	b.n	80027f4 <HAL_CAN_IRQHandler+0x336>
            break;
 80027f2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	699a      	ldr	r2, [r3, #24]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002802:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2204      	movs	r2, #4
 800280a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800280c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280e:	2b00      	cmp	r3, #0
 8002810:	d008      	beq.n	8002824 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002818:	431a      	orrs	r2, r3
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f867 	bl	80028f2 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002824:	bf00      	nop
 8002826:	3728      	adds	r7, #40	@ 0x28
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002858:	bf00      	nop
 800285a:	370c      	adds	r7, #12
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr

08002874 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800287c:	bf00      	nop
 800287e:	370c      	adds	r7, #12
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002886:	b480      	push	{r7}
 8002888:	b083      	sub	sp, #12
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr

08002898 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bc80      	pop	{r7}
 80028a8:	4770      	bx	lr

080028aa <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80028aa:	b480      	push	{r7}
 80028ac:	b083      	sub	sp, #12
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr

080028ce <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bc80      	pop	{r7}
 80028f0:	4770      	bx	lr

080028f2 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80028f2:	b480      	push	{r7}
 80028f4:	b083      	sub	sp, #12
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028fa:	bf00      	nop
 80028fc:	370c      	adds	r7, #12
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr

08002904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002914:	4b0c      	ldr	r3, [pc, #48]	@ (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002920:	4013      	ands	r3, r2
 8002922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800292c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002930:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002936:	4a04      	ldr	r2, [pc, #16]	@ (8002948 <__NVIC_SetPriorityGrouping+0x44>)
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	60d3      	str	r3, [r2, #12]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	bc80      	pop	{r7}
 8002944:	4770      	bx	lr
 8002946:	bf00      	nop
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002950:	4b04      	ldr	r3, [pc, #16]	@ (8002964 <__NVIC_GetPriorityGrouping+0x18>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	0a1b      	lsrs	r3, r3, #8
 8002956:	f003 0307 	and.w	r3, r3, #7
}
 800295a:	4618      	mov	r0, r3
 800295c:	46bd      	mov	sp, r7
 800295e:	bc80      	pop	{r7}
 8002960:	4770      	bx	lr
 8002962:	bf00      	nop
 8002964:	e000ed00 	.word	0xe000ed00

08002968 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	4603      	mov	r3, r0
 8002970:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002976:	2b00      	cmp	r3, #0
 8002978:	db0b      	blt.n	8002992 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800297a:	79fb      	ldrb	r3, [r7, #7]
 800297c:	f003 021f 	and.w	r2, r3, #31
 8002980:	4906      	ldr	r1, [pc, #24]	@ (800299c <__NVIC_EnableIRQ+0x34>)
 8002982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	2001      	movs	r0, #1
 800298a:	fa00 f202 	lsl.w	r2, r0, r2
 800298e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002992:	bf00      	nop
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	bc80      	pop	{r7}
 800299a:	4770      	bx	lr
 800299c:	e000e100 	.word	0xe000e100

080029a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4603      	mov	r3, r0
 80029a8:	6039      	str	r1, [r7, #0]
 80029aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	db0a      	blt.n	80029ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	490c      	ldr	r1, [pc, #48]	@ (80029ec <__NVIC_SetPriority+0x4c>)
 80029ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029be:	0112      	lsls	r2, r2, #4
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	440b      	add	r3, r1
 80029c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029c8:	e00a      	b.n	80029e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	4908      	ldr	r1, [pc, #32]	@ (80029f0 <__NVIC_SetPriority+0x50>)
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	3b04      	subs	r3, #4
 80029d8:	0112      	lsls	r2, r2, #4
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	440b      	add	r3, r1
 80029de:	761a      	strb	r2, [r3, #24]
}
 80029e0:	bf00      	nop
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bc80      	pop	{r7}
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	e000e100 	.word	0xe000e100
 80029f0:	e000ed00 	.word	0xe000ed00

080029f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029f4:	b480      	push	{r7}
 80029f6:	b089      	sub	sp, #36	@ 0x24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a08:	69fb      	ldr	r3, [r7, #28]
 8002a0a:	f1c3 0307 	rsb	r3, r3, #7
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	bf28      	it	cs
 8002a12:	2304      	movcs	r3, #4
 8002a14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	3304      	adds	r3, #4
 8002a1a:	2b06      	cmp	r3, #6
 8002a1c:	d902      	bls.n	8002a24 <NVIC_EncodePriority+0x30>
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	3b03      	subs	r3, #3
 8002a22:	e000      	b.n	8002a26 <NVIC_EncodePriority+0x32>
 8002a24:	2300      	movs	r3, #0
 8002a26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a28:	f04f 32ff 	mov.w	r2, #4294967295
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43da      	mvns	r2, r3
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	401a      	ands	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	fa01 f303 	lsl.w	r3, r1, r3
 8002a46:	43d9      	mvns	r1, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a4c:	4313      	orrs	r3, r2
         );
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3724      	adds	r7, #36	@ 0x24
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr

08002a58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b082      	sub	sp, #8
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a68:	d301      	bcc.n	8002a6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e00f      	b.n	8002a8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a98 <SysTick_Config+0x40>)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	3b01      	subs	r3, #1
 8002a74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a76:	210f      	movs	r1, #15
 8002a78:	f04f 30ff 	mov.w	r0, #4294967295
 8002a7c:	f7ff ff90 	bl	80029a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a80:	4b05      	ldr	r3, [pc, #20]	@ (8002a98 <SysTick_Config+0x40>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a86:	4b04      	ldr	r3, [pc, #16]	@ (8002a98 <SysTick_Config+0x40>)
 8002a88:	2207      	movs	r2, #7
 8002a8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3708      	adds	r7, #8
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	bf00      	nop
 8002a98:	e000e010 	.word	0xe000e010

08002a9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f7ff ff2d 	bl	8002904 <__NVIC_SetPriorityGrouping>
}
 8002aaa:	bf00      	nop
 8002aac:	3708      	adds	r7, #8
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b086      	sub	sp, #24
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	4603      	mov	r3, r0
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ac4:	f7ff ff42 	bl	800294c <__NVIC_GetPriorityGrouping>
 8002ac8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002aca:	687a      	ldr	r2, [r7, #4]
 8002acc:	68b9      	ldr	r1, [r7, #8]
 8002ace:	6978      	ldr	r0, [r7, #20]
 8002ad0:	f7ff ff90 	bl	80029f4 <NVIC_EncodePriority>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ada:	4611      	mov	r1, r2
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7ff ff5f 	bl	80029a0 <__NVIC_SetPriority>
}
 8002ae2:	bf00      	nop
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}

08002aea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aea:	b580      	push	{r7, lr}
 8002aec:	b082      	sub	sp, #8
 8002aee:	af00      	add	r7, sp, #0
 8002af0:	4603      	mov	r3, r0
 8002af2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ff35 	bl	8002968 <__NVIC_EnableIRQ>
}
 8002afe:	bf00      	nop
 8002b00:	3708      	adds	r7, #8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff ffa2 	bl	8002a58 <SysTick_Config>
 8002b14:	4603      	mov	r3, r0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b08b      	sub	sp, #44	@ 0x2c
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b32:	e169      	b.n	8002e08 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b34:	2201      	movs	r2, #1
 8002b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	69fa      	ldr	r2, [r7, #28]
 8002b44:	4013      	ands	r3, r2
 8002b46:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b48:	69ba      	ldr	r2, [r7, #24]
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	f040 8158 	bne.w	8002e02 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	4a9a      	ldr	r2, [pc, #616]	@ (8002dc0 <HAL_GPIO_Init+0x2a0>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d05e      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
 8002b5c:	4a98      	ldr	r2, [pc, #608]	@ (8002dc0 <HAL_GPIO_Init+0x2a0>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d875      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b62:	4a98      	ldr	r2, [pc, #608]	@ (8002dc4 <HAL_GPIO_Init+0x2a4>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d058      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
 8002b68:	4a96      	ldr	r2, [pc, #600]	@ (8002dc4 <HAL_GPIO_Init+0x2a4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d86f      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b6e:	4a96      	ldr	r2, [pc, #600]	@ (8002dc8 <HAL_GPIO_Init+0x2a8>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d052      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
 8002b74:	4a94      	ldr	r2, [pc, #592]	@ (8002dc8 <HAL_GPIO_Init+0x2a8>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d869      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b7a:	4a94      	ldr	r2, [pc, #592]	@ (8002dcc <HAL_GPIO_Init+0x2ac>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d04c      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
 8002b80:	4a92      	ldr	r2, [pc, #584]	@ (8002dcc <HAL_GPIO_Init+0x2ac>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d863      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b86:	4a92      	ldr	r2, [pc, #584]	@ (8002dd0 <HAL_GPIO_Init+0x2b0>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d046      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
 8002b8c:	4a90      	ldr	r2, [pc, #576]	@ (8002dd0 <HAL_GPIO_Init+0x2b0>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d85d      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b92:	2b12      	cmp	r3, #18
 8002b94:	d82a      	bhi.n	8002bec <HAL_GPIO_Init+0xcc>
 8002b96:	2b12      	cmp	r3, #18
 8002b98:	d859      	bhi.n	8002c4e <HAL_GPIO_Init+0x12e>
 8002b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba0 <HAL_GPIO_Init+0x80>)
 8002b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba0:	08002c1b 	.word	0x08002c1b
 8002ba4:	08002bf5 	.word	0x08002bf5
 8002ba8:	08002c07 	.word	0x08002c07
 8002bac:	08002c49 	.word	0x08002c49
 8002bb0:	08002c4f 	.word	0x08002c4f
 8002bb4:	08002c4f 	.word	0x08002c4f
 8002bb8:	08002c4f 	.word	0x08002c4f
 8002bbc:	08002c4f 	.word	0x08002c4f
 8002bc0:	08002c4f 	.word	0x08002c4f
 8002bc4:	08002c4f 	.word	0x08002c4f
 8002bc8:	08002c4f 	.word	0x08002c4f
 8002bcc:	08002c4f 	.word	0x08002c4f
 8002bd0:	08002c4f 	.word	0x08002c4f
 8002bd4:	08002c4f 	.word	0x08002c4f
 8002bd8:	08002c4f 	.word	0x08002c4f
 8002bdc:	08002c4f 	.word	0x08002c4f
 8002be0:	08002c4f 	.word	0x08002c4f
 8002be4:	08002bfd 	.word	0x08002bfd
 8002be8:	08002c11 	.word	0x08002c11
 8002bec:	4a79      	ldr	r2, [pc, #484]	@ (8002dd4 <HAL_GPIO_Init+0x2b4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d013      	beq.n	8002c1a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bf2:	e02c      	b.n	8002c4e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	623b      	str	r3, [r7, #32]
          break;
 8002bfa:	e029      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	3304      	adds	r3, #4
 8002c02:	623b      	str	r3, [r7, #32]
          break;
 8002c04:	e024      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	3308      	adds	r3, #8
 8002c0c:	623b      	str	r3, [r7, #32]
          break;
 8002c0e:	e01f      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	68db      	ldr	r3, [r3, #12]
 8002c14:	330c      	adds	r3, #12
 8002c16:	623b      	str	r3, [r7, #32]
          break;
 8002c18:	e01a      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d102      	bne.n	8002c28 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c22:	2304      	movs	r3, #4
 8002c24:	623b      	str	r3, [r7, #32]
          break;
 8002c26:	e013      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	689b      	ldr	r3, [r3, #8]
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d105      	bne.n	8002c3c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c30:	2308      	movs	r3, #8
 8002c32:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	611a      	str	r2, [r3, #16]
          break;
 8002c3a:	e009      	b.n	8002c50 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	615a      	str	r2, [r3, #20]
          break;
 8002c46:	e003      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	623b      	str	r3, [r7, #32]
          break;
 8002c4c:	e000      	b.n	8002c50 <HAL_GPIO_Init+0x130>
          break;
 8002c4e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	2bff      	cmp	r3, #255	@ 0xff
 8002c54:	d801      	bhi.n	8002c5a <HAL_GPIO_Init+0x13a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	e001      	b.n	8002c5e <HAL_GPIO_Init+0x13e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3304      	adds	r3, #4
 8002c5e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	2bff      	cmp	r3, #255	@ 0xff
 8002c64:	d802      	bhi.n	8002c6c <HAL_GPIO_Init+0x14c>
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	e002      	b.n	8002c72 <HAL_GPIO_Init+0x152>
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	3b08      	subs	r3, #8
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	210f      	movs	r1, #15
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c80:	43db      	mvns	r3, r3
 8002c82:	401a      	ands	r2, r3
 8002c84:	6a39      	ldr	r1, [r7, #32]
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	685b      	ldr	r3, [r3, #4]
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f000 80b1 	beq.w	8002e02 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ca0:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd8 <HAL_GPIO_Init+0x2b8>)
 8002ca2:	699b      	ldr	r3, [r3, #24]
 8002ca4:	4a4c      	ldr	r2, [pc, #304]	@ (8002dd8 <HAL_GPIO_Init+0x2b8>)
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6193      	str	r3, [r2, #24]
 8002cac:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd8 <HAL_GPIO_Init+0x2b8>)
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cb8:	4a48      	ldr	r2, [pc, #288]	@ (8002ddc <HAL_GPIO_Init+0x2bc>)
 8002cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cbc:	089b      	lsrs	r3, r3, #2
 8002cbe:	3302      	adds	r3, #2
 8002cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cc4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	f003 0303 	and.w	r3, r3, #3
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	220f      	movs	r2, #15
 8002cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd4:	43db      	mvns	r3, r3
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	4013      	ands	r3, r2
 8002cda:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a40      	ldr	r2, [pc, #256]	@ (8002de0 <HAL_GPIO_Init+0x2c0>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d013      	beq.n	8002d0c <HAL_GPIO_Init+0x1ec>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	4a3f      	ldr	r2, [pc, #252]	@ (8002de4 <HAL_GPIO_Init+0x2c4>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d00d      	beq.n	8002d08 <HAL_GPIO_Init+0x1e8>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a3e      	ldr	r2, [pc, #248]	@ (8002de8 <HAL_GPIO_Init+0x2c8>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d007      	beq.n	8002d04 <HAL_GPIO_Init+0x1e4>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a3d      	ldr	r2, [pc, #244]	@ (8002dec <HAL_GPIO_Init+0x2cc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d101      	bne.n	8002d00 <HAL_GPIO_Init+0x1e0>
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e006      	b.n	8002d0e <HAL_GPIO_Init+0x1ee>
 8002d00:	2304      	movs	r3, #4
 8002d02:	e004      	b.n	8002d0e <HAL_GPIO_Init+0x1ee>
 8002d04:	2302      	movs	r3, #2
 8002d06:	e002      	b.n	8002d0e <HAL_GPIO_Init+0x1ee>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e000      	b.n	8002d0e <HAL_GPIO_Init+0x1ee>
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d10:	f002 0203 	and.w	r2, r2, #3
 8002d14:	0092      	lsls	r2, r2, #2
 8002d16:	4093      	lsls	r3, r2
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d1e:	492f      	ldr	r1, [pc, #188]	@ (8002ddc <HAL_GPIO_Init+0x2bc>)
 8002d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d22:	089b      	lsrs	r3, r3, #2
 8002d24:	3302      	adds	r3, #2
 8002d26:	68fa      	ldr	r2, [r7, #12]
 8002d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d006      	beq.n	8002d46 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d38:	4b2d      	ldr	r3, [pc, #180]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d3a:	689a      	ldr	r2, [r3, #8]
 8002d3c:	492c      	ldr	r1, [pc, #176]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	4313      	orrs	r3, r2
 8002d42:	608b      	str	r3, [r1, #8]
 8002d44:	e006      	b.n	8002d54 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d46:	4b2a      	ldr	r3, [pc, #168]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	43db      	mvns	r3, r3
 8002d4e:	4928      	ldr	r1, [pc, #160]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d50:	4013      	ands	r3, r2
 8002d52:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d006      	beq.n	8002d6e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d60:	4b23      	ldr	r3, [pc, #140]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	4922      	ldr	r1, [pc, #136]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	60cb      	str	r3, [r1, #12]
 8002d6c:	e006      	b.n	8002d7c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d6e:	4b20      	ldr	r3, [pc, #128]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d70:	68da      	ldr	r2, [r3, #12]
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	491e      	ldr	r1, [pc, #120]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d78:	4013      	ands	r3, r2
 8002d7a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d006      	beq.n	8002d96 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d88:	4b19      	ldr	r3, [pc, #100]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d8a:	685a      	ldr	r2, [r3, #4]
 8002d8c:	4918      	ldr	r1, [pc, #96]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]
 8002d94:	e006      	b.n	8002da4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002d96:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002d98:	685a      	ldr	r2, [r3, #4]
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	4914      	ldr	r1, [pc, #80]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002da0:	4013      	ands	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d021      	beq.n	8002df4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002db0:	4b0f      	ldr	r3, [pc, #60]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	490e      	ldr	r1, [pc, #56]	@ (8002df0 <HAL_GPIO_Init+0x2d0>)
 8002db6:	69bb      	ldr	r3, [r7, #24]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	600b      	str	r3, [r1, #0]
 8002dbc:	e021      	b.n	8002e02 <HAL_GPIO_Init+0x2e2>
 8002dbe:	bf00      	nop
 8002dc0:	10320000 	.word	0x10320000
 8002dc4:	10310000 	.word	0x10310000
 8002dc8:	10220000 	.word	0x10220000
 8002dcc:	10210000 	.word	0x10210000
 8002dd0:	10120000 	.word	0x10120000
 8002dd4:	10110000 	.word	0x10110000
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40010000 	.word	0x40010000
 8002de0:	40010800 	.word	0x40010800
 8002de4:	40010c00 	.word	0x40010c00
 8002de8:	40011000 	.word	0x40011000
 8002dec:	40011400 	.word	0x40011400
 8002df0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002df4:	4b0b      	ldr	r3, [pc, #44]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	69bb      	ldr	r3, [r7, #24]
 8002dfa:	43db      	mvns	r3, r3
 8002dfc:	4909      	ldr	r1, [pc, #36]	@ (8002e24 <HAL_GPIO_Init+0x304>)
 8002dfe:	4013      	ands	r3, r2
 8002e00:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	3301      	adds	r3, #1
 8002e06:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f47f ae8e 	bne.w	8002b34 <HAL_GPIO_Init+0x14>
  }
}
 8002e18:	bf00      	nop
 8002e1a:	bf00      	nop
 8002e1c:	372c      	adds	r7, #44	@ 0x2c
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	40010400 	.word	0x40010400

08002e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	460b      	mov	r3, r1
 8002e32:	807b      	strh	r3, [r7, #2]
 8002e34:	4613      	mov	r3, r2
 8002e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e38:	787b      	ldrb	r3, [r7, #1]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d003      	beq.n	8002e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e3e:	887a      	ldrh	r2, [r7, #2]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e44:	e003      	b.n	8002e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e46:	887b      	ldrh	r3, [r7, #2]
 8002e48:	041a      	lsls	r2, r3, #16
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	611a      	str	r2, [r3, #16]
}
 8002e4e:	bf00      	nop
 8002e50:	370c      	adds	r7, #12
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bc80      	pop	{r7}
 8002e56:	4770      	bx	lr

08002e58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d101      	bne.n	8002e6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e12b      	b.n	80030c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d106      	bne.n	8002e84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7fe fce8 	bl	8001854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2224      	movs	r2, #36	@ 0x24
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f022 0201 	bic.w	r2, r2, #1
 8002e9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eaa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002eba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ebc:	f001 f98c 	bl	80041d8 <HAL_RCC_GetPCLK1Freq>
 8002ec0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	4a81      	ldr	r2, [pc, #516]	@ (80030cc <HAL_I2C_Init+0x274>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d807      	bhi.n	8002edc <HAL_I2C_Init+0x84>
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	4a80      	ldr	r2, [pc, #512]	@ (80030d0 <HAL_I2C_Init+0x278>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	bf94      	ite	ls
 8002ed4:	2301      	movls	r3, #1
 8002ed6:	2300      	movhi	r3, #0
 8002ed8:	b2db      	uxtb	r3, r3
 8002eda:	e006      	b.n	8002eea <HAL_I2C_Init+0x92>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	4a7d      	ldr	r2, [pc, #500]	@ (80030d4 <HAL_I2C_Init+0x27c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	bf94      	ite	ls
 8002ee4:	2301      	movls	r3, #1
 8002ee6:	2300      	movhi	r3, #0
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e0e7      	b.n	80030c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	4a78      	ldr	r2, [pc, #480]	@ (80030d8 <HAL_I2C_Init+0x280>)
 8002ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8002efa:	0c9b      	lsrs	r3, r3, #18
 8002efc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6a1b      	ldr	r3, [r3, #32]
 8002f18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	4a6a      	ldr	r2, [pc, #424]	@ (80030cc <HAL_I2C_Init+0x274>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d802      	bhi.n	8002f2c <HAL_I2C_Init+0xd4>
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	e009      	b.n	8002f40 <HAL_I2C_Init+0xe8>
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f32:	fb02 f303 	mul.w	r3, r2, r3
 8002f36:	4a69      	ldr	r2, [pc, #420]	@ (80030dc <HAL_I2C_Init+0x284>)
 8002f38:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3c:	099b      	lsrs	r3, r3, #6
 8002f3e:	3301      	adds	r3, #1
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	430b      	orrs	r3, r1
 8002f46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	69db      	ldr	r3, [r3, #28]
 8002f4e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f52:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	495c      	ldr	r1, [pc, #368]	@ (80030cc <HAL_I2C_Init+0x274>)
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	d819      	bhi.n	8002f94 <HAL_I2C_Init+0x13c>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	1e59      	subs	r1, r3, #1
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f6e:	1c59      	adds	r1, r3, #1
 8002f70:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f74:	400b      	ands	r3, r1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d00a      	beq.n	8002f90 <HAL_I2C_Init+0x138>
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1e59      	subs	r1, r3, #1
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	005b      	lsls	r3, r3, #1
 8002f84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f88:	3301      	adds	r3, #1
 8002f8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f8e:	e051      	b.n	8003034 <HAL_I2C_Init+0x1dc>
 8002f90:	2304      	movs	r3, #4
 8002f92:	e04f      	b.n	8003034 <HAL_I2C_Init+0x1dc>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d111      	bne.n	8002fc0 <HAL_I2C_Init+0x168>
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	1e58      	subs	r0, r3, #1
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6859      	ldr	r1, [r3, #4]
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	005b      	lsls	r3, r3, #1
 8002fa8:	440b      	add	r3, r1
 8002faa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf0c      	ite	eq
 8002fb8:	2301      	moveq	r3, #1
 8002fba:	2300      	movne	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	e012      	b.n	8002fe6 <HAL_I2C_Init+0x18e>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	1e58      	subs	r0, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6859      	ldr	r1, [r3, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	440b      	add	r3, r1
 8002fce:	0099      	lsls	r1, r3, #2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	bf0c      	ite	eq
 8002fe0:	2301      	moveq	r3, #1
 8002fe2:	2300      	movne	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <HAL_I2C_Init+0x196>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e022      	b.n	8003034 <HAL_I2C_Init+0x1dc>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d10e      	bne.n	8003014 <HAL_I2C_Init+0x1bc>
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	1e58      	subs	r0, r3, #1
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6859      	ldr	r1, [r3, #4]
 8002ffe:	460b      	mov	r3, r1
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	440b      	add	r3, r1
 8003004:	fbb0 f3f3 	udiv	r3, r0, r3
 8003008:	3301      	adds	r3, #1
 800300a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003012:	e00f      	b.n	8003034 <HAL_I2C_Init+0x1dc>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	1e58      	subs	r0, r3, #1
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6859      	ldr	r1, [r3, #4]
 800301c:	460b      	mov	r3, r1
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	440b      	add	r3, r1
 8003022:	0099      	lsls	r1, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	fbb0 f3f3 	udiv	r3, r0, r3
 800302a:	3301      	adds	r3, #1
 800302c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003030:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003034:	6879      	ldr	r1, [r7, #4]
 8003036:	6809      	ldr	r1, [r1, #0]
 8003038:	4313      	orrs	r3, r2
 800303a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69da      	ldr	r2, [r3, #28]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a1b      	ldr	r3, [r3, #32]
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	430a      	orrs	r2, r1
 8003056:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003062:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6911      	ldr	r1, [r2, #16]
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	68d2      	ldr	r2, [r2, #12]
 800306e:	4311      	orrs	r1, r2
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	430b      	orrs	r3, r1
 8003076:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695a      	ldr	r2, [r3, #20]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	699b      	ldr	r3, [r3, #24]
 800308a:	431a      	orrs	r2, r3
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	430a      	orrs	r2, r1
 8003092:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f042 0201 	orr.w	r2, r2, #1
 80030a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2220      	movs	r2, #32
 80030ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2200      	movs	r2, #0
 80030b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030c0:	2300      	movs	r3, #0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	000186a0 	.word	0x000186a0
 80030d0:	001e847f 	.word	0x001e847f
 80030d4:	003d08ff 	.word	0x003d08ff
 80030d8:	431bde83 	.word	0x431bde83
 80030dc:	10624dd3 	.word	0x10624dd3

080030e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08c      	sub	sp, #48	@ 0x30
 80030e4:	af02      	add	r7, sp, #8
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	607a      	str	r2, [r7, #4]
 80030ea:	461a      	mov	r2, r3
 80030ec:	460b      	mov	r3, r1
 80030ee:	817b      	strh	r3, [r7, #10]
 80030f0:	4613      	mov	r3, r2
 80030f2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80030f4:	2300      	movs	r3, #0
 80030f6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030f8:	f7fe fd96 	bl	8001c28 <HAL_GetTick>
 80030fc:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b20      	cmp	r3, #32
 8003108:	f040 824b 	bne.w	80035a2 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800310c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2319      	movs	r3, #25
 8003112:	2201      	movs	r2, #1
 8003114:	497f      	ldr	r1, [pc, #508]	@ (8003314 <HAL_I2C_Master_Receive+0x234>)
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f000 fb1c 	bl	8003754 <I2C_WaitOnFlagUntilTimeout>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003122:	2302      	movs	r3, #2
 8003124:	e23e      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <HAL_I2C_Master_Receive+0x54>
 8003130:	2302      	movs	r3, #2
 8003132:	e237      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b01      	cmp	r3, #1
 8003148:	d007      	beq.n	800315a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003168:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2222      	movs	r2, #34	@ 0x22
 800316e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2210      	movs	r2, #16
 8003176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	893a      	ldrh	r2, [r7, #8]
 800318a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003190:	b29a      	uxth	r2, r3
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	4a5f      	ldr	r2, [pc, #380]	@ (8003318 <HAL_I2C_Master_Receive+0x238>)
 800319a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800319c:	8979      	ldrh	r1, [r7, #10]
 800319e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 fa08 	bl	80035b8 <I2C_MasterRequestRead>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e1f8      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d113      	bne.n	80031e2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	61fb      	str	r3, [r7, #28]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	e1cc      	b.n	800357c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d11e      	bne.n	8003228 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031f8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031fa:	b672      	cpsid	i
}
 80031fc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031fe:	2300      	movs	r3, #0
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	695b      	ldr	r3, [r3, #20]
 8003208:	61bb      	str	r3, [r7, #24]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	61bb      	str	r3, [r7, #24]
 8003212:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003222:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003224:	b662      	cpsie	i
}
 8003226:	e035      	b.n	8003294 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322c:	2b02      	cmp	r3, #2
 800322e:	d11e      	bne.n	800326e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800323e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003240:	b672      	cpsid	i
}
 8003242:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003244:	2300      	movs	r3, #0
 8003246:	617b      	str	r3, [r7, #20]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	695b      	ldr	r3, [r3, #20]
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	617b      	str	r3, [r7, #20]
 8003258:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681a      	ldr	r2, [r3, #0]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003268:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800326a:	b662      	cpsie	i
}
 800326c:	e012      	b.n	8003294 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800327c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	695b      	ldr	r3, [r3, #20]
 8003288:	613b      	str	r3, [r7, #16]
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	699b      	ldr	r3, [r3, #24]
 8003290:	613b      	str	r3, [r7, #16]
 8003292:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003294:	e172      	b.n	800357c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800329a:	2b03      	cmp	r3, #3
 800329c:	f200 811f 	bhi.w	80034de <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d123      	bne.n	80032f0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f000 fb6b 	bl	8003988 <I2C_WaitOnRXNEFlagUntilTimeout>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e173      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	691a      	ldr	r2, [r3, #16]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c6:	b2d2      	uxtb	r2, r2
 80032c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ce:	1c5a      	adds	r2, r3, #1
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	3b01      	subs	r3, #1
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032ee:	e145      	b.n	800357c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d152      	bne.n	800339e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032fe:	2200      	movs	r2, #0
 8003300:	4906      	ldr	r1, [pc, #24]	@ (800331c <HAL_I2C_Master_Receive+0x23c>)
 8003302:	68f8      	ldr	r0, [r7, #12]
 8003304:	f000 fa26 	bl	8003754 <I2C_WaitOnFlagUntilTimeout>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d008      	beq.n	8003320 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e148      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
 8003312:	bf00      	nop
 8003314:	00100002 	.word	0x00100002
 8003318:	ffff0000 	.word	0xffff0000
 800331c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003320:	b672      	cpsid	i
}
 8003322:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003332:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	b2d2      	uxtb	r2, r2
 8003340:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003366:	b662      	cpsie	i
}
 8003368:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	691a      	ldr	r2, [r3, #16]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003374:	b2d2      	uxtb	r2, r2
 8003376:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800337c:	1c5a      	adds	r2, r3, #1
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003386:	3b01      	subs	r3, #1
 8003388:	b29a      	uxth	r2, r3
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003392:	b29b      	uxth	r3, r3
 8003394:	3b01      	subs	r3, #1
 8003396:	b29a      	uxth	r2, r3
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800339c:	e0ee      	b.n	800357c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a4:	2200      	movs	r2, #0
 80033a6:	4981      	ldr	r1, [pc, #516]	@ (80035ac <HAL_I2C_Master_Receive+0x4cc>)
 80033a8:	68f8      	ldr	r0, [r7, #12]
 80033aa:	f000 f9d3 	bl	8003754 <I2C_WaitOnFlagUntilTimeout>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e0f5      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80033c8:	b672      	cpsid	i
}
 80033ca:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	b2d2      	uxtb	r2, r2
 80033d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f4:	b29b      	uxth	r3, r3
 80033f6:	3b01      	subs	r3, #1
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80033fe:	4b6c      	ldr	r3, [pc, #432]	@ (80035b0 <HAL_I2C_Master_Receive+0x4d0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	08db      	lsrs	r3, r3, #3
 8003404:	4a6b      	ldr	r2, [pc, #428]	@ (80035b4 <HAL_I2C_Master_Receive+0x4d4>)
 8003406:	fba2 2303 	umull	r2, r3, r2, r3
 800340a:	0a1a      	lsrs	r2, r3, #8
 800340c:	4613      	mov	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4413      	add	r3, r2
 8003412:	00da      	lsls	r2, r3, #3
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003418:	6a3b      	ldr	r3, [r7, #32]
 800341a:	3b01      	subs	r3, #1
 800341c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d118      	bne.n	8003456 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f043 0220 	orr.w	r2, r3, #32
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003446:	b662      	cpsie	i
}
 8003448:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e0a6      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	695b      	ldr	r3, [r3, #20]
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	2b04      	cmp	r3, #4
 8003462:	d1d9      	bne.n	8003418 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003472:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	691a      	ldr	r2, [r3, #16]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003490:	3b01      	subs	r3, #1
 8003492:	b29a      	uxth	r2, r3
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349c:	b29b      	uxth	r3, r3
 800349e:	3b01      	subs	r3, #1
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80034a6:	b662      	cpsie	i
}
 80034a8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	691a      	ldr	r2, [r3, #16]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b4:	b2d2      	uxtb	r2, r2
 80034b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b29a      	uxth	r2, r3
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	3b01      	subs	r3, #1
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034dc:	e04e      	b.n	800357c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034e0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 fa50 	bl	8003988 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e058      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fc:	b2d2      	uxtb	r2, r2
 80034fe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003504:	1c5a      	adds	r2, r3, #1
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350e:	3b01      	subs	r3, #1
 8003510:	b29a      	uxth	r2, r3
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800351a:	b29b      	uxth	r3, r3
 800351c:	3b01      	subs	r3, #1
 800351e:	b29a      	uxth	r2, r3
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	2b04      	cmp	r3, #4
 8003530:	d124      	bne.n	800357c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003536:	2b03      	cmp	r3, #3
 8003538:	d107      	bne.n	800354a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003548:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	691a      	ldr	r2, [r3, #16]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003566:	3b01      	subs	r3, #1
 8003568:	b29a      	uxth	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003572:	b29b      	uxth	r3, r3
 8003574:	3b01      	subs	r3, #1
 8003576:	b29a      	uxth	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	f47f ae88 	bne.w	8003296 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2220      	movs	r2, #32
 800358a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2200      	movs	r2, #0
 8003592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2200      	movs	r2, #0
 800359a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	e000      	b.n	80035a4 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80035a2:	2302      	movs	r3, #2
  }
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3728      	adds	r7, #40	@ 0x28
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	00010004 	.word	0x00010004
 80035b0:	20000000 	.word	0x20000000
 80035b4:	14f8b589 	.word	0x14f8b589

080035b8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b088      	sub	sp, #32
 80035bc:	af02      	add	r7, sp, #8
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	603b      	str	r3, [r7, #0]
 80035c4:	460b      	mov	r3, r1
 80035c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035cc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035dc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d006      	beq.n	80035f2 <I2C_MasterRequestRead+0x3a>
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d003      	beq.n	80035f2 <I2C_MasterRequestRead+0x3a>
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035f0:	d108      	bne.n	8003604 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	e00b      	b.n	800361c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003608:	2b11      	cmp	r3, #17
 800360a:	d107      	bne.n	800361c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800361a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	9300      	str	r3, [sp, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 f893 	bl	8003754 <I2C_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d00d      	beq.n	8003650 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003642:	d103      	bne.n	800364c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800364a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e079      	b.n	8003744 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	691b      	ldr	r3, [r3, #16]
 8003654:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003658:	d108      	bne.n	800366c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800365a:	897b      	ldrh	r3, [r7, #10]
 800365c:	b2db      	uxtb	r3, r3
 800365e:	f043 0301 	orr.w	r3, r3, #1
 8003662:	b2da      	uxtb	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	611a      	str	r2, [r3, #16]
 800366a:	e05f      	b.n	800372c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800366c:	897b      	ldrh	r3, [r7, #10]
 800366e:	11db      	asrs	r3, r3, #7
 8003670:	b2db      	uxtb	r3, r3
 8003672:	f003 0306 	and.w	r3, r3, #6
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f063 030f 	orn	r3, r3, #15
 800367c:	b2da      	uxtb	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	4930      	ldr	r1, [pc, #192]	@ (800374c <I2C_MasterRequestRead+0x194>)
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f8dc 	bl	8003848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e054      	b.n	8003744 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800369a:	897b      	ldrh	r3, [r7, #10]
 800369c:	b2da      	uxtb	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	4929      	ldr	r1, [pc, #164]	@ (8003750 <I2C_MasterRequestRead+0x198>)
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f8cc 	bl	8003848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e044      	b.n	8003744 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ba:	2300      	movs	r3, #0
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	695b      	ldr	r3, [r3, #20]
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	699b      	ldr	r3, [r3, #24]
 80036cc:	613b      	str	r3, [r7, #16]
 80036ce:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80036de:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f831 	bl	8003754 <I2C_WaitOnFlagUntilTimeout>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00d      	beq.n	8003714 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003702:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003706:	d103      	bne.n	8003710 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800370e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e017      	b.n	8003744 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003714:	897b      	ldrh	r3, [r7, #10]
 8003716:	11db      	asrs	r3, r3, #7
 8003718:	b2db      	uxtb	r3, r3
 800371a:	f003 0306 	and.w	r3, r3, #6
 800371e:	b2db      	uxtb	r3, r3
 8003720:	f063 030e 	orn	r3, r3, #14
 8003724:	b2da      	uxtb	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	4907      	ldr	r1, [pc, #28]	@ (8003750 <I2C_MasterRequestRead+0x198>)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f888 	bl	8003848 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e000      	b.n	8003744 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003742:	2300      	movs	r3, #0
}
 8003744:	4618      	mov	r0, r3
 8003746:	3718      	adds	r7, #24
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}
 800374c:	00010008 	.word	0x00010008
 8003750:	00010002 	.word	0x00010002

08003754 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	60f8      	str	r0, [r7, #12]
 800375c:	60b9      	str	r1, [r7, #8]
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	4613      	mov	r3, r2
 8003762:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003764:	e048      	b.n	80037f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376c:	d044      	beq.n	80037f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376e:	f7fe fa5b 	bl	8001c28 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	429a      	cmp	r2, r3
 800377c:	d302      	bcc.n	8003784 <I2C_WaitOnFlagUntilTimeout+0x30>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d139      	bne.n	80037f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	0c1b      	lsrs	r3, r3, #16
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b01      	cmp	r3, #1
 800378c:	d10d      	bne.n	80037aa <I2C_WaitOnFlagUntilTimeout+0x56>
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	43da      	mvns	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	4013      	ands	r3, r2
 800379a:	b29b      	uxth	r3, r3
 800379c:	2b00      	cmp	r3, #0
 800379e:	bf0c      	ite	eq
 80037a0:	2301      	moveq	r3, #1
 80037a2:	2300      	movne	r3, #0
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	461a      	mov	r2, r3
 80037a8:	e00c      	b.n	80037c4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	43da      	mvns	r2, r3
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	4013      	ands	r3, r2
 80037b6:	b29b      	uxth	r3, r3
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bf0c      	ite	eq
 80037bc:	2301      	moveq	r3, #1
 80037be:	2300      	movne	r3, #0
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	461a      	mov	r2, r3
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d116      	bne.n	80037f8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037e4:	f043 0220 	orr.w	r2, r3, #32
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e023      	b.n	8003840 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	0c1b      	lsrs	r3, r3, #16
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d10d      	bne.n	800381e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	695b      	ldr	r3, [r3, #20]
 8003808:	43da      	mvns	r2, r3
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	4013      	ands	r3, r2
 800380e:	b29b      	uxth	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	bf0c      	ite	eq
 8003814:	2301      	moveq	r3, #1
 8003816:	2300      	movne	r3, #0
 8003818:	b2db      	uxtb	r3, r3
 800381a:	461a      	mov	r2, r3
 800381c:	e00c      	b.n	8003838 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	699b      	ldr	r3, [r3, #24]
 8003824:	43da      	mvns	r2, r3
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	4013      	ands	r3, r2
 800382a:	b29b      	uxth	r3, r3
 800382c:	2b00      	cmp	r3, #0
 800382e:	bf0c      	ite	eq
 8003830:	2301      	moveq	r3, #1
 8003832:	2300      	movne	r3, #0
 8003834:	b2db      	uxtb	r3, r3
 8003836:	461a      	mov	r2, r3
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	429a      	cmp	r2, r3
 800383c:	d093      	beq.n	8003766 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
 8003854:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003856:	e071      	b.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003866:	d123      	bne.n	80038b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003876:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003880:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2200      	movs	r2, #0
 8003894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389c:	f043 0204 	orr.w	r2, r3, #4
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e067      	b.n	8003980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b6:	d041      	beq.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b8:	f7fe f9b6 	bl	8001c28 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d302      	bcc.n	80038ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d136      	bne.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	0c1b      	lsrs	r3, r3, #16
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d10c      	bne.n	80038f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	43da      	mvns	r2, r3
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	4013      	ands	r3, r2
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	bf14      	ite	ne
 80038ea:	2301      	movne	r3, #1
 80038ec:	2300      	moveq	r3, #0
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	e00b      	b.n	800390a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	43da      	mvns	r2, r3
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	4013      	ands	r3, r2
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	bf14      	ite	ne
 8003904:	2301      	movne	r3, #1
 8003906:	2300      	moveq	r3, #0
 8003908:	b2db      	uxtb	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d016      	beq.n	800393c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2200      	movs	r2, #0
 8003912:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2220      	movs	r2, #32
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003928:	f043 0220 	orr.w	r2, r3, #32
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	e021      	b.n	8003980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	0c1b      	lsrs	r3, r3, #16
 8003940:	b2db      	uxtb	r3, r3
 8003942:	2b01      	cmp	r3, #1
 8003944:	d10c      	bne.n	8003960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	695b      	ldr	r3, [r3, #20]
 800394c:	43da      	mvns	r2, r3
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	4013      	ands	r3, r2
 8003952:	b29b      	uxth	r3, r3
 8003954:	2b00      	cmp	r3, #0
 8003956:	bf14      	ite	ne
 8003958:	2301      	movne	r3, #1
 800395a:	2300      	moveq	r3, #0
 800395c:	b2db      	uxtb	r3, r3
 800395e:	e00b      	b.n	8003978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	43da      	mvns	r2, r3
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4013      	ands	r3, r2
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	bf14      	ite	ne
 8003972:	2301      	movne	r3, #1
 8003974:	2300      	moveq	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	2b00      	cmp	r3, #0
 800397a:	f47f af6d 	bne.w	8003858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	3710      	adds	r7, #16
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}

08003988 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	60f8      	str	r0, [r7, #12]
 8003990:	60b9      	str	r1, [r7, #8]
 8003992:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003994:	e049      	b.n	8003a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	695b      	ldr	r3, [r3, #20]
 800399c:	f003 0310 	and.w	r3, r3, #16
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d119      	bne.n	80039d8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f06f 0210 	mvn.w	r2, #16
 80039ac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2200      	movs	r2, #0
 80039b2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	2220      	movs	r2, #32
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e030      	b.n	8003a3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039d8:	f7fe f926 	bl	8001c28 <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	68ba      	ldr	r2, [r7, #8]
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d302      	bcc.n	80039ee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d11d      	bne.n	8003a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039f8:	2b40      	cmp	r3, #64	@ 0x40
 80039fa:	d016      	beq.n	8003a2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2220      	movs	r2, #32
 8003a06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a16:	f043 0220 	orr.w	r2, r3, #32
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e007      	b.n	8003a3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a34:	2b40      	cmp	r3, #64	@ 0x40
 8003a36:	d1ae      	bne.n	8003996 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
	...

08003a44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d101      	bne.n	8003a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e272      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 8087 	beq.w	8003b72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a64:	4b92      	ldr	r3, [pc, #584]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	f003 030c 	and.w	r3, r3, #12
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d00c      	beq.n	8003a8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a70:	4b8f      	ldr	r3, [pc, #572]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f003 030c 	and.w	r3, r3, #12
 8003a78:	2b08      	cmp	r3, #8
 8003a7a:	d112      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x5e>
 8003a7c:	4b8c      	ldr	r3, [pc, #560]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a88:	d10b      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a8a:	4b89      	ldr	r3, [pc, #548]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d06c      	beq.n	8003b70 <HAL_RCC_OscConfig+0x12c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d168      	bne.n	8003b70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e24c      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003aaa:	d106      	bne.n	8003aba <HAL_RCC_OscConfig+0x76>
 8003aac:	4b80      	ldr	r3, [pc, #512]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a7f      	ldr	r2, [pc, #508]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ab2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab6:	6013      	str	r3, [r2, #0]
 8003ab8:	e02e      	b.n	8003b18 <HAL_RCC_OscConfig+0xd4>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d10c      	bne.n	8003adc <HAL_RCC_OscConfig+0x98>
 8003ac2:	4b7b      	ldr	r3, [pc, #492]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a7a      	ldr	r2, [pc, #488]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	4b78      	ldr	r3, [pc, #480]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a77      	ldr	r2, [pc, #476]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ad8:	6013      	str	r3, [r2, #0]
 8003ada:	e01d      	b.n	8003b18 <HAL_RCC_OscConfig+0xd4>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ae4:	d10c      	bne.n	8003b00 <HAL_RCC_OscConfig+0xbc>
 8003ae6:	4b72      	ldr	r3, [pc, #456]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a71      	ldr	r2, [pc, #452]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	4b6f      	ldr	r3, [pc, #444]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a6e      	ldr	r2, [pc, #440]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	e00b      	b.n	8003b18 <HAL_RCC_OscConfig+0xd4>
 8003b00:	4b6b      	ldr	r3, [pc, #428]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a6a      	ldr	r2, [pc, #424]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	4b68      	ldr	r3, [pc, #416]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a67      	ldr	r2, [pc, #412]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d013      	beq.n	8003b48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b20:	f7fe f882 	bl	8001c28 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b28:	f7fe f87e 	bl	8001c28 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b64      	cmp	r3, #100	@ 0x64
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e200      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b3a:	4b5d      	ldr	r3, [pc, #372]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0xe4>
 8003b46:	e014      	b.n	8003b72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b48:	f7fe f86e 	bl	8001c28 <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7fe f86a 	bl	8001c28 <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	@ 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e1ec      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b62:	4b53      	ldr	r3, [pc, #332]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x10c>
 8003b6e:	e000      	b.n	8003b72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d063      	beq.n	8003c46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b7e:	4b4c      	ldr	r3, [pc, #304]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f003 030c 	and.w	r3, r3, #12
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00b      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b8a:	4b49      	ldr	r3, [pc, #292]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d11c      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x18c>
 8003b96:	4b46      	ldr	r3, [pc, #280]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d116      	bne.n	8003bd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ba2:	4b43      	ldr	r3, [pc, #268]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_RCC_OscConfig+0x176>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	691b      	ldr	r3, [r3, #16]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d001      	beq.n	8003bba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e1c0      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bba:	4b3d      	ldr	r3, [pc, #244]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	4939      	ldr	r1, [pc, #228]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bce:	e03a      	b.n	8003c46 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d020      	beq.n	8003c1a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bd8:	4b36      	ldr	r3, [pc, #216]	@ (8003cb4 <HAL_RCC_OscConfig+0x270>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bde:	f7fe f823 	bl	8001c28 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be6:	f7fe f81f 	bl	8001c28 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e1a1      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0302 	and.w	r3, r3, #2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c04:	4b2a      	ldr	r3, [pc, #168]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	00db      	lsls	r3, r3, #3
 8003c12:	4927      	ldr	r1, [pc, #156]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	600b      	str	r3, [r1, #0]
 8003c18:	e015      	b.n	8003c46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c1a:	4b26      	ldr	r3, [pc, #152]	@ (8003cb4 <HAL_RCC_OscConfig+0x270>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c20:	f7fe f802 	bl	8001c28 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c28:	f7fd fffe 	bl	8001c28 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e180      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c3a:	4b1d      	ldr	r3, [pc, #116]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0302 	and.w	r3, r3, #2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d1f0      	bne.n	8003c28 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0308 	and.w	r3, r3, #8
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d03a      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d019      	beq.n	8003c8e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c5a:	4b17      	ldr	r3, [pc, #92]	@ (8003cb8 <HAL_RCC_OscConfig+0x274>)
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c60:	f7fd ffe2 	bl	8001c28 <HAL_GetTick>
 8003c64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c66:	e008      	b.n	8003c7a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c68:	f7fd ffde 	bl	8001c28 <HAL_GetTick>
 8003c6c:	4602      	mov	r2, r0
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	1ad3      	subs	r3, r2, r3
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d901      	bls.n	8003c7a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c76:	2303      	movs	r3, #3
 8003c78:	e160      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003cb0 <HAL_RCC_OscConfig+0x26c>)
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d0f0      	beq.n	8003c68 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c86:	2001      	movs	r0, #1
 8003c88:	f000 face 	bl	8004228 <RCC_Delay>
 8003c8c:	e01c      	b.n	8003cc8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8003cb8 <HAL_RCC_OscConfig+0x274>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c94:	f7fd ffc8 	bl	8001c28 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c9a:	e00f      	b.n	8003cbc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c9c:	f7fd ffc4 	bl	8001c28 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d908      	bls.n	8003cbc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e146      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	42420000 	.word	0x42420000
 8003cb8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003cbc:	4b92      	ldr	r3, [pc, #584]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc0:	f003 0302 	and.w	r3, r3, #2
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1e9      	bne.n	8003c9c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f003 0304 	and.w	r3, r3, #4
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 80a6 	beq.w	8003e22 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cda:	4b8b      	ldr	r3, [pc, #556]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10d      	bne.n	8003d02 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ce6:	4b88      	ldr	r3, [pc, #544]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003ce8:	69db      	ldr	r3, [r3, #28]
 8003cea:	4a87      	ldr	r2, [pc, #540]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003cec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cf0:	61d3      	str	r3, [r2, #28]
 8003cf2:	4b85      	ldr	r3, [pc, #532]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cfa:	60bb      	str	r3, [r7, #8]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d02:	4b82      	ldr	r3, [pc, #520]	@ (8003f0c <HAL_RCC_OscConfig+0x4c8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d118      	bne.n	8003d40 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8003f0c <HAL_RCC_OscConfig+0x4c8>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a7e      	ldr	r2, [pc, #504]	@ (8003f0c <HAL_RCC_OscConfig+0x4c8>)
 8003d14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d1a:	f7fd ff85 	bl	8001c28 <HAL_GetTick>
 8003d1e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d20:	e008      	b.n	8003d34 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d22:	f7fd ff81 	bl	8001c28 <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b64      	cmp	r3, #100	@ 0x64
 8003d2e:	d901      	bls.n	8003d34 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003d30:	2303      	movs	r3, #3
 8003d32:	e103      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d34:	4b75      	ldr	r3, [pc, #468]	@ (8003f0c <HAL_RCC_OscConfig+0x4c8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0f0      	beq.n	8003d22 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d106      	bne.n	8003d56 <HAL_RCC_OscConfig+0x312>
 8003d48:	4b6f      	ldr	r3, [pc, #444]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	4a6e      	ldr	r2, [pc, #440]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	6213      	str	r3, [r2, #32]
 8003d54:	e02d      	b.n	8003db2 <HAL_RCC_OscConfig+0x36e>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10c      	bne.n	8003d78 <HAL_RCC_OscConfig+0x334>
 8003d5e:	4b6a      	ldr	r3, [pc, #424]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d60:	6a1b      	ldr	r3, [r3, #32]
 8003d62:	4a69      	ldr	r2, [pc, #420]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d64:	f023 0301 	bic.w	r3, r3, #1
 8003d68:	6213      	str	r3, [r2, #32]
 8003d6a:	4b67      	ldr	r3, [pc, #412]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	4a66      	ldr	r2, [pc, #408]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d70:	f023 0304 	bic.w	r3, r3, #4
 8003d74:	6213      	str	r3, [r2, #32]
 8003d76:	e01c      	b.n	8003db2 <HAL_RCC_OscConfig+0x36e>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	68db      	ldr	r3, [r3, #12]
 8003d7c:	2b05      	cmp	r3, #5
 8003d7e:	d10c      	bne.n	8003d9a <HAL_RCC_OscConfig+0x356>
 8003d80:	4b61      	ldr	r3, [pc, #388]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	4a60      	ldr	r2, [pc, #384]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d86:	f043 0304 	orr.w	r3, r3, #4
 8003d8a:	6213      	str	r3, [r2, #32]
 8003d8c:	4b5e      	ldr	r3, [pc, #376]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	4a5d      	ldr	r2, [pc, #372]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d92:	f043 0301 	orr.w	r3, r3, #1
 8003d96:	6213      	str	r3, [r2, #32]
 8003d98:	e00b      	b.n	8003db2 <HAL_RCC_OscConfig+0x36e>
 8003d9a:	4b5b      	ldr	r3, [pc, #364]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003d9c:	6a1b      	ldr	r3, [r3, #32]
 8003d9e:	4a5a      	ldr	r2, [pc, #360]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003da0:	f023 0301 	bic.w	r3, r3, #1
 8003da4:	6213      	str	r3, [r2, #32]
 8003da6:	4b58      	ldr	r3, [pc, #352]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	4a57      	ldr	r2, [pc, #348]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003dac:	f023 0304 	bic.w	r3, r3, #4
 8003db0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d015      	beq.n	8003de6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dba:	f7fd ff35 	bl	8001c28 <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dc0:	e00a      	b.n	8003dd8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dc2:	f7fd ff31 	bl	8001c28 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e0b1      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dd8:	4b4b      	ldr	r3, [pc, #300]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003dda:	6a1b      	ldr	r3, [r3, #32]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d0ee      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x37e>
 8003de4:	e014      	b.n	8003e10 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003de6:	f7fd ff1f 	bl	8001c28 <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dec:	e00a      	b.n	8003e04 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dee:	f7fd ff1b 	bl	8001c28 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e09b      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e04:	4b40      	ldr	r3, [pc, #256]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e06:	6a1b      	ldr	r3, [r3, #32]
 8003e08:	f003 0302 	and.w	r3, r3, #2
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1ee      	bne.n	8003dee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003e10:	7dfb      	ldrb	r3, [r7, #23]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d105      	bne.n	8003e22 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e16:	4b3c      	ldr	r3, [pc, #240]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	4a3b      	ldr	r2, [pc, #236]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e20:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 8087 	beq.w	8003f3a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003e2c:	4b36      	ldr	r3, [pc, #216]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 030c 	and.w	r3, r3, #12
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d061      	beq.n	8003efc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	69db      	ldr	r3, [r3, #28]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d146      	bne.n	8003ece <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e40:	4b33      	ldr	r3, [pc, #204]	@ (8003f10 <HAL_RCC_OscConfig+0x4cc>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e46:	f7fd feef 	bl	8001c28 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e4e:	f7fd feeb 	bl	8001c28 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e06d      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e60:	4b29      	ldr	r3, [pc, #164]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f0      	bne.n	8003e4e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6a1b      	ldr	r3, [r3, #32]
 8003e70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e74:	d108      	bne.n	8003e88 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e76:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	4921      	ldr	r1, [pc, #132]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	4313      	orrs	r3, r2
 8003e86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e88:	4b1f      	ldr	r3, [pc, #124]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6a19      	ldr	r1, [r3, #32]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e98:	430b      	orrs	r3, r1
 8003e9a:	491b      	ldr	r1, [pc, #108]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f10 <HAL_RCC_OscConfig+0x4cc>)
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ea6:	f7fd febf 	bl	8001c28 <HAL_GetTick>
 8003eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003eac:	e008      	b.n	8003ec0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eae:	f7fd febb 	bl	8001c28 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	2b02      	cmp	r3, #2
 8003eba:	d901      	bls.n	8003ec0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	e03d      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ec0:	4b11      	ldr	r3, [pc, #68]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0f0      	beq.n	8003eae <HAL_RCC_OscConfig+0x46a>
 8003ecc:	e035      	b.n	8003f3a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ece:	4b10      	ldr	r3, [pc, #64]	@ (8003f10 <HAL_RCC_OscConfig+0x4cc>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ed4:	f7fd fea8 	bl	8001c28 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003edc:	f7fd fea4 	bl	8001c28 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e026      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eee:	4b06      	ldr	r3, [pc, #24]	@ (8003f08 <HAL_RCC_OscConfig+0x4c4>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1f0      	bne.n	8003edc <HAL_RCC_OscConfig+0x498>
 8003efa:	e01e      	b.n	8003f3a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	69db      	ldr	r3, [r3, #28]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d107      	bne.n	8003f14 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e019      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	40007000 	.word	0x40007000
 8003f10:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCC_OscConfig+0x500>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6a1b      	ldr	r3, [r3, #32]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d106      	bne.n	8003f36 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d001      	beq.n	8003f3a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	40021000 	.word	0x40021000

08003f48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d101      	bne.n	8003f5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e0d0      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f5c:	4b6a      	ldr	r3, [pc, #424]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0307 	and.w	r3, r3, #7
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d910      	bls.n	8003f8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6a:	4b67      	ldr	r3, [pc, #412]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f023 0207 	bic.w	r2, r3, #7
 8003f72:	4965      	ldr	r1, [pc, #404]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f7a:	4b63      	ldr	r3, [pc, #396]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d001      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e0b8      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d020      	beq.n	8003fda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0304 	and.w	r3, r3, #4
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d005      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fa4:	4b59      	ldr	r3, [pc, #356]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	4a58      	ldr	r2, [pc, #352]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003faa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0308 	and.w	r3, r3, #8
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d005      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fbc:	4b53      	ldr	r3, [pc, #332]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	4a52      	ldr	r2, [pc, #328]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003fc2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003fc6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fc8:	4b50      	ldr	r3, [pc, #320]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	494d      	ldr	r1, [pc, #308]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d040      	beq.n	8004068 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d107      	bne.n	8003ffe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fee:	4b47      	ldr	r3, [pc, #284]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d115      	bne.n	8004026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e07f      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2b02      	cmp	r3, #2
 8004004:	d107      	bne.n	8004016 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004006:	4b41      	ldr	r3, [pc, #260]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d109      	bne.n	8004026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e073      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004016:	4b3d      	ldr	r3, [pc, #244]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d101      	bne.n	8004026 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e06b      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004026:	4b39      	ldr	r3, [pc, #228]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f023 0203 	bic.w	r2, r3, #3
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	4936      	ldr	r1, [pc, #216]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8004034:	4313      	orrs	r3, r2
 8004036:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004038:	f7fd fdf6 	bl	8001c28 <HAL_GetTick>
 800403c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800403e:	e00a      	b.n	8004056 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004040:	f7fd fdf2 	bl	8001c28 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800404e:	4293      	cmp	r3, r2
 8004050:	d901      	bls.n	8004056 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e053      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004056:	4b2d      	ldr	r3, [pc, #180]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	f003 020c 	and.w	r2, r3, #12
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	429a      	cmp	r2, r3
 8004066:	d1eb      	bne.n	8004040 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004068:	4b27      	ldr	r3, [pc, #156]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	429a      	cmp	r2, r3
 8004074:	d210      	bcs.n	8004098 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004076:	4b24      	ldr	r3, [pc, #144]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f023 0207 	bic.w	r2, r3, #7
 800407e:	4922      	ldr	r1, [pc, #136]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	4313      	orrs	r3, r2
 8004084:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004086:	4b20      	ldr	r3, [pc, #128]	@ (8004108 <HAL_RCC_ClockConfig+0x1c0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0307 	and.w	r3, r3, #7
 800408e:	683a      	ldr	r2, [r7, #0]
 8004090:	429a      	cmp	r2, r3
 8004092:	d001      	beq.n	8004098 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	e032      	b.n	80040fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0304 	and.w	r3, r3, #4
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d008      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040a4:	4b19      	ldr	r3, [pc, #100]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4916      	ldr	r1, [pc, #88]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d009      	beq.n	80040d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80040c2:	4b12      	ldr	r3, [pc, #72]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	00db      	lsls	r3, r3, #3
 80040d0:	490e      	ldr	r1, [pc, #56]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80040d6:	f000 f821 	bl	800411c <HAL_RCC_GetSysClockFreq>
 80040da:	4602      	mov	r2, r0
 80040dc:	4b0b      	ldr	r3, [pc, #44]	@ (800410c <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	091b      	lsrs	r3, r3, #4
 80040e2:	f003 030f 	and.w	r3, r3, #15
 80040e6:	490a      	ldr	r1, [pc, #40]	@ (8004110 <HAL_RCC_ClockConfig+0x1c8>)
 80040e8:	5ccb      	ldrb	r3, [r1, r3]
 80040ea:	fa22 f303 	lsr.w	r3, r2, r3
 80040ee:	4a09      	ldr	r2, [pc, #36]	@ (8004114 <HAL_RCC_ClockConfig+0x1cc>)
 80040f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040f2:	4b09      	ldr	r3, [pc, #36]	@ (8004118 <HAL_RCC_ClockConfig+0x1d0>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7fd fd54 	bl	8001ba4 <HAL_InitTick>

  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40022000 	.word	0x40022000
 800410c:	40021000 	.word	0x40021000
 8004110:	0800739c 	.word	0x0800739c
 8004114:	20000000 	.word	0x20000000
 8004118:	20000004 	.word	0x20000004

0800411c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	2300      	movs	r3, #0
 8004128:	60bb      	str	r3, [r7, #8]
 800412a:	2300      	movs	r3, #0
 800412c:	617b      	str	r3, [r7, #20]
 800412e:	2300      	movs	r3, #0
 8004130:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004132:	2300      	movs	r3, #0
 8004134:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004136:	4b1e      	ldr	r3, [pc, #120]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f003 030c 	and.w	r3, r3, #12
 8004142:	2b04      	cmp	r3, #4
 8004144:	d002      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0x30>
 8004146:	2b08      	cmp	r3, #8
 8004148:	d003      	beq.n	8004152 <HAL_RCC_GetSysClockFreq+0x36>
 800414a:	e027      	b.n	800419c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800414c:	4b19      	ldr	r3, [pc, #100]	@ (80041b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800414e:	613b      	str	r3, [r7, #16]
      break;
 8004150:	e027      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	0c9b      	lsrs	r3, r3, #18
 8004156:	f003 030f 	and.w	r3, r3, #15
 800415a:	4a17      	ldr	r2, [pc, #92]	@ (80041b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800415c:	5cd3      	ldrb	r3, [r2, r3]
 800415e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d010      	beq.n	800418c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800416a:	4b11      	ldr	r3, [pc, #68]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	0c5b      	lsrs	r3, r3, #17
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	4a11      	ldr	r2, [pc, #68]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004176:	5cd3      	ldrb	r3, [r2, r3]
 8004178:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4a0d      	ldr	r2, [pc, #52]	@ (80041b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800417e:	fb03 f202 	mul.w	r2, r3, r2
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	fbb2 f3f3 	udiv	r3, r2, r3
 8004188:	617b      	str	r3, [r7, #20]
 800418a:	e004      	b.n	8004196 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a0c      	ldr	r2, [pc, #48]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004190:	fb02 f303 	mul.w	r3, r2, r3
 8004194:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	613b      	str	r3, [r7, #16]
      break;
 800419a:	e002      	b.n	80041a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800419c:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800419e:	613b      	str	r3, [r7, #16]
      break;
 80041a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041a2:	693b      	ldr	r3, [r7, #16]
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	371c      	adds	r7, #28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bc80      	pop	{r7}
 80041ac:	4770      	bx	lr
 80041ae:	bf00      	nop
 80041b0:	40021000 	.word	0x40021000
 80041b4:	007a1200 	.word	0x007a1200
 80041b8:	080073b4 	.word	0x080073b4
 80041bc:	080073c4 	.word	0x080073c4
 80041c0:	003d0900 	.word	0x003d0900

080041c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041c4:	b480      	push	{r7}
 80041c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041c8:	4b02      	ldr	r3, [pc, #8]	@ (80041d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80041ca:	681b      	ldr	r3, [r3, #0]
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bc80      	pop	{r7}
 80041d2:	4770      	bx	lr
 80041d4:	20000000 	.word	0x20000000

080041d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041dc:	f7ff fff2 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 80041e0:	4602      	mov	r2, r0
 80041e2:	4b05      	ldr	r3, [pc, #20]	@ (80041f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	0a1b      	lsrs	r3, r3, #8
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	4903      	ldr	r1, [pc, #12]	@ (80041fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80041ee:	5ccb      	ldrb	r3, [r1, r3]
 80041f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000
 80041fc:	080073ac 	.word	0x080073ac

08004200 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004204:	f7ff ffde 	bl	80041c4 <HAL_RCC_GetHCLKFreq>
 8004208:	4602      	mov	r2, r0
 800420a:	4b05      	ldr	r3, [pc, #20]	@ (8004220 <HAL_RCC_GetPCLK2Freq+0x20>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	0adb      	lsrs	r3, r3, #11
 8004210:	f003 0307 	and.w	r3, r3, #7
 8004214:	4903      	ldr	r1, [pc, #12]	@ (8004224 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004216:	5ccb      	ldrb	r3, [r1, r3]
 8004218:	fa22 f303 	lsr.w	r3, r2, r3
}
 800421c:	4618      	mov	r0, r3
 800421e:	bd80      	pop	{r7, pc}
 8004220:	40021000 	.word	0x40021000
 8004224:	080073ac 	.word	0x080073ac

08004228 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004228:	b480      	push	{r7}
 800422a:	b085      	sub	sp, #20
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004230:	4b0a      	ldr	r3, [pc, #40]	@ (800425c <RCC_Delay+0x34>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <RCC_Delay+0x38>)
 8004236:	fba2 2303 	umull	r2, r3, r2, r3
 800423a:	0a5b      	lsrs	r3, r3, #9
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004244:	bf00      	nop
  }
  while (Delay --);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1e5a      	subs	r2, r3, #1
 800424a:	60fa      	str	r2, [r7, #12]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1f9      	bne.n	8004244 <RCC_Delay+0x1c>
}
 8004250:	bf00      	nop
 8004252:	bf00      	nop
 8004254:	3714      	adds	r7, #20
 8004256:	46bd      	mov	sp, r7
 8004258:	bc80      	pop	{r7}
 800425a:	4770      	bx	lr
 800425c:	20000000 	.word	0x20000000
 8004260:	10624dd3 	.word	0x10624dd3

08004264 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e042      	b.n	80042fc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800427c:	b2db      	uxtb	r3, r3
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f7fd fb20 	bl	80018d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2224      	movs	r2, #36	@ 0x24
 8004294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	68da      	ldr	r2, [r3, #12]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 f971 	bl	8004590 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	691a      	ldr	r2, [r3, #16]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	695a      	ldr	r2, [r3, #20]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68da      	ldr	r2, [r3, #12]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}

08004304 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b08a      	sub	sp, #40	@ 0x28
 8004308:	af02      	add	r7, sp, #8
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	603b      	str	r3, [r7, #0]
 8004310:	4613      	mov	r3, r2
 8004312:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004314:	2300      	movs	r3, #0
 8004316:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b20      	cmp	r3, #32
 8004322:	d175      	bne.n	8004410 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d002      	beq.n	8004330 <HAL_UART_Transmit+0x2c>
 800432a:	88fb      	ldrh	r3, [r7, #6]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d101      	bne.n	8004334 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004330:	2301      	movs	r3, #1
 8004332:	e06e      	b.n	8004412 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2221      	movs	r2, #33	@ 0x21
 800433e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004342:	f7fd fc71 	bl	8001c28 <HAL_GetTick>
 8004346:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	88fa      	ldrh	r2, [r7, #6]
 800434c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	88fa      	ldrh	r2, [r7, #6]
 8004352:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800435c:	d108      	bne.n	8004370 <HAL_UART_Transmit+0x6c>
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d104      	bne.n	8004370 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004366:	2300      	movs	r3, #0
 8004368:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	61bb      	str	r3, [r7, #24]
 800436e:	e003      	b.n	8004378 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004374:	2300      	movs	r3, #0
 8004376:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004378:	e02e      	b.n	80043d8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	2200      	movs	r2, #0
 8004382:	2180      	movs	r1, #128	@ 0x80
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f848 	bl	800441a <UART_WaitOnFlagUntilTimeout>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d005      	beq.n	800439c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2220      	movs	r2, #32
 8004394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e03a      	b.n	8004412 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d10b      	bne.n	80043ba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	461a      	mov	r2, r3
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043b0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	3302      	adds	r3, #2
 80043b6:	61bb      	str	r3, [r7, #24]
 80043b8:	e007      	b.n	80043ca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043ba:	69fb      	ldr	r3, [r7, #28]
 80043bc:	781a      	ldrb	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	3301      	adds	r3, #1
 80043c8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	3b01      	subs	r3, #1
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1cb      	bne.n	800437a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	2200      	movs	r2, #0
 80043ea:	2140      	movs	r1, #64	@ 0x40
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f814 	bl	800441a <UART_WaitOnFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d005      	beq.n	8004404 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e006      	b.n	8004412 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800440c:	2300      	movs	r3, #0
 800440e:	e000      	b.n	8004412 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004410:	2302      	movs	r3, #2
  }
}
 8004412:	4618      	mov	r0, r3
 8004414:	3720      	adds	r7, #32
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b086      	sub	sp, #24
 800441e:	af00      	add	r7, sp, #0
 8004420:	60f8      	str	r0, [r7, #12]
 8004422:	60b9      	str	r1, [r7, #8]
 8004424:	603b      	str	r3, [r7, #0]
 8004426:	4613      	mov	r3, r2
 8004428:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800442a:	e03b      	b.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004432:	d037      	beq.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004434:	f7fd fbf8 	bl	8001c28 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	6a3a      	ldr	r2, [r7, #32]
 8004440:	429a      	cmp	r2, r3
 8004442:	d302      	bcc.n	800444a <UART_WaitOnFlagUntilTimeout+0x30>
 8004444:	6a3b      	ldr	r3, [r7, #32]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e03a      	b.n	80044c4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d023      	beq.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	2b80      	cmp	r3, #128	@ 0x80
 8004460:	d020      	beq.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b40      	cmp	r3, #64	@ 0x40
 8004466:	d01d      	beq.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f003 0308 	and.w	r3, r3, #8
 8004472:	2b08      	cmp	r3, #8
 8004474:	d116      	bne.n	80044a4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004476:	2300      	movs	r3, #0
 8004478:	617b      	str	r3, [r7, #20]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	617b      	str	r3, [r7, #20]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	685b      	ldr	r3, [r3, #4]
 8004488:	617b      	str	r3, [r7, #20]
 800448a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f000 f81d 	bl	80044cc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2208      	movs	r2, #8
 8004496:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e00f      	b.n	80044c4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	4013      	ands	r3, r2
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	bf0c      	ite	eq
 80044b4:	2301      	moveq	r3, #1
 80044b6:	2300      	movne	r3, #0
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	461a      	mov	r2, r3
 80044bc:	79fb      	ldrb	r3, [r7, #7]
 80044be:	429a      	cmp	r2, r3
 80044c0:	d0b4      	beq.n	800442c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044c2:	2300      	movs	r3, #0
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	3718      	adds	r7, #24
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}

080044cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b095      	sub	sp, #84	@ 0x54
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	330c      	adds	r3, #12
 80044da:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044de:	e853 3f00 	ldrex	r3, [r3]
 80044e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044f4:	643a      	str	r2, [r7, #64]	@ 0x40
 80044f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044fc:	e841 2300 	strex	r3, r2, [r1]
 8004500:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1e5      	bne.n	80044d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	3314      	adds	r3, #20
 800450e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	6a3b      	ldr	r3, [r7, #32]
 8004512:	e853 3f00 	ldrex	r3, [r3]
 8004516:	61fb      	str	r3, [r7, #28]
   return(result);
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	f023 0301 	bic.w	r3, r3, #1
 800451e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3314      	adds	r3, #20
 8004526:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004528:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800452a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800452c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800452e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004530:	e841 2300 	strex	r3, r2, [r1]
 8004534:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1e5      	bne.n	8004508 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004540:	2b01      	cmp	r3, #1
 8004542:	d119      	bne.n	8004578 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	330c      	adds	r3, #12
 800454a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	e853 3f00 	ldrex	r3, [r3]
 8004552:	60bb      	str	r3, [r7, #8]
   return(result);
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	f023 0310 	bic.w	r3, r3, #16
 800455a:	647b      	str	r3, [r7, #68]	@ 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	330c      	adds	r3, #12
 8004562:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004564:	61ba      	str	r2, [r7, #24]
 8004566:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004568:	6979      	ldr	r1, [r7, #20]
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	e841 2300 	strex	r3, r2, [r1]
 8004570:	613b      	str	r3, [r7, #16]
   return(result);
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d1e5      	bne.n	8004544 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2220      	movs	r2, #32
 800457c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004586:	bf00      	nop
 8004588:	3754      	adds	r7, #84	@ 0x54
 800458a:	46bd      	mov	sp, r7
 800458c:	bc80      	pop	{r7}
 800458e:	4770      	bx	lr

08004590 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	431a      	orrs	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	695b      	ldr	r3, [r3, #20]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80045ca:	f023 030c 	bic.w	r3, r3, #12
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	6812      	ldr	r2, [r2, #0]
 80045d2:	68b9      	ldr	r1, [r7, #8]
 80045d4:	430b      	orrs	r3, r1
 80045d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	430a      	orrs	r2, r1
 80045ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a2c      	ldr	r2, [pc, #176]	@ (80046a4 <UART_SetConfig+0x114>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d103      	bne.n	8004600 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80045f8:	f7ff fe02 	bl	8004200 <HAL_RCC_GetPCLK2Freq>
 80045fc:	60f8      	str	r0, [r7, #12]
 80045fe:	e002      	b.n	8004606 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004600:	f7ff fdea 	bl	80041d8 <HAL_RCC_GetPCLK1Freq>
 8004604:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	4613      	mov	r3, r2
 800460a:	009b      	lsls	r3, r3, #2
 800460c:	4413      	add	r3, r2
 800460e:	009a      	lsls	r2, r3, #2
 8004610:	441a      	add	r2, r3
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	fbb2 f3f3 	udiv	r3, r2, r3
 800461c:	4a22      	ldr	r2, [pc, #136]	@ (80046a8 <UART_SetConfig+0x118>)
 800461e:	fba2 2303 	umull	r2, r3, r2, r3
 8004622:	095b      	lsrs	r3, r3, #5
 8004624:	0119      	lsls	r1, r3, #4
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	4613      	mov	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	009a      	lsls	r2, r3, #2
 8004630:	441a      	add	r2, r3
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	fbb2 f2f3 	udiv	r2, r2, r3
 800463c:	4b1a      	ldr	r3, [pc, #104]	@ (80046a8 <UART_SetConfig+0x118>)
 800463e:	fba3 0302 	umull	r0, r3, r3, r2
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	2064      	movs	r0, #100	@ 0x64
 8004646:	fb00 f303 	mul.w	r3, r0, r3
 800464a:	1ad3      	subs	r3, r2, r3
 800464c:	011b      	lsls	r3, r3, #4
 800464e:	3332      	adds	r3, #50	@ 0x32
 8004650:	4a15      	ldr	r2, [pc, #84]	@ (80046a8 <UART_SetConfig+0x118>)
 8004652:	fba2 2303 	umull	r2, r3, r2, r3
 8004656:	095b      	lsrs	r3, r3, #5
 8004658:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800465c:	4419      	add	r1, r3
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	4613      	mov	r3, r2
 8004662:	009b      	lsls	r3, r3, #2
 8004664:	4413      	add	r3, r2
 8004666:	009a      	lsls	r2, r3, #2
 8004668:	441a      	add	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	fbb2 f2f3 	udiv	r2, r2, r3
 8004674:	4b0c      	ldr	r3, [pc, #48]	@ (80046a8 <UART_SetConfig+0x118>)
 8004676:	fba3 0302 	umull	r0, r3, r3, r2
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	2064      	movs	r0, #100	@ 0x64
 800467e:	fb00 f303 	mul.w	r3, r0, r3
 8004682:	1ad3      	subs	r3, r2, r3
 8004684:	011b      	lsls	r3, r3, #4
 8004686:	3332      	adds	r3, #50	@ 0x32
 8004688:	4a07      	ldr	r2, [pc, #28]	@ (80046a8 <UART_SetConfig+0x118>)
 800468a:	fba2 2303 	umull	r2, r3, r2, r3
 800468e:	095b      	lsrs	r3, r3, #5
 8004690:	f003 020f 	and.w	r2, r3, #15
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	440a      	add	r2, r1
 800469a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800469c:	bf00      	nop
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40013800 	.word	0x40013800
 80046a8:	51eb851f 	.word	0x51eb851f

080046ac <__cvt>:
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b2:	461d      	mov	r5, r3
 80046b4:	bfbb      	ittet	lt
 80046b6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80046ba:	461d      	movlt	r5, r3
 80046bc:	2300      	movge	r3, #0
 80046be:	232d      	movlt	r3, #45	@ 0x2d
 80046c0:	b088      	sub	sp, #32
 80046c2:	4614      	mov	r4, r2
 80046c4:	bfb8      	it	lt
 80046c6:	4614      	movlt	r4, r2
 80046c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80046ca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80046cc:	7013      	strb	r3, [r2, #0]
 80046ce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80046d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80046d4:	f023 0820 	bic.w	r8, r3, #32
 80046d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046dc:	d005      	beq.n	80046ea <__cvt+0x3e>
 80046de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80046e2:	d100      	bne.n	80046e6 <__cvt+0x3a>
 80046e4:	3601      	adds	r6, #1
 80046e6:	2302      	movs	r3, #2
 80046e8:	e000      	b.n	80046ec <__cvt+0x40>
 80046ea:	2303      	movs	r3, #3
 80046ec:	aa07      	add	r2, sp, #28
 80046ee:	9204      	str	r2, [sp, #16]
 80046f0:	aa06      	add	r2, sp, #24
 80046f2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80046f6:	e9cd 3600 	strd	r3, r6, [sp]
 80046fa:	4622      	mov	r2, r4
 80046fc:	462b      	mov	r3, r5
 80046fe:	f000 ff53 	bl	80055a8 <_dtoa_r>
 8004702:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004706:	4607      	mov	r7, r0
 8004708:	d119      	bne.n	800473e <__cvt+0x92>
 800470a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800470c:	07db      	lsls	r3, r3, #31
 800470e:	d50e      	bpl.n	800472e <__cvt+0x82>
 8004710:	eb00 0906 	add.w	r9, r0, r6
 8004714:	2200      	movs	r2, #0
 8004716:	2300      	movs	r3, #0
 8004718:	4620      	mov	r0, r4
 800471a:	4629      	mov	r1, r5
 800471c:	f7fc f944 	bl	80009a8 <__aeabi_dcmpeq>
 8004720:	b108      	cbz	r0, 8004726 <__cvt+0x7a>
 8004722:	f8cd 901c 	str.w	r9, [sp, #28]
 8004726:	2230      	movs	r2, #48	@ 0x30
 8004728:	9b07      	ldr	r3, [sp, #28]
 800472a:	454b      	cmp	r3, r9
 800472c:	d31e      	bcc.n	800476c <__cvt+0xc0>
 800472e:	4638      	mov	r0, r7
 8004730:	9b07      	ldr	r3, [sp, #28]
 8004732:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004734:	1bdb      	subs	r3, r3, r7
 8004736:	6013      	str	r3, [r2, #0]
 8004738:	b008      	add	sp, #32
 800473a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800473e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004742:	eb00 0906 	add.w	r9, r0, r6
 8004746:	d1e5      	bne.n	8004714 <__cvt+0x68>
 8004748:	7803      	ldrb	r3, [r0, #0]
 800474a:	2b30      	cmp	r3, #48	@ 0x30
 800474c:	d10a      	bne.n	8004764 <__cvt+0xb8>
 800474e:	2200      	movs	r2, #0
 8004750:	2300      	movs	r3, #0
 8004752:	4620      	mov	r0, r4
 8004754:	4629      	mov	r1, r5
 8004756:	f7fc f927 	bl	80009a8 <__aeabi_dcmpeq>
 800475a:	b918      	cbnz	r0, 8004764 <__cvt+0xb8>
 800475c:	f1c6 0601 	rsb	r6, r6, #1
 8004760:	f8ca 6000 	str.w	r6, [sl]
 8004764:	f8da 3000 	ldr.w	r3, [sl]
 8004768:	4499      	add	r9, r3
 800476a:	e7d3      	b.n	8004714 <__cvt+0x68>
 800476c:	1c59      	adds	r1, r3, #1
 800476e:	9107      	str	r1, [sp, #28]
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	e7d9      	b.n	8004728 <__cvt+0x7c>

08004774 <__exponent>:
 8004774:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004776:	2900      	cmp	r1, #0
 8004778:	bfb6      	itet	lt
 800477a:	232d      	movlt	r3, #45	@ 0x2d
 800477c:	232b      	movge	r3, #43	@ 0x2b
 800477e:	4249      	neglt	r1, r1
 8004780:	2909      	cmp	r1, #9
 8004782:	7002      	strb	r2, [r0, #0]
 8004784:	7043      	strb	r3, [r0, #1]
 8004786:	dd29      	ble.n	80047dc <__exponent+0x68>
 8004788:	f10d 0307 	add.w	r3, sp, #7
 800478c:	461d      	mov	r5, r3
 800478e:	270a      	movs	r7, #10
 8004790:	fbb1 f6f7 	udiv	r6, r1, r7
 8004794:	461a      	mov	r2, r3
 8004796:	fb07 1416 	mls	r4, r7, r6, r1
 800479a:	3430      	adds	r4, #48	@ 0x30
 800479c:	f802 4c01 	strb.w	r4, [r2, #-1]
 80047a0:	460c      	mov	r4, r1
 80047a2:	2c63      	cmp	r4, #99	@ 0x63
 80047a4:	4631      	mov	r1, r6
 80047a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80047aa:	dcf1      	bgt.n	8004790 <__exponent+0x1c>
 80047ac:	3130      	adds	r1, #48	@ 0x30
 80047ae:	1e94      	subs	r4, r2, #2
 80047b0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80047b4:	4623      	mov	r3, r4
 80047b6:	1c41      	adds	r1, r0, #1
 80047b8:	42ab      	cmp	r3, r5
 80047ba:	d30a      	bcc.n	80047d2 <__exponent+0x5e>
 80047bc:	f10d 0309 	add.w	r3, sp, #9
 80047c0:	1a9b      	subs	r3, r3, r2
 80047c2:	42ac      	cmp	r4, r5
 80047c4:	bf88      	it	hi
 80047c6:	2300      	movhi	r3, #0
 80047c8:	3302      	adds	r3, #2
 80047ca:	4403      	add	r3, r0
 80047cc:	1a18      	subs	r0, r3, r0
 80047ce:	b003      	add	sp, #12
 80047d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80047d6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80047da:	e7ed      	b.n	80047b8 <__exponent+0x44>
 80047dc:	2330      	movs	r3, #48	@ 0x30
 80047de:	3130      	adds	r1, #48	@ 0x30
 80047e0:	7083      	strb	r3, [r0, #2]
 80047e2:	70c1      	strb	r1, [r0, #3]
 80047e4:	1d03      	adds	r3, r0, #4
 80047e6:	e7f1      	b.n	80047cc <__exponent+0x58>

080047e8 <_printf_float>:
 80047e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047ec:	b091      	sub	sp, #68	@ 0x44
 80047ee:	460c      	mov	r4, r1
 80047f0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80047f4:	4616      	mov	r6, r2
 80047f6:	461f      	mov	r7, r3
 80047f8:	4605      	mov	r5, r0
 80047fa:	f000 fdc5 	bl	8005388 <_localeconv_r>
 80047fe:	6803      	ldr	r3, [r0, #0]
 8004800:	4618      	mov	r0, r3
 8004802:	9308      	str	r3, [sp, #32]
 8004804:	f7fb fca4 	bl	8000150 <strlen>
 8004808:	2300      	movs	r3, #0
 800480a:	930e      	str	r3, [sp, #56]	@ 0x38
 800480c:	f8d8 3000 	ldr.w	r3, [r8]
 8004810:	9009      	str	r0, [sp, #36]	@ 0x24
 8004812:	3307      	adds	r3, #7
 8004814:	f023 0307 	bic.w	r3, r3, #7
 8004818:	f103 0208 	add.w	r2, r3, #8
 800481c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004820:	f8d4 b000 	ldr.w	fp, [r4]
 8004824:	f8c8 2000 	str.w	r2, [r8]
 8004828:	e9d3 8900 	ldrd	r8, r9, [r3]
 800482c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004830:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004832:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004836:	f04f 32ff 	mov.w	r2, #4294967295
 800483a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800483e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004842:	4b9c      	ldr	r3, [pc, #624]	@ (8004ab4 <_printf_float+0x2cc>)
 8004844:	f7fc f8e2 	bl	8000a0c <__aeabi_dcmpun>
 8004848:	bb70      	cbnz	r0, 80048a8 <_printf_float+0xc0>
 800484a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800484e:	f04f 32ff 	mov.w	r2, #4294967295
 8004852:	4b98      	ldr	r3, [pc, #608]	@ (8004ab4 <_printf_float+0x2cc>)
 8004854:	f7fc f8bc 	bl	80009d0 <__aeabi_dcmple>
 8004858:	bb30      	cbnz	r0, 80048a8 <_printf_float+0xc0>
 800485a:	2200      	movs	r2, #0
 800485c:	2300      	movs	r3, #0
 800485e:	4640      	mov	r0, r8
 8004860:	4649      	mov	r1, r9
 8004862:	f7fc f8ab 	bl	80009bc <__aeabi_dcmplt>
 8004866:	b110      	cbz	r0, 800486e <_printf_float+0x86>
 8004868:	232d      	movs	r3, #45	@ 0x2d
 800486a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800486e:	4a92      	ldr	r2, [pc, #584]	@ (8004ab8 <_printf_float+0x2d0>)
 8004870:	4b92      	ldr	r3, [pc, #584]	@ (8004abc <_printf_float+0x2d4>)
 8004872:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004876:	bf94      	ite	ls
 8004878:	4690      	movls	r8, r2
 800487a:	4698      	movhi	r8, r3
 800487c:	2303      	movs	r3, #3
 800487e:	f04f 0900 	mov.w	r9, #0
 8004882:	6123      	str	r3, [r4, #16]
 8004884:	f02b 0304 	bic.w	r3, fp, #4
 8004888:	6023      	str	r3, [r4, #0]
 800488a:	4633      	mov	r3, r6
 800488c:	4621      	mov	r1, r4
 800488e:	4628      	mov	r0, r5
 8004890:	9700      	str	r7, [sp, #0]
 8004892:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004894:	f000 f9d4 	bl	8004c40 <_printf_common>
 8004898:	3001      	adds	r0, #1
 800489a:	f040 8090 	bne.w	80049be <_printf_float+0x1d6>
 800489e:	f04f 30ff 	mov.w	r0, #4294967295
 80048a2:	b011      	add	sp, #68	@ 0x44
 80048a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048a8:	4642      	mov	r2, r8
 80048aa:	464b      	mov	r3, r9
 80048ac:	4640      	mov	r0, r8
 80048ae:	4649      	mov	r1, r9
 80048b0:	f7fc f8ac 	bl	8000a0c <__aeabi_dcmpun>
 80048b4:	b148      	cbz	r0, 80048ca <_printf_float+0xe2>
 80048b6:	464b      	mov	r3, r9
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	bfb8      	it	lt
 80048bc:	232d      	movlt	r3, #45	@ 0x2d
 80048be:	4a80      	ldr	r2, [pc, #512]	@ (8004ac0 <_printf_float+0x2d8>)
 80048c0:	bfb8      	it	lt
 80048c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80048c6:	4b7f      	ldr	r3, [pc, #508]	@ (8004ac4 <_printf_float+0x2dc>)
 80048c8:	e7d3      	b.n	8004872 <_printf_float+0x8a>
 80048ca:	6863      	ldr	r3, [r4, #4]
 80048cc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80048d0:	1c5a      	adds	r2, r3, #1
 80048d2:	d13f      	bne.n	8004954 <_printf_float+0x16c>
 80048d4:	2306      	movs	r3, #6
 80048d6:	6063      	str	r3, [r4, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80048de:	6023      	str	r3, [r4, #0]
 80048e0:	9206      	str	r2, [sp, #24]
 80048e2:	aa0e      	add	r2, sp, #56	@ 0x38
 80048e4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80048e8:	aa0d      	add	r2, sp, #52	@ 0x34
 80048ea:	9203      	str	r2, [sp, #12]
 80048ec:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80048f0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80048f4:	6863      	ldr	r3, [r4, #4]
 80048f6:	4642      	mov	r2, r8
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	4628      	mov	r0, r5
 80048fc:	464b      	mov	r3, r9
 80048fe:	910a      	str	r1, [sp, #40]	@ 0x28
 8004900:	f7ff fed4 	bl	80046ac <__cvt>
 8004904:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004906:	4680      	mov	r8, r0
 8004908:	2947      	cmp	r1, #71	@ 0x47
 800490a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800490c:	d128      	bne.n	8004960 <_printf_float+0x178>
 800490e:	1cc8      	adds	r0, r1, #3
 8004910:	db02      	blt.n	8004918 <_printf_float+0x130>
 8004912:	6863      	ldr	r3, [r4, #4]
 8004914:	4299      	cmp	r1, r3
 8004916:	dd40      	ble.n	800499a <_printf_float+0x1b2>
 8004918:	f1aa 0a02 	sub.w	sl, sl, #2
 800491c:	fa5f fa8a 	uxtb.w	sl, sl
 8004920:	4652      	mov	r2, sl
 8004922:	3901      	subs	r1, #1
 8004924:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004928:	910d      	str	r1, [sp, #52]	@ 0x34
 800492a:	f7ff ff23 	bl	8004774 <__exponent>
 800492e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004930:	4681      	mov	r9, r0
 8004932:	1813      	adds	r3, r2, r0
 8004934:	2a01      	cmp	r2, #1
 8004936:	6123      	str	r3, [r4, #16]
 8004938:	dc02      	bgt.n	8004940 <_printf_float+0x158>
 800493a:	6822      	ldr	r2, [r4, #0]
 800493c:	07d2      	lsls	r2, r2, #31
 800493e:	d501      	bpl.n	8004944 <_printf_float+0x15c>
 8004940:	3301      	adds	r3, #1
 8004942:	6123      	str	r3, [r4, #16]
 8004944:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004948:	2b00      	cmp	r3, #0
 800494a:	d09e      	beq.n	800488a <_printf_float+0xa2>
 800494c:	232d      	movs	r3, #45	@ 0x2d
 800494e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004952:	e79a      	b.n	800488a <_printf_float+0xa2>
 8004954:	2947      	cmp	r1, #71	@ 0x47
 8004956:	d1bf      	bne.n	80048d8 <_printf_float+0xf0>
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1bd      	bne.n	80048d8 <_printf_float+0xf0>
 800495c:	2301      	movs	r3, #1
 800495e:	e7ba      	b.n	80048d6 <_printf_float+0xee>
 8004960:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004964:	d9dc      	bls.n	8004920 <_printf_float+0x138>
 8004966:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800496a:	d118      	bne.n	800499e <_printf_float+0x1b6>
 800496c:	2900      	cmp	r1, #0
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	dd0b      	ble.n	800498a <_printf_float+0x1a2>
 8004972:	6121      	str	r1, [r4, #16]
 8004974:	b913      	cbnz	r3, 800497c <_printf_float+0x194>
 8004976:	6822      	ldr	r2, [r4, #0]
 8004978:	07d0      	lsls	r0, r2, #31
 800497a:	d502      	bpl.n	8004982 <_printf_float+0x19a>
 800497c:	3301      	adds	r3, #1
 800497e:	440b      	add	r3, r1
 8004980:	6123      	str	r3, [r4, #16]
 8004982:	f04f 0900 	mov.w	r9, #0
 8004986:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004988:	e7dc      	b.n	8004944 <_printf_float+0x15c>
 800498a:	b913      	cbnz	r3, 8004992 <_printf_float+0x1aa>
 800498c:	6822      	ldr	r2, [r4, #0]
 800498e:	07d2      	lsls	r2, r2, #31
 8004990:	d501      	bpl.n	8004996 <_printf_float+0x1ae>
 8004992:	3302      	adds	r3, #2
 8004994:	e7f4      	b.n	8004980 <_printf_float+0x198>
 8004996:	2301      	movs	r3, #1
 8004998:	e7f2      	b.n	8004980 <_printf_float+0x198>
 800499a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800499e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049a0:	4299      	cmp	r1, r3
 80049a2:	db05      	blt.n	80049b0 <_printf_float+0x1c8>
 80049a4:	6823      	ldr	r3, [r4, #0]
 80049a6:	6121      	str	r1, [r4, #16]
 80049a8:	07d8      	lsls	r0, r3, #31
 80049aa:	d5ea      	bpl.n	8004982 <_printf_float+0x19a>
 80049ac:	1c4b      	adds	r3, r1, #1
 80049ae:	e7e7      	b.n	8004980 <_printf_float+0x198>
 80049b0:	2900      	cmp	r1, #0
 80049b2:	bfcc      	ite	gt
 80049b4:	2201      	movgt	r2, #1
 80049b6:	f1c1 0202 	rsble	r2, r1, #2
 80049ba:	4413      	add	r3, r2
 80049bc:	e7e0      	b.n	8004980 <_printf_float+0x198>
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	055a      	lsls	r2, r3, #21
 80049c2:	d407      	bmi.n	80049d4 <_printf_float+0x1ec>
 80049c4:	6923      	ldr	r3, [r4, #16]
 80049c6:	4642      	mov	r2, r8
 80049c8:	4631      	mov	r1, r6
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b8      	blx	r7
 80049ce:	3001      	adds	r0, #1
 80049d0:	d12b      	bne.n	8004a2a <_printf_float+0x242>
 80049d2:	e764      	b.n	800489e <_printf_float+0xb6>
 80049d4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80049d8:	f240 80dc 	bls.w	8004b94 <_printf_float+0x3ac>
 80049dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80049e0:	2200      	movs	r2, #0
 80049e2:	2300      	movs	r3, #0
 80049e4:	f7fb ffe0 	bl	80009a8 <__aeabi_dcmpeq>
 80049e8:	2800      	cmp	r0, #0
 80049ea:	d033      	beq.n	8004a54 <_printf_float+0x26c>
 80049ec:	2301      	movs	r3, #1
 80049ee:	4631      	mov	r1, r6
 80049f0:	4628      	mov	r0, r5
 80049f2:	4a35      	ldr	r2, [pc, #212]	@ (8004ac8 <_printf_float+0x2e0>)
 80049f4:	47b8      	blx	r7
 80049f6:	3001      	adds	r0, #1
 80049f8:	f43f af51 	beq.w	800489e <_printf_float+0xb6>
 80049fc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004a00:	4543      	cmp	r3, r8
 8004a02:	db02      	blt.n	8004a0a <_printf_float+0x222>
 8004a04:	6823      	ldr	r3, [r4, #0]
 8004a06:	07d8      	lsls	r0, r3, #31
 8004a08:	d50f      	bpl.n	8004a2a <_printf_float+0x242>
 8004a0a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a0e:	4631      	mov	r1, r6
 8004a10:	4628      	mov	r0, r5
 8004a12:	47b8      	blx	r7
 8004a14:	3001      	adds	r0, #1
 8004a16:	f43f af42 	beq.w	800489e <_printf_float+0xb6>
 8004a1a:	f04f 0900 	mov.w	r9, #0
 8004a1e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004a22:	f104 0a1a 	add.w	sl, r4, #26
 8004a26:	45c8      	cmp	r8, r9
 8004a28:	dc09      	bgt.n	8004a3e <_printf_float+0x256>
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	079b      	lsls	r3, r3, #30
 8004a2e:	f100 8102 	bmi.w	8004c36 <_printf_float+0x44e>
 8004a32:	68e0      	ldr	r0, [r4, #12]
 8004a34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a36:	4298      	cmp	r0, r3
 8004a38:	bfb8      	it	lt
 8004a3a:	4618      	movlt	r0, r3
 8004a3c:	e731      	b.n	80048a2 <_printf_float+0xba>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	4652      	mov	r2, sl
 8004a42:	4631      	mov	r1, r6
 8004a44:	4628      	mov	r0, r5
 8004a46:	47b8      	blx	r7
 8004a48:	3001      	adds	r0, #1
 8004a4a:	f43f af28 	beq.w	800489e <_printf_float+0xb6>
 8004a4e:	f109 0901 	add.w	r9, r9, #1
 8004a52:	e7e8      	b.n	8004a26 <_printf_float+0x23e>
 8004a54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	dc38      	bgt.n	8004acc <_printf_float+0x2e4>
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	4631      	mov	r1, r6
 8004a5e:	4628      	mov	r0, r5
 8004a60:	4a19      	ldr	r2, [pc, #100]	@ (8004ac8 <_printf_float+0x2e0>)
 8004a62:	47b8      	blx	r7
 8004a64:	3001      	adds	r0, #1
 8004a66:	f43f af1a 	beq.w	800489e <_printf_float+0xb6>
 8004a6a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004a6e:	ea59 0303 	orrs.w	r3, r9, r3
 8004a72:	d102      	bne.n	8004a7a <_printf_float+0x292>
 8004a74:	6823      	ldr	r3, [r4, #0]
 8004a76:	07d9      	lsls	r1, r3, #31
 8004a78:	d5d7      	bpl.n	8004a2a <_printf_float+0x242>
 8004a7a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004a7e:	4631      	mov	r1, r6
 8004a80:	4628      	mov	r0, r5
 8004a82:	47b8      	blx	r7
 8004a84:	3001      	adds	r0, #1
 8004a86:	f43f af0a 	beq.w	800489e <_printf_float+0xb6>
 8004a8a:	f04f 0a00 	mov.w	sl, #0
 8004a8e:	f104 0b1a 	add.w	fp, r4, #26
 8004a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004a94:	425b      	negs	r3, r3
 8004a96:	4553      	cmp	r3, sl
 8004a98:	dc01      	bgt.n	8004a9e <_printf_float+0x2b6>
 8004a9a:	464b      	mov	r3, r9
 8004a9c:	e793      	b.n	80049c6 <_printf_float+0x1de>
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	465a      	mov	r2, fp
 8004aa2:	4631      	mov	r1, r6
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	47b8      	blx	r7
 8004aa8:	3001      	adds	r0, #1
 8004aaa:	f43f aef8 	beq.w	800489e <_printf_float+0xb6>
 8004aae:	f10a 0a01 	add.w	sl, sl, #1
 8004ab2:	e7ee      	b.n	8004a92 <_printf_float+0x2aa>
 8004ab4:	7fefffff 	.word	0x7fefffff
 8004ab8:	080073c6 	.word	0x080073c6
 8004abc:	080073ca 	.word	0x080073ca
 8004ac0:	080073ce 	.word	0x080073ce
 8004ac4:	080073d2 	.word	0x080073d2
 8004ac8:	080073d6 	.word	0x080073d6
 8004acc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ace:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004ad2:	4553      	cmp	r3, sl
 8004ad4:	bfa8      	it	ge
 8004ad6:	4653      	movge	r3, sl
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	4699      	mov	r9, r3
 8004adc:	dc36      	bgt.n	8004b4c <_printf_float+0x364>
 8004ade:	f04f 0b00 	mov.w	fp, #0
 8004ae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ae6:	f104 021a 	add.w	r2, r4, #26
 8004aea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004aec:	930a      	str	r3, [sp, #40]	@ 0x28
 8004aee:	eba3 0309 	sub.w	r3, r3, r9
 8004af2:	455b      	cmp	r3, fp
 8004af4:	dc31      	bgt.n	8004b5a <_printf_float+0x372>
 8004af6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004af8:	459a      	cmp	sl, r3
 8004afa:	dc3a      	bgt.n	8004b72 <_printf_float+0x38a>
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	07da      	lsls	r2, r3, #31
 8004b00:	d437      	bmi.n	8004b72 <_printf_float+0x38a>
 8004b02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b04:	ebaa 0903 	sub.w	r9, sl, r3
 8004b08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b0a:	ebaa 0303 	sub.w	r3, sl, r3
 8004b0e:	4599      	cmp	r9, r3
 8004b10:	bfa8      	it	ge
 8004b12:	4699      	movge	r9, r3
 8004b14:	f1b9 0f00 	cmp.w	r9, #0
 8004b18:	dc33      	bgt.n	8004b82 <_printf_float+0x39a>
 8004b1a:	f04f 0800 	mov.w	r8, #0
 8004b1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b22:	f104 0b1a 	add.w	fp, r4, #26
 8004b26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b28:	ebaa 0303 	sub.w	r3, sl, r3
 8004b2c:	eba3 0309 	sub.w	r3, r3, r9
 8004b30:	4543      	cmp	r3, r8
 8004b32:	f77f af7a 	ble.w	8004a2a <_printf_float+0x242>
 8004b36:	2301      	movs	r3, #1
 8004b38:	465a      	mov	r2, fp
 8004b3a:	4631      	mov	r1, r6
 8004b3c:	4628      	mov	r0, r5
 8004b3e:	47b8      	blx	r7
 8004b40:	3001      	adds	r0, #1
 8004b42:	f43f aeac 	beq.w	800489e <_printf_float+0xb6>
 8004b46:	f108 0801 	add.w	r8, r8, #1
 8004b4a:	e7ec      	b.n	8004b26 <_printf_float+0x33e>
 8004b4c:	4642      	mov	r2, r8
 8004b4e:	4631      	mov	r1, r6
 8004b50:	4628      	mov	r0, r5
 8004b52:	47b8      	blx	r7
 8004b54:	3001      	adds	r0, #1
 8004b56:	d1c2      	bne.n	8004ade <_printf_float+0x2f6>
 8004b58:	e6a1      	b.n	800489e <_printf_float+0xb6>
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	4631      	mov	r1, r6
 8004b5e:	4628      	mov	r0, r5
 8004b60:	920a      	str	r2, [sp, #40]	@ 0x28
 8004b62:	47b8      	blx	r7
 8004b64:	3001      	adds	r0, #1
 8004b66:	f43f ae9a 	beq.w	800489e <_printf_float+0xb6>
 8004b6a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b6c:	f10b 0b01 	add.w	fp, fp, #1
 8004b70:	e7bb      	b.n	8004aea <_printf_float+0x302>
 8004b72:	4631      	mov	r1, r6
 8004b74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b78:	4628      	mov	r0, r5
 8004b7a:	47b8      	blx	r7
 8004b7c:	3001      	adds	r0, #1
 8004b7e:	d1c0      	bne.n	8004b02 <_printf_float+0x31a>
 8004b80:	e68d      	b.n	800489e <_printf_float+0xb6>
 8004b82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004b84:	464b      	mov	r3, r9
 8004b86:	4631      	mov	r1, r6
 8004b88:	4628      	mov	r0, r5
 8004b8a:	4442      	add	r2, r8
 8004b8c:	47b8      	blx	r7
 8004b8e:	3001      	adds	r0, #1
 8004b90:	d1c3      	bne.n	8004b1a <_printf_float+0x332>
 8004b92:	e684      	b.n	800489e <_printf_float+0xb6>
 8004b94:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b98:	f1ba 0f01 	cmp.w	sl, #1
 8004b9c:	dc01      	bgt.n	8004ba2 <_printf_float+0x3ba>
 8004b9e:	07db      	lsls	r3, r3, #31
 8004ba0:	d536      	bpl.n	8004c10 <_printf_float+0x428>
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	4642      	mov	r2, r8
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4628      	mov	r0, r5
 8004baa:	47b8      	blx	r7
 8004bac:	3001      	adds	r0, #1
 8004bae:	f43f ae76 	beq.w	800489e <_printf_float+0xb6>
 8004bb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	47b8      	blx	r7
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	f43f ae6e 	beq.w	800489e <_printf_float+0xb6>
 8004bc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2300      	movs	r3, #0
 8004bca:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004bce:	f7fb feeb 	bl	80009a8 <__aeabi_dcmpeq>
 8004bd2:	b9c0      	cbnz	r0, 8004c06 <_printf_float+0x41e>
 8004bd4:	4653      	mov	r3, sl
 8004bd6:	f108 0201 	add.w	r2, r8, #1
 8004bda:	4631      	mov	r1, r6
 8004bdc:	4628      	mov	r0, r5
 8004bde:	47b8      	blx	r7
 8004be0:	3001      	adds	r0, #1
 8004be2:	d10c      	bne.n	8004bfe <_printf_float+0x416>
 8004be4:	e65b      	b.n	800489e <_printf_float+0xb6>
 8004be6:	2301      	movs	r3, #1
 8004be8:	465a      	mov	r2, fp
 8004bea:	4631      	mov	r1, r6
 8004bec:	4628      	mov	r0, r5
 8004bee:	47b8      	blx	r7
 8004bf0:	3001      	adds	r0, #1
 8004bf2:	f43f ae54 	beq.w	800489e <_printf_float+0xb6>
 8004bf6:	f108 0801 	add.w	r8, r8, #1
 8004bfa:	45d0      	cmp	r8, sl
 8004bfc:	dbf3      	blt.n	8004be6 <_printf_float+0x3fe>
 8004bfe:	464b      	mov	r3, r9
 8004c00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004c04:	e6e0      	b.n	80049c8 <_printf_float+0x1e0>
 8004c06:	f04f 0800 	mov.w	r8, #0
 8004c0a:	f104 0b1a 	add.w	fp, r4, #26
 8004c0e:	e7f4      	b.n	8004bfa <_printf_float+0x412>
 8004c10:	2301      	movs	r3, #1
 8004c12:	4642      	mov	r2, r8
 8004c14:	e7e1      	b.n	8004bda <_printf_float+0x3f2>
 8004c16:	2301      	movs	r3, #1
 8004c18:	464a      	mov	r2, r9
 8004c1a:	4631      	mov	r1, r6
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	f43f ae3c 	beq.w	800489e <_printf_float+0xb6>
 8004c26:	f108 0801 	add.w	r8, r8, #1
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004c2e:	1a5b      	subs	r3, r3, r1
 8004c30:	4543      	cmp	r3, r8
 8004c32:	dcf0      	bgt.n	8004c16 <_printf_float+0x42e>
 8004c34:	e6fd      	b.n	8004a32 <_printf_float+0x24a>
 8004c36:	f04f 0800 	mov.w	r8, #0
 8004c3a:	f104 0919 	add.w	r9, r4, #25
 8004c3e:	e7f4      	b.n	8004c2a <_printf_float+0x442>

08004c40 <_printf_common>:
 8004c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c44:	4616      	mov	r6, r2
 8004c46:	4698      	mov	r8, r3
 8004c48:	688a      	ldr	r2, [r1, #8]
 8004c4a:	690b      	ldr	r3, [r1, #16]
 8004c4c:	4607      	mov	r7, r0
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	bfb8      	it	lt
 8004c52:	4613      	movlt	r3, r2
 8004c54:	6033      	str	r3, [r6, #0]
 8004c56:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c5a:	460c      	mov	r4, r1
 8004c5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004c60:	b10a      	cbz	r2, 8004c66 <_printf_common+0x26>
 8004c62:	3301      	adds	r3, #1
 8004c64:	6033      	str	r3, [r6, #0]
 8004c66:	6823      	ldr	r3, [r4, #0]
 8004c68:	0699      	lsls	r1, r3, #26
 8004c6a:	bf42      	ittt	mi
 8004c6c:	6833      	ldrmi	r3, [r6, #0]
 8004c6e:	3302      	addmi	r3, #2
 8004c70:	6033      	strmi	r3, [r6, #0]
 8004c72:	6825      	ldr	r5, [r4, #0]
 8004c74:	f015 0506 	ands.w	r5, r5, #6
 8004c78:	d106      	bne.n	8004c88 <_printf_common+0x48>
 8004c7a:	f104 0a19 	add.w	sl, r4, #25
 8004c7e:	68e3      	ldr	r3, [r4, #12]
 8004c80:	6832      	ldr	r2, [r6, #0]
 8004c82:	1a9b      	subs	r3, r3, r2
 8004c84:	42ab      	cmp	r3, r5
 8004c86:	dc2b      	bgt.n	8004ce0 <_printf_common+0xa0>
 8004c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c8c:	6822      	ldr	r2, [r4, #0]
 8004c8e:	3b00      	subs	r3, #0
 8004c90:	bf18      	it	ne
 8004c92:	2301      	movne	r3, #1
 8004c94:	0692      	lsls	r2, r2, #26
 8004c96:	d430      	bmi.n	8004cfa <_printf_common+0xba>
 8004c98:	4641      	mov	r1, r8
 8004c9a:	4638      	mov	r0, r7
 8004c9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ca0:	47c8      	blx	r9
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	d023      	beq.n	8004cee <_printf_common+0xae>
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	6922      	ldr	r2, [r4, #16]
 8004caa:	f003 0306 	and.w	r3, r3, #6
 8004cae:	2b04      	cmp	r3, #4
 8004cb0:	bf14      	ite	ne
 8004cb2:	2500      	movne	r5, #0
 8004cb4:	6833      	ldreq	r3, [r6, #0]
 8004cb6:	f04f 0600 	mov.w	r6, #0
 8004cba:	bf08      	it	eq
 8004cbc:	68e5      	ldreq	r5, [r4, #12]
 8004cbe:	f104 041a 	add.w	r4, r4, #26
 8004cc2:	bf08      	it	eq
 8004cc4:	1aed      	subeq	r5, r5, r3
 8004cc6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004cca:	bf08      	it	eq
 8004ccc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	bfc4      	itt	gt
 8004cd4:	1a9b      	subgt	r3, r3, r2
 8004cd6:	18ed      	addgt	r5, r5, r3
 8004cd8:	42b5      	cmp	r5, r6
 8004cda:	d11a      	bne.n	8004d12 <_printf_common+0xd2>
 8004cdc:	2000      	movs	r0, #0
 8004cde:	e008      	b.n	8004cf2 <_printf_common+0xb2>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	4652      	mov	r2, sl
 8004ce4:	4641      	mov	r1, r8
 8004ce6:	4638      	mov	r0, r7
 8004ce8:	47c8      	blx	r9
 8004cea:	3001      	adds	r0, #1
 8004cec:	d103      	bne.n	8004cf6 <_printf_common+0xb6>
 8004cee:	f04f 30ff 	mov.w	r0, #4294967295
 8004cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf6:	3501      	adds	r5, #1
 8004cf8:	e7c1      	b.n	8004c7e <_printf_common+0x3e>
 8004cfa:	2030      	movs	r0, #48	@ 0x30
 8004cfc:	18e1      	adds	r1, r4, r3
 8004cfe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d02:	1c5a      	adds	r2, r3, #1
 8004d04:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d08:	4422      	add	r2, r4
 8004d0a:	3302      	adds	r3, #2
 8004d0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d10:	e7c2      	b.n	8004c98 <_printf_common+0x58>
 8004d12:	2301      	movs	r3, #1
 8004d14:	4622      	mov	r2, r4
 8004d16:	4641      	mov	r1, r8
 8004d18:	4638      	mov	r0, r7
 8004d1a:	47c8      	blx	r9
 8004d1c:	3001      	adds	r0, #1
 8004d1e:	d0e6      	beq.n	8004cee <_printf_common+0xae>
 8004d20:	3601      	adds	r6, #1
 8004d22:	e7d9      	b.n	8004cd8 <_printf_common+0x98>

08004d24 <_printf_i>:
 8004d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d28:	7e0f      	ldrb	r7, [r1, #24]
 8004d2a:	4691      	mov	r9, r2
 8004d2c:	2f78      	cmp	r7, #120	@ 0x78
 8004d2e:	4680      	mov	r8, r0
 8004d30:	460c      	mov	r4, r1
 8004d32:	469a      	mov	sl, r3
 8004d34:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d36:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d3a:	d807      	bhi.n	8004d4c <_printf_i+0x28>
 8004d3c:	2f62      	cmp	r7, #98	@ 0x62
 8004d3e:	d80a      	bhi.n	8004d56 <_printf_i+0x32>
 8004d40:	2f00      	cmp	r7, #0
 8004d42:	f000 80d3 	beq.w	8004eec <_printf_i+0x1c8>
 8004d46:	2f58      	cmp	r7, #88	@ 0x58
 8004d48:	f000 80ba 	beq.w	8004ec0 <_printf_i+0x19c>
 8004d4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d50:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004d54:	e03a      	b.n	8004dcc <_printf_i+0xa8>
 8004d56:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004d5a:	2b15      	cmp	r3, #21
 8004d5c:	d8f6      	bhi.n	8004d4c <_printf_i+0x28>
 8004d5e:	a101      	add	r1, pc, #4	@ (adr r1, 8004d64 <_printf_i+0x40>)
 8004d60:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d64:	08004dbd 	.word	0x08004dbd
 8004d68:	08004dd1 	.word	0x08004dd1
 8004d6c:	08004d4d 	.word	0x08004d4d
 8004d70:	08004d4d 	.word	0x08004d4d
 8004d74:	08004d4d 	.word	0x08004d4d
 8004d78:	08004d4d 	.word	0x08004d4d
 8004d7c:	08004dd1 	.word	0x08004dd1
 8004d80:	08004d4d 	.word	0x08004d4d
 8004d84:	08004d4d 	.word	0x08004d4d
 8004d88:	08004d4d 	.word	0x08004d4d
 8004d8c:	08004d4d 	.word	0x08004d4d
 8004d90:	08004ed3 	.word	0x08004ed3
 8004d94:	08004dfb 	.word	0x08004dfb
 8004d98:	08004e8d 	.word	0x08004e8d
 8004d9c:	08004d4d 	.word	0x08004d4d
 8004da0:	08004d4d 	.word	0x08004d4d
 8004da4:	08004ef5 	.word	0x08004ef5
 8004da8:	08004d4d 	.word	0x08004d4d
 8004dac:	08004dfb 	.word	0x08004dfb
 8004db0:	08004d4d 	.word	0x08004d4d
 8004db4:	08004d4d 	.word	0x08004d4d
 8004db8:	08004e95 	.word	0x08004e95
 8004dbc:	6833      	ldr	r3, [r6, #0]
 8004dbe:	1d1a      	adds	r2, r3, #4
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6032      	str	r2, [r6, #0]
 8004dc4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004dc8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e09e      	b.n	8004f0e <_printf_i+0x1ea>
 8004dd0:	6833      	ldr	r3, [r6, #0]
 8004dd2:	6820      	ldr	r0, [r4, #0]
 8004dd4:	1d19      	adds	r1, r3, #4
 8004dd6:	6031      	str	r1, [r6, #0]
 8004dd8:	0606      	lsls	r6, r0, #24
 8004dda:	d501      	bpl.n	8004de0 <_printf_i+0xbc>
 8004ddc:	681d      	ldr	r5, [r3, #0]
 8004dde:	e003      	b.n	8004de8 <_printf_i+0xc4>
 8004de0:	0645      	lsls	r5, r0, #25
 8004de2:	d5fb      	bpl.n	8004ddc <_printf_i+0xb8>
 8004de4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004de8:	2d00      	cmp	r5, #0
 8004dea:	da03      	bge.n	8004df4 <_printf_i+0xd0>
 8004dec:	232d      	movs	r3, #45	@ 0x2d
 8004dee:	426d      	negs	r5, r5
 8004df0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004df4:	230a      	movs	r3, #10
 8004df6:	4859      	ldr	r0, [pc, #356]	@ (8004f5c <_printf_i+0x238>)
 8004df8:	e011      	b.n	8004e1e <_printf_i+0xfa>
 8004dfa:	6821      	ldr	r1, [r4, #0]
 8004dfc:	6833      	ldr	r3, [r6, #0]
 8004dfe:	0608      	lsls	r0, r1, #24
 8004e00:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e04:	d402      	bmi.n	8004e0c <_printf_i+0xe8>
 8004e06:	0649      	lsls	r1, r1, #25
 8004e08:	bf48      	it	mi
 8004e0a:	b2ad      	uxthmi	r5, r5
 8004e0c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e0e:	6033      	str	r3, [r6, #0]
 8004e10:	bf14      	ite	ne
 8004e12:	230a      	movne	r3, #10
 8004e14:	2308      	moveq	r3, #8
 8004e16:	4851      	ldr	r0, [pc, #324]	@ (8004f5c <_printf_i+0x238>)
 8004e18:	2100      	movs	r1, #0
 8004e1a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e1e:	6866      	ldr	r6, [r4, #4]
 8004e20:	2e00      	cmp	r6, #0
 8004e22:	bfa8      	it	ge
 8004e24:	6821      	ldrge	r1, [r4, #0]
 8004e26:	60a6      	str	r6, [r4, #8]
 8004e28:	bfa4      	itt	ge
 8004e2a:	f021 0104 	bicge.w	r1, r1, #4
 8004e2e:	6021      	strge	r1, [r4, #0]
 8004e30:	b90d      	cbnz	r5, 8004e36 <_printf_i+0x112>
 8004e32:	2e00      	cmp	r6, #0
 8004e34:	d04b      	beq.n	8004ece <_printf_i+0x1aa>
 8004e36:	4616      	mov	r6, r2
 8004e38:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e3c:	fb03 5711 	mls	r7, r3, r1, r5
 8004e40:	5dc7      	ldrb	r7, [r0, r7]
 8004e42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e46:	462f      	mov	r7, r5
 8004e48:	42bb      	cmp	r3, r7
 8004e4a:	460d      	mov	r5, r1
 8004e4c:	d9f4      	bls.n	8004e38 <_printf_i+0x114>
 8004e4e:	2b08      	cmp	r3, #8
 8004e50:	d10b      	bne.n	8004e6a <_printf_i+0x146>
 8004e52:	6823      	ldr	r3, [r4, #0]
 8004e54:	07df      	lsls	r7, r3, #31
 8004e56:	d508      	bpl.n	8004e6a <_printf_i+0x146>
 8004e58:	6923      	ldr	r3, [r4, #16]
 8004e5a:	6861      	ldr	r1, [r4, #4]
 8004e5c:	4299      	cmp	r1, r3
 8004e5e:	bfde      	ittt	le
 8004e60:	2330      	movle	r3, #48	@ 0x30
 8004e62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e6a:	1b92      	subs	r2, r2, r6
 8004e6c:	6122      	str	r2, [r4, #16]
 8004e6e:	464b      	mov	r3, r9
 8004e70:	4621      	mov	r1, r4
 8004e72:	4640      	mov	r0, r8
 8004e74:	f8cd a000 	str.w	sl, [sp]
 8004e78:	aa03      	add	r2, sp, #12
 8004e7a:	f7ff fee1 	bl	8004c40 <_printf_common>
 8004e7e:	3001      	adds	r0, #1
 8004e80:	d14a      	bne.n	8004f18 <_printf_i+0x1f4>
 8004e82:	f04f 30ff 	mov.w	r0, #4294967295
 8004e86:	b004      	add	sp, #16
 8004e88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	f043 0320 	orr.w	r3, r3, #32
 8004e92:	6023      	str	r3, [r4, #0]
 8004e94:	2778      	movs	r7, #120	@ 0x78
 8004e96:	4832      	ldr	r0, [pc, #200]	@ (8004f60 <_printf_i+0x23c>)
 8004e98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e9c:	6823      	ldr	r3, [r4, #0]
 8004e9e:	6831      	ldr	r1, [r6, #0]
 8004ea0:	061f      	lsls	r7, r3, #24
 8004ea2:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ea6:	d402      	bmi.n	8004eae <_printf_i+0x18a>
 8004ea8:	065f      	lsls	r7, r3, #25
 8004eaa:	bf48      	it	mi
 8004eac:	b2ad      	uxthmi	r5, r5
 8004eae:	6031      	str	r1, [r6, #0]
 8004eb0:	07d9      	lsls	r1, r3, #31
 8004eb2:	bf44      	itt	mi
 8004eb4:	f043 0320 	orrmi.w	r3, r3, #32
 8004eb8:	6023      	strmi	r3, [r4, #0]
 8004eba:	b11d      	cbz	r5, 8004ec4 <_printf_i+0x1a0>
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	e7ab      	b.n	8004e18 <_printf_i+0xf4>
 8004ec0:	4826      	ldr	r0, [pc, #152]	@ (8004f5c <_printf_i+0x238>)
 8004ec2:	e7e9      	b.n	8004e98 <_printf_i+0x174>
 8004ec4:	6823      	ldr	r3, [r4, #0]
 8004ec6:	f023 0320 	bic.w	r3, r3, #32
 8004eca:	6023      	str	r3, [r4, #0]
 8004ecc:	e7f6      	b.n	8004ebc <_printf_i+0x198>
 8004ece:	4616      	mov	r6, r2
 8004ed0:	e7bd      	b.n	8004e4e <_printf_i+0x12a>
 8004ed2:	6833      	ldr	r3, [r6, #0]
 8004ed4:	6825      	ldr	r5, [r4, #0]
 8004ed6:	1d18      	adds	r0, r3, #4
 8004ed8:	6961      	ldr	r1, [r4, #20]
 8004eda:	6030      	str	r0, [r6, #0]
 8004edc:	062e      	lsls	r6, r5, #24
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	d501      	bpl.n	8004ee6 <_printf_i+0x1c2>
 8004ee2:	6019      	str	r1, [r3, #0]
 8004ee4:	e002      	b.n	8004eec <_printf_i+0x1c8>
 8004ee6:	0668      	lsls	r0, r5, #25
 8004ee8:	d5fb      	bpl.n	8004ee2 <_printf_i+0x1be>
 8004eea:	8019      	strh	r1, [r3, #0]
 8004eec:	2300      	movs	r3, #0
 8004eee:	4616      	mov	r6, r2
 8004ef0:	6123      	str	r3, [r4, #16]
 8004ef2:	e7bc      	b.n	8004e6e <_printf_i+0x14a>
 8004ef4:	6833      	ldr	r3, [r6, #0]
 8004ef6:	2100      	movs	r1, #0
 8004ef8:	1d1a      	adds	r2, r3, #4
 8004efa:	6032      	str	r2, [r6, #0]
 8004efc:	681e      	ldr	r6, [r3, #0]
 8004efe:	6862      	ldr	r2, [r4, #4]
 8004f00:	4630      	mov	r0, r6
 8004f02:	f000 fab8 	bl	8005476 <memchr>
 8004f06:	b108      	cbz	r0, 8004f0c <_printf_i+0x1e8>
 8004f08:	1b80      	subs	r0, r0, r6
 8004f0a:	6060      	str	r0, [r4, #4]
 8004f0c:	6863      	ldr	r3, [r4, #4]
 8004f0e:	6123      	str	r3, [r4, #16]
 8004f10:	2300      	movs	r3, #0
 8004f12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f16:	e7aa      	b.n	8004e6e <_printf_i+0x14a>
 8004f18:	4632      	mov	r2, r6
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	6923      	ldr	r3, [r4, #16]
 8004f20:	47d0      	blx	sl
 8004f22:	3001      	adds	r0, #1
 8004f24:	d0ad      	beq.n	8004e82 <_printf_i+0x15e>
 8004f26:	6823      	ldr	r3, [r4, #0]
 8004f28:	079b      	lsls	r3, r3, #30
 8004f2a:	d413      	bmi.n	8004f54 <_printf_i+0x230>
 8004f2c:	68e0      	ldr	r0, [r4, #12]
 8004f2e:	9b03      	ldr	r3, [sp, #12]
 8004f30:	4298      	cmp	r0, r3
 8004f32:	bfb8      	it	lt
 8004f34:	4618      	movlt	r0, r3
 8004f36:	e7a6      	b.n	8004e86 <_printf_i+0x162>
 8004f38:	2301      	movs	r3, #1
 8004f3a:	4632      	mov	r2, r6
 8004f3c:	4649      	mov	r1, r9
 8004f3e:	4640      	mov	r0, r8
 8004f40:	47d0      	blx	sl
 8004f42:	3001      	adds	r0, #1
 8004f44:	d09d      	beq.n	8004e82 <_printf_i+0x15e>
 8004f46:	3501      	adds	r5, #1
 8004f48:	68e3      	ldr	r3, [r4, #12]
 8004f4a:	9903      	ldr	r1, [sp, #12]
 8004f4c:	1a5b      	subs	r3, r3, r1
 8004f4e:	42ab      	cmp	r3, r5
 8004f50:	dcf2      	bgt.n	8004f38 <_printf_i+0x214>
 8004f52:	e7eb      	b.n	8004f2c <_printf_i+0x208>
 8004f54:	2500      	movs	r5, #0
 8004f56:	f104 0619 	add.w	r6, r4, #25
 8004f5a:	e7f5      	b.n	8004f48 <_printf_i+0x224>
 8004f5c:	080073d8 	.word	0x080073d8
 8004f60:	080073e9 	.word	0x080073e9

08004f64 <std>:
 8004f64:	2300      	movs	r3, #0
 8004f66:	b510      	push	{r4, lr}
 8004f68:	4604      	mov	r4, r0
 8004f6a:	e9c0 3300 	strd	r3, r3, [r0]
 8004f6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f72:	6083      	str	r3, [r0, #8]
 8004f74:	8181      	strh	r1, [r0, #12]
 8004f76:	6643      	str	r3, [r0, #100]	@ 0x64
 8004f78:	81c2      	strh	r2, [r0, #14]
 8004f7a:	6183      	str	r3, [r0, #24]
 8004f7c:	4619      	mov	r1, r3
 8004f7e:	2208      	movs	r2, #8
 8004f80:	305c      	adds	r0, #92	@ 0x5c
 8004f82:	f000 f9f9 	bl	8005378 <memset>
 8004f86:	4b0d      	ldr	r3, [pc, #52]	@ (8004fbc <std+0x58>)
 8004f88:	6224      	str	r4, [r4, #32]
 8004f8a:	6263      	str	r3, [r4, #36]	@ 0x24
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc0 <std+0x5c>)
 8004f8e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004f90:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc4 <std+0x60>)
 8004f92:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004f94:	4b0c      	ldr	r3, [pc, #48]	@ (8004fc8 <std+0x64>)
 8004f96:	6323      	str	r3, [r4, #48]	@ 0x30
 8004f98:	4b0c      	ldr	r3, [pc, #48]	@ (8004fcc <std+0x68>)
 8004f9a:	429c      	cmp	r4, r3
 8004f9c:	d006      	beq.n	8004fac <std+0x48>
 8004f9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004fa2:	4294      	cmp	r4, r2
 8004fa4:	d002      	beq.n	8004fac <std+0x48>
 8004fa6:	33d0      	adds	r3, #208	@ 0xd0
 8004fa8:	429c      	cmp	r4, r3
 8004faa:	d105      	bne.n	8004fb8 <std+0x54>
 8004fac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fb4:	f000 ba5c 	b.w	8005470 <__retarget_lock_init_recursive>
 8004fb8:	bd10      	pop	{r4, pc}
 8004fba:	bf00      	nop
 8004fbc:	080051c9 	.word	0x080051c9
 8004fc0:	080051eb 	.word	0x080051eb
 8004fc4:	08005223 	.word	0x08005223
 8004fc8:	08005247 	.word	0x08005247
 8004fcc:	200002e0 	.word	0x200002e0

08004fd0 <stdio_exit_handler>:
 8004fd0:	4a02      	ldr	r2, [pc, #8]	@ (8004fdc <stdio_exit_handler+0xc>)
 8004fd2:	4903      	ldr	r1, [pc, #12]	@ (8004fe0 <stdio_exit_handler+0x10>)
 8004fd4:	4803      	ldr	r0, [pc, #12]	@ (8004fe4 <stdio_exit_handler+0x14>)
 8004fd6:	f000 b869 	b.w	80050ac <_fwalk_sglue>
 8004fda:	bf00      	nop
 8004fdc:	2000000c 	.word	0x2000000c
 8004fe0:	08006db5 	.word	0x08006db5
 8004fe4:	2000001c 	.word	0x2000001c

08004fe8 <cleanup_stdio>:
 8004fe8:	6841      	ldr	r1, [r0, #4]
 8004fea:	4b0c      	ldr	r3, [pc, #48]	@ (800501c <cleanup_stdio+0x34>)
 8004fec:	b510      	push	{r4, lr}
 8004fee:	4299      	cmp	r1, r3
 8004ff0:	4604      	mov	r4, r0
 8004ff2:	d001      	beq.n	8004ff8 <cleanup_stdio+0x10>
 8004ff4:	f001 fede 	bl	8006db4 <_fflush_r>
 8004ff8:	68a1      	ldr	r1, [r4, #8]
 8004ffa:	4b09      	ldr	r3, [pc, #36]	@ (8005020 <cleanup_stdio+0x38>)
 8004ffc:	4299      	cmp	r1, r3
 8004ffe:	d002      	beq.n	8005006 <cleanup_stdio+0x1e>
 8005000:	4620      	mov	r0, r4
 8005002:	f001 fed7 	bl	8006db4 <_fflush_r>
 8005006:	68e1      	ldr	r1, [r4, #12]
 8005008:	4b06      	ldr	r3, [pc, #24]	@ (8005024 <cleanup_stdio+0x3c>)
 800500a:	4299      	cmp	r1, r3
 800500c:	d004      	beq.n	8005018 <cleanup_stdio+0x30>
 800500e:	4620      	mov	r0, r4
 8005010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005014:	f001 bece 	b.w	8006db4 <_fflush_r>
 8005018:	bd10      	pop	{r4, pc}
 800501a:	bf00      	nop
 800501c:	200002e0 	.word	0x200002e0
 8005020:	20000348 	.word	0x20000348
 8005024:	200003b0 	.word	0x200003b0

08005028 <global_stdio_init.part.0>:
 8005028:	b510      	push	{r4, lr}
 800502a:	4b0b      	ldr	r3, [pc, #44]	@ (8005058 <global_stdio_init.part.0+0x30>)
 800502c:	4c0b      	ldr	r4, [pc, #44]	@ (800505c <global_stdio_init.part.0+0x34>)
 800502e:	4a0c      	ldr	r2, [pc, #48]	@ (8005060 <global_stdio_init.part.0+0x38>)
 8005030:	4620      	mov	r0, r4
 8005032:	601a      	str	r2, [r3, #0]
 8005034:	2104      	movs	r1, #4
 8005036:	2200      	movs	r2, #0
 8005038:	f7ff ff94 	bl	8004f64 <std>
 800503c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005040:	2201      	movs	r2, #1
 8005042:	2109      	movs	r1, #9
 8005044:	f7ff ff8e 	bl	8004f64 <std>
 8005048:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800504c:	2202      	movs	r2, #2
 800504e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005052:	2112      	movs	r1, #18
 8005054:	f7ff bf86 	b.w	8004f64 <std>
 8005058:	20000418 	.word	0x20000418
 800505c:	200002e0 	.word	0x200002e0
 8005060:	08004fd1 	.word	0x08004fd1

08005064 <__sfp_lock_acquire>:
 8005064:	4801      	ldr	r0, [pc, #4]	@ (800506c <__sfp_lock_acquire+0x8>)
 8005066:	f000 ba04 	b.w	8005472 <__retarget_lock_acquire_recursive>
 800506a:	bf00      	nop
 800506c:	20000421 	.word	0x20000421

08005070 <__sfp_lock_release>:
 8005070:	4801      	ldr	r0, [pc, #4]	@ (8005078 <__sfp_lock_release+0x8>)
 8005072:	f000 b9ff 	b.w	8005474 <__retarget_lock_release_recursive>
 8005076:	bf00      	nop
 8005078:	20000421 	.word	0x20000421

0800507c <__sinit>:
 800507c:	b510      	push	{r4, lr}
 800507e:	4604      	mov	r4, r0
 8005080:	f7ff fff0 	bl	8005064 <__sfp_lock_acquire>
 8005084:	6a23      	ldr	r3, [r4, #32]
 8005086:	b11b      	cbz	r3, 8005090 <__sinit+0x14>
 8005088:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800508c:	f7ff bff0 	b.w	8005070 <__sfp_lock_release>
 8005090:	4b04      	ldr	r3, [pc, #16]	@ (80050a4 <__sinit+0x28>)
 8005092:	6223      	str	r3, [r4, #32]
 8005094:	4b04      	ldr	r3, [pc, #16]	@ (80050a8 <__sinit+0x2c>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1f5      	bne.n	8005088 <__sinit+0xc>
 800509c:	f7ff ffc4 	bl	8005028 <global_stdio_init.part.0>
 80050a0:	e7f2      	b.n	8005088 <__sinit+0xc>
 80050a2:	bf00      	nop
 80050a4:	08004fe9 	.word	0x08004fe9
 80050a8:	20000418 	.word	0x20000418

080050ac <_fwalk_sglue>:
 80050ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050b0:	4607      	mov	r7, r0
 80050b2:	4688      	mov	r8, r1
 80050b4:	4614      	mov	r4, r2
 80050b6:	2600      	movs	r6, #0
 80050b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80050bc:	f1b9 0901 	subs.w	r9, r9, #1
 80050c0:	d505      	bpl.n	80050ce <_fwalk_sglue+0x22>
 80050c2:	6824      	ldr	r4, [r4, #0]
 80050c4:	2c00      	cmp	r4, #0
 80050c6:	d1f7      	bne.n	80050b8 <_fwalk_sglue+0xc>
 80050c8:	4630      	mov	r0, r6
 80050ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050ce:	89ab      	ldrh	r3, [r5, #12]
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d907      	bls.n	80050e4 <_fwalk_sglue+0x38>
 80050d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80050d8:	3301      	adds	r3, #1
 80050da:	d003      	beq.n	80050e4 <_fwalk_sglue+0x38>
 80050dc:	4629      	mov	r1, r5
 80050de:	4638      	mov	r0, r7
 80050e0:	47c0      	blx	r8
 80050e2:	4306      	orrs	r6, r0
 80050e4:	3568      	adds	r5, #104	@ 0x68
 80050e6:	e7e9      	b.n	80050bc <_fwalk_sglue+0x10>

080050e8 <iprintf>:
 80050e8:	b40f      	push	{r0, r1, r2, r3}
 80050ea:	b507      	push	{r0, r1, r2, lr}
 80050ec:	4906      	ldr	r1, [pc, #24]	@ (8005108 <iprintf+0x20>)
 80050ee:	ab04      	add	r3, sp, #16
 80050f0:	6808      	ldr	r0, [r1, #0]
 80050f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80050f6:	6881      	ldr	r1, [r0, #8]
 80050f8:	9301      	str	r3, [sp, #4]
 80050fa:	f001 fcc3 	bl	8006a84 <_vfiprintf_r>
 80050fe:	b003      	add	sp, #12
 8005100:	f85d eb04 	ldr.w	lr, [sp], #4
 8005104:	b004      	add	sp, #16
 8005106:	4770      	bx	lr
 8005108:	20000018 	.word	0x20000018

0800510c <_puts_r>:
 800510c:	6a03      	ldr	r3, [r0, #32]
 800510e:	b570      	push	{r4, r5, r6, lr}
 8005110:	4605      	mov	r5, r0
 8005112:	460e      	mov	r6, r1
 8005114:	6884      	ldr	r4, [r0, #8]
 8005116:	b90b      	cbnz	r3, 800511c <_puts_r+0x10>
 8005118:	f7ff ffb0 	bl	800507c <__sinit>
 800511c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800511e:	07db      	lsls	r3, r3, #31
 8005120:	d405      	bmi.n	800512e <_puts_r+0x22>
 8005122:	89a3      	ldrh	r3, [r4, #12]
 8005124:	0598      	lsls	r0, r3, #22
 8005126:	d402      	bmi.n	800512e <_puts_r+0x22>
 8005128:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800512a:	f000 f9a2 	bl	8005472 <__retarget_lock_acquire_recursive>
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	0719      	lsls	r1, r3, #28
 8005132:	d502      	bpl.n	800513a <_puts_r+0x2e>
 8005134:	6923      	ldr	r3, [r4, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d135      	bne.n	80051a6 <_puts_r+0x9a>
 800513a:	4621      	mov	r1, r4
 800513c:	4628      	mov	r0, r5
 800513e:	f000 f8c5 	bl	80052cc <__swsetup_r>
 8005142:	b380      	cbz	r0, 80051a6 <_puts_r+0x9a>
 8005144:	f04f 35ff 	mov.w	r5, #4294967295
 8005148:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800514a:	07da      	lsls	r2, r3, #31
 800514c:	d405      	bmi.n	800515a <_puts_r+0x4e>
 800514e:	89a3      	ldrh	r3, [r4, #12]
 8005150:	059b      	lsls	r3, r3, #22
 8005152:	d402      	bmi.n	800515a <_puts_r+0x4e>
 8005154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005156:	f000 f98d 	bl	8005474 <__retarget_lock_release_recursive>
 800515a:	4628      	mov	r0, r5
 800515c:	bd70      	pop	{r4, r5, r6, pc}
 800515e:	2b00      	cmp	r3, #0
 8005160:	da04      	bge.n	800516c <_puts_r+0x60>
 8005162:	69a2      	ldr	r2, [r4, #24]
 8005164:	429a      	cmp	r2, r3
 8005166:	dc17      	bgt.n	8005198 <_puts_r+0x8c>
 8005168:	290a      	cmp	r1, #10
 800516a:	d015      	beq.n	8005198 <_puts_r+0x8c>
 800516c:	6823      	ldr	r3, [r4, #0]
 800516e:	1c5a      	adds	r2, r3, #1
 8005170:	6022      	str	r2, [r4, #0]
 8005172:	7019      	strb	r1, [r3, #0]
 8005174:	68a3      	ldr	r3, [r4, #8]
 8005176:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800517a:	3b01      	subs	r3, #1
 800517c:	60a3      	str	r3, [r4, #8]
 800517e:	2900      	cmp	r1, #0
 8005180:	d1ed      	bne.n	800515e <_puts_r+0x52>
 8005182:	2b00      	cmp	r3, #0
 8005184:	da11      	bge.n	80051aa <_puts_r+0x9e>
 8005186:	4622      	mov	r2, r4
 8005188:	210a      	movs	r1, #10
 800518a:	4628      	mov	r0, r5
 800518c:	f000 f85f 	bl	800524e <__swbuf_r>
 8005190:	3001      	adds	r0, #1
 8005192:	d0d7      	beq.n	8005144 <_puts_r+0x38>
 8005194:	250a      	movs	r5, #10
 8005196:	e7d7      	b.n	8005148 <_puts_r+0x3c>
 8005198:	4622      	mov	r2, r4
 800519a:	4628      	mov	r0, r5
 800519c:	f000 f857 	bl	800524e <__swbuf_r>
 80051a0:	3001      	adds	r0, #1
 80051a2:	d1e7      	bne.n	8005174 <_puts_r+0x68>
 80051a4:	e7ce      	b.n	8005144 <_puts_r+0x38>
 80051a6:	3e01      	subs	r6, #1
 80051a8:	e7e4      	b.n	8005174 <_puts_r+0x68>
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	6022      	str	r2, [r4, #0]
 80051b0:	220a      	movs	r2, #10
 80051b2:	701a      	strb	r2, [r3, #0]
 80051b4:	e7ee      	b.n	8005194 <_puts_r+0x88>
	...

080051b8 <puts>:
 80051b8:	4b02      	ldr	r3, [pc, #8]	@ (80051c4 <puts+0xc>)
 80051ba:	4601      	mov	r1, r0
 80051bc:	6818      	ldr	r0, [r3, #0]
 80051be:	f7ff bfa5 	b.w	800510c <_puts_r>
 80051c2:	bf00      	nop
 80051c4:	20000018 	.word	0x20000018

080051c8 <__sread>:
 80051c8:	b510      	push	{r4, lr}
 80051ca:	460c      	mov	r4, r1
 80051cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051d0:	f000 f900 	bl	80053d4 <_read_r>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	bfab      	itete	ge
 80051d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80051da:	89a3      	ldrhlt	r3, [r4, #12]
 80051dc:	181b      	addge	r3, r3, r0
 80051de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80051e2:	bfac      	ite	ge
 80051e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80051e6:	81a3      	strhlt	r3, [r4, #12]
 80051e8:	bd10      	pop	{r4, pc}

080051ea <__swrite>:
 80051ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051ee:	461f      	mov	r7, r3
 80051f0:	898b      	ldrh	r3, [r1, #12]
 80051f2:	4605      	mov	r5, r0
 80051f4:	05db      	lsls	r3, r3, #23
 80051f6:	460c      	mov	r4, r1
 80051f8:	4616      	mov	r6, r2
 80051fa:	d505      	bpl.n	8005208 <__swrite+0x1e>
 80051fc:	2302      	movs	r3, #2
 80051fe:	2200      	movs	r2, #0
 8005200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005204:	f000 f8d4 	bl	80053b0 <_lseek_r>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	4632      	mov	r2, r6
 800520c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005210:	81a3      	strh	r3, [r4, #12]
 8005212:	4628      	mov	r0, r5
 8005214:	463b      	mov	r3, r7
 8005216:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800521a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800521e:	f000 b8eb 	b.w	80053f8 <_write_r>

08005222 <__sseek>:
 8005222:	b510      	push	{r4, lr}
 8005224:	460c      	mov	r4, r1
 8005226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800522a:	f000 f8c1 	bl	80053b0 <_lseek_r>
 800522e:	1c43      	adds	r3, r0, #1
 8005230:	89a3      	ldrh	r3, [r4, #12]
 8005232:	bf15      	itete	ne
 8005234:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005236:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800523a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800523e:	81a3      	strheq	r3, [r4, #12]
 8005240:	bf18      	it	ne
 8005242:	81a3      	strhne	r3, [r4, #12]
 8005244:	bd10      	pop	{r4, pc}

08005246 <__sclose>:
 8005246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800524a:	f000 b8a1 	b.w	8005390 <_close_r>

0800524e <__swbuf_r>:
 800524e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005250:	460e      	mov	r6, r1
 8005252:	4614      	mov	r4, r2
 8005254:	4605      	mov	r5, r0
 8005256:	b118      	cbz	r0, 8005260 <__swbuf_r+0x12>
 8005258:	6a03      	ldr	r3, [r0, #32]
 800525a:	b90b      	cbnz	r3, 8005260 <__swbuf_r+0x12>
 800525c:	f7ff ff0e 	bl	800507c <__sinit>
 8005260:	69a3      	ldr	r3, [r4, #24]
 8005262:	60a3      	str	r3, [r4, #8]
 8005264:	89a3      	ldrh	r3, [r4, #12]
 8005266:	071a      	lsls	r2, r3, #28
 8005268:	d501      	bpl.n	800526e <__swbuf_r+0x20>
 800526a:	6923      	ldr	r3, [r4, #16]
 800526c:	b943      	cbnz	r3, 8005280 <__swbuf_r+0x32>
 800526e:	4621      	mov	r1, r4
 8005270:	4628      	mov	r0, r5
 8005272:	f000 f82b 	bl	80052cc <__swsetup_r>
 8005276:	b118      	cbz	r0, 8005280 <__swbuf_r+0x32>
 8005278:	f04f 37ff 	mov.w	r7, #4294967295
 800527c:	4638      	mov	r0, r7
 800527e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005280:	6823      	ldr	r3, [r4, #0]
 8005282:	6922      	ldr	r2, [r4, #16]
 8005284:	b2f6      	uxtb	r6, r6
 8005286:	1a98      	subs	r0, r3, r2
 8005288:	6963      	ldr	r3, [r4, #20]
 800528a:	4637      	mov	r7, r6
 800528c:	4283      	cmp	r3, r0
 800528e:	dc05      	bgt.n	800529c <__swbuf_r+0x4e>
 8005290:	4621      	mov	r1, r4
 8005292:	4628      	mov	r0, r5
 8005294:	f001 fd8e 	bl	8006db4 <_fflush_r>
 8005298:	2800      	cmp	r0, #0
 800529a:	d1ed      	bne.n	8005278 <__swbuf_r+0x2a>
 800529c:	68a3      	ldr	r3, [r4, #8]
 800529e:	3b01      	subs	r3, #1
 80052a0:	60a3      	str	r3, [r4, #8]
 80052a2:	6823      	ldr	r3, [r4, #0]
 80052a4:	1c5a      	adds	r2, r3, #1
 80052a6:	6022      	str	r2, [r4, #0]
 80052a8:	701e      	strb	r6, [r3, #0]
 80052aa:	6962      	ldr	r2, [r4, #20]
 80052ac:	1c43      	adds	r3, r0, #1
 80052ae:	429a      	cmp	r2, r3
 80052b0:	d004      	beq.n	80052bc <__swbuf_r+0x6e>
 80052b2:	89a3      	ldrh	r3, [r4, #12]
 80052b4:	07db      	lsls	r3, r3, #31
 80052b6:	d5e1      	bpl.n	800527c <__swbuf_r+0x2e>
 80052b8:	2e0a      	cmp	r6, #10
 80052ba:	d1df      	bne.n	800527c <__swbuf_r+0x2e>
 80052bc:	4621      	mov	r1, r4
 80052be:	4628      	mov	r0, r5
 80052c0:	f001 fd78 	bl	8006db4 <_fflush_r>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d0d9      	beq.n	800527c <__swbuf_r+0x2e>
 80052c8:	e7d6      	b.n	8005278 <__swbuf_r+0x2a>
	...

080052cc <__swsetup_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	4b29      	ldr	r3, [pc, #164]	@ (8005374 <__swsetup_r+0xa8>)
 80052d0:	4605      	mov	r5, r0
 80052d2:	6818      	ldr	r0, [r3, #0]
 80052d4:	460c      	mov	r4, r1
 80052d6:	b118      	cbz	r0, 80052e0 <__swsetup_r+0x14>
 80052d8:	6a03      	ldr	r3, [r0, #32]
 80052da:	b90b      	cbnz	r3, 80052e0 <__swsetup_r+0x14>
 80052dc:	f7ff fece 	bl	800507c <__sinit>
 80052e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80052e4:	0719      	lsls	r1, r3, #28
 80052e6:	d422      	bmi.n	800532e <__swsetup_r+0x62>
 80052e8:	06da      	lsls	r2, r3, #27
 80052ea:	d407      	bmi.n	80052fc <__swsetup_r+0x30>
 80052ec:	2209      	movs	r2, #9
 80052ee:	602a      	str	r2, [r5, #0]
 80052f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	81a3      	strh	r3, [r4, #12]
 80052fa:	e033      	b.n	8005364 <__swsetup_r+0x98>
 80052fc:	0758      	lsls	r0, r3, #29
 80052fe:	d512      	bpl.n	8005326 <__swsetup_r+0x5a>
 8005300:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005302:	b141      	cbz	r1, 8005316 <__swsetup_r+0x4a>
 8005304:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005308:	4299      	cmp	r1, r3
 800530a:	d002      	beq.n	8005312 <__swsetup_r+0x46>
 800530c:	4628      	mov	r0, r5
 800530e:	f000 ff13 	bl	8006138 <_free_r>
 8005312:	2300      	movs	r3, #0
 8005314:	6363      	str	r3, [r4, #52]	@ 0x34
 8005316:	89a3      	ldrh	r3, [r4, #12]
 8005318:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800531c:	81a3      	strh	r3, [r4, #12]
 800531e:	2300      	movs	r3, #0
 8005320:	6063      	str	r3, [r4, #4]
 8005322:	6923      	ldr	r3, [r4, #16]
 8005324:	6023      	str	r3, [r4, #0]
 8005326:	89a3      	ldrh	r3, [r4, #12]
 8005328:	f043 0308 	orr.w	r3, r3, #8
 800532c:	81a3      	strh	r3, [r4, #12]
 800532e:	6923      	ldr	r3, [r4, #16]
 8005330:	b94b      	cbnz	r3, 8005346 <__swsetup_r+0x7a>
 8005332:	89a3      	ldrh	r3, [r4, #12]
 8005334:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005338:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800533c:	d003      	beq.n	8005346 <__swsetup_r+0x7a>
 800533e:	4621      	mov	r1, r4
 8005340:	4628      	mov	r0, r5
 8005342:	f001 fd84 	bl	8006e4e <__smakebuf_r>
 8005346:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800534a:	f013 0201 	ands.w	r2, r3, #1
 800534e:	d00a      	beq.n	8005366 <__swsetup_r+0x9a>
 8005350:	2200      	movs	r2, #0
 8005352:	60a2      	str	r2, [r4, #8]
 8005354:	6962      	ldr	r2, [r4, #20]
 8005356:	4252      	negs	r2, r2
 8005358:	61a2      	str	r2, [r4, #24]
 800535a:	6922      	ldr	r2, [r4, #16]
 800535c:	b942      	cbnz	r2, 8005370 <__swsetup_r+0xa4>
 800535e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005362:	d1c5      	bne.n	80052f0 <__swsetup_r+0x24>
 8005364:	bd38      	pop	{r3, r4, r5, pc}
 8005366:	0799      	lsls	r1, r3, #30
 8005368:	bf58      	it	pl
 800536a:	6962      	ldrpl	r2, [r4, #20]
 800536c:	60a2      	str	r2, [r4, #8]
 800536e:	e7f4      	b.n	800535a <__swsetup_r+0x8e>
 8005370:	2000      	movs	r0, #0
 8005372:	e7f7      	b.n	8005364 <__swsetup_r+0x98>
 8005374:	20000018 	.word	0x20000018

08005378 <memset>:
 8005378:	4603      	mov	r3, r0
 800537a:	4402      	add	r2, r0
 800537c:	4293      	cmp	r3, r2
 800537e:	d100      	bne.n	8005382 <memset+0xa>
 8005380:	4770      	bx	lr
 8005382:	f803 1b01 	strb.w	r1, [r3], #1
 8005386:	e7f9      	b.n	800537c <memset+0x4>

08005388 <_localeconv_r>:
 8005388:	4800      	ldr	r0, [pc, #0]	@ (800538c <_localeconv_r+0x4>)
 800538a:	4770      	bx	lr
 800538c:	20000158 	.word	0x20000158

08005390 <_close_r>:
 8005390:	b538      	push	{r3, r4, r5, lr}
 8005392:	2300      	movs	r3, #0
 8005394:	4d05      	ldr	r5, [pc, #20]	@ (80053ac <_close_r+0x1c>)
 8005396:	4604      	mov	r4, r0
 8005398:	4608      	mov	r0, r1
 800539a:	602b      	str	r3, [r5, #0]
 800539c:	f7fc fb59 	bl	8001a52 <_close>
 80053a0:	1c43      	adds	r3, r0, #1
 80053a2:	d102      	bne.n	80053aa <_close_r+0x1a>
 80053a4:	682b      	ldr	r3, [r5, #0]
 80053a6:	b103      	cbz	r3, 80053aa <_close_r+0x1a>
 80053a8:	6023      	str	r3, [r4, #0]
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	2000041c 	.word	0x2000041c

080053b0 <_lseek_r>:
 80053b0:	b538      	push	{r3, r4, r5, lr}
 80053b2:	4604      	mov	r4, r0
 80053b4:	4608      	mov	r0, r1
 80053b6:	4611      	mov	r1, r2
 80053b8:	2200      	movs	r2, #0
 80053ba:	4d05      	ldr	r5, [pc, #20]	@ (80053d0 <_lseek_r+0x20>)
 80053bc:	602a      	str	r2, [r5, #0]
 80053be:	461a      	mov	r2, r3
 80053c0:	f7fc fb6b 	bl	8001a9a <_lseek>
 80053c4:	1c43      	adds	r3, r0, #1
 80053c6:	d102      	bne.n	80053ce <_lseek_r+0x1e>
 80053c8:	682b      	ldr	r3, [r5, #0]
 80053ca:	b103      	cbz	r3, 80053ce <_lseek_r+0x1e>
 80053cc:	6023      	str	r3, [r4, #0]
 80053ce:	bd38      	pop	{r3, r4, r5, pc}
 80053d0:	2000041c 	.word	0x2000041c

080053d4 <_read_r>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	4604      	mov	r4, r0
 80053d8:	4608      	mov	r0, r1
 80053da:	4611      	mov	r1, r2
 80053dc:	2200      	movs	r2, #0
 80053de:	4d05      	ldr	r5, [pc, #20]	@ (80053f4 <_read_r+0x20>)
 80053e0:	602a      	str	r2, [r5, #0]
 80053e2:	461a      	mov	r2, r3
 80053e4:	f7fc fb18 	bl	8001a18 <_read>
 80053e8:	1c43      	adds	r3, r0, #1
 80053ea:	d102      	bne.n	80053f2 <_read_r+0x1e>
 80053ec:	682b      	ldr	r3, [r5, #0]
 80053ee:	b103      	cbz	r3, 80053f2 <_read_r+0x1e>
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	bd38      	pop	{r3, r4, r5, pc}
 80053f4:	2000041c 	.word	0x2000041c

080053f8 <_write_r>:
 80053f8:	b538      	push	{r3, r4, r5, lr}
 80053fa:	4604      	mov	r4, r0
 80053fc:	4608      	mov	r0, r1
 80053fe:	4611      	mov	r1, r2
 8005400:	2200      	movs	r2, #0
 8005402:	4d05      	ldr	r5, [pc, #20]	@ (8005418 <_write_r+0x20>)
 8005404:	602a      	str	r2, [r5, #0]
 8005406:	461a      	mov	r2, r3
 8005408:	f7fb ff66 	bl	80012d8 <_write>
 800540c:	1c43      	adds	r3, r0, #1
 800540e:	d102      	bne.n	8005416 <_write_r+0x1e>
 8005410:	682b      	ldr	r3, [r5, #0]
 8005412:	b103      	cbz	r3, 8005416 <_write_r+0x1e>
 8005414:	6023      	str	r3, [r4, #0]
 8005416:	bd38      	pop	{r3, r4, r5, pc}
 8005418:	2000041c 	.word	0x2000041c

0800541c <__errno>:
 800541c:	4b01      	ldr	r3, [pc, #4]	@ (8005424 <__errno+0x8>)
 800541e:	6818      	ldr	r0, [r3, #0]
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	20000018 	.word	0x20000018

08005428 <__libc_init_array>:
 8005428:	b570      	push	{r4, r5, r6, lr}
 800542a:	2600      	movs	r6, #0
 800542c:	4d0c      	ldr	r5, [pc, #48]	@ (8005460 <__libc_init_array+0x38>)
 800542e:	4c0d      	ldr	r4, [pc, #52]	@ (8005464 <__libc_init_array+0x3c>)
 8005430:	1b64      	subs	r4, r4, r5
 8005432:	10a4      	asrs	r4, r4, #2
 8005434:	42a6      	cmp	r6, r4
 8005436:	d109      	bne.n	800544c <__libc_init_array+0x24>
 8005438:	f001 ff30 	bl	800729c <_init>
 800543c:	2600      	movs	r6, #0
 800543e:	4d0a      	ldr	r5, [pc, #40]	@ (8005468 <__libc_init_array+0x40>)
 8005440:	4c0a      	ldr	r4, [pc, #40]	@ (800546c <__libc_init_array+0x44>)
 8005442:	1b64      	subs	r4, r4, r5
 8005444:	10a4      	asrs	r4, r4, #2
 8005446:	42a6      	cmp	r6, r4
 8005448:	d105      	bne.n	8005456 <__libc_init_array+0x2e>
 800544a:	bd70      	pop	{r4, r5, r6, pc}
 800544c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005450:	4798      	blx	r3
 8005452:	3601      	adds	r6, #1
 8005454:	e7ee      	b.n	8005434 <__libc_init_array+0xc>
 8005456:	f855 3b04 	ldr.w	r3, [r5], #4
 800545a:	4798      	blx	r3
 800545c:	3601      	adds	r6, #1
 800545e:	e7f2      	b.n	8005446 <__libc_init_array+0x1e>
 8005460:	08007740 	.word	0x08007740
 8005464:	08007740 	.word	0x08007740
 8005468:	08007740 	.word	0x08007740
 800546c:	08007744 	.word	0x08007744

08005470 <__retarget_lock_init_recursive>:
 8005470:	4770      	bx	lr

08005472 <__retarget_lock_acquire_recursive>:
 8005472:	4770      	bx	lr

08005474 <__retarget_lock_release_recursive>:
 8005474:	4770      	bx	lr

08005476 <memchr>:
 8005476:	4603      	mov	r3, r0
 8005478:	b510      	push	{r4, lr}
 800547a:	b2c9      	uxtb	r1, r1
 800547c:	4402      	add	r2, r0
 800547e:	4293      	cmp	r3, r2
 8005480:	4618      	mov	r0, r3
 8005482:	d101      	bne.n	8005488 <memchr+0x12>
 8005484:	2000      	movs	r0, #0
 8005486:	e003      	b.n	8005490 <memchr+0x1a>
 8005488:	7804      	ldrb	r4, [r0, #0]
 800548a:	3301      	adds	r3, #1
 800548c:	428c      	cmp	r4, r1
 800548e:	d1f6      	bne.n	800547e <memchr+0x8>
 8005490:	bd10      	pop	{r4, pc}

08005492 <quorem>:
 8005492:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005496:	6903      	ldr	r3, [r0, #16]
 8005498:	690c      	ldr	r4, [r1, #16]
 800549a:	4607      	mov	r7, r0
 800549c:	42a3      	cmp	r3, r4
 800549e:	db7e      	blt.n	800559e <quorem+0x10c>
 80054a0:	3c01      	subs	r4, #1
 80054a2:	00a3      	lsls	r3, r4, #2
 80054a4:	f100 0514 	add.w	r5, r0, #20
 80054a8:	f101 0814 	add.w	r8, r1, #20
 80054ac:	9300      	str	r3, [sp, #0]
 80054ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054b2:	9301      	str	r3, [sp, #4]
 80054b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80054b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80054bc:	3301      	adds	r3, #1
 80054be:	429a      	cmp	r2, r3
 80054c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80054c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80054c8:	d32e      	bcc.n	8005528 <quorem+0x96>
 80054ca:	f04f 0a00 	mov.w	sl, #0
 80054ce:	46c4      	mov	ip, r8
 80054d0:	46ae      	mov	lr, r5
 80054d2:	46d3      	mov	fp, sl
 80054d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80054d8:	b298      	uxth	r0, r3
 80054da:	fb06 a000 	mla	r0, r6, r0, sl
 80054de:	0c1b      	lsrs	r3, r3, #16
 80054e0:	0c02      	lsrs	r2, r0, #16
 80054e2:	fb06 2303 	mla	r3, r6, r3, r2
 80054e6:	f8de 2000 	ldr.w	r2, [lr]
 80054ea:	b280      	uxth	r0, r0
 80054ec:	b292      	uxth	r2, r2
 80054ee:	1a12      	subs	r2, r2, r0
 80054f0:	445a      	add	r2, fp
 80054f2:	f8de 0000 	ldr.w	r0, [lr]
 80054f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005500:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005504:	b292      	uxth	r2, r2
 8005506:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800550a:	45e1      	cmp	r9, ip
 800550c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005510:	f84e 2b04 	str.w	r2, [lr], #4
 8005514:	d2de      	bcs.n	80054d4 <quorem+0x42>
 8005516:	9b00      	ldr	r3, [sp, #0]
 8005518:	58eb      	ldr	r3, [r5, r3]
 800551a:	b92b      	cbnz	r3, 8005528 <quorem+0x96>
 800551c:	9b01      	ldr	r3, [sp, #4]
 800551e:	3b04      	subs	r3, #4
 8005520:	429d      	cmp	r5, r3
 8005522:	461a      	mov	r2, r3
 8005524:	d32f      	bcc.n	8005586 <quorem+0xf4>
 8005526:	613c      	str	r4, [r7, #16]
 8005528:	4638      	mov	r0, r7
 800552a:	f001 f97b 	bl	8006824 <__mcmp>
 800552e:	2800      	cmp	r0, #0
 8005530:	db25      	blt.n	800557e <quorem+0xec>
 8005532:	4629      	mov	r1, r5
 8005534:	2000      	movs	r0, #0
 8005536:	f858 2b04 	ldr.w	r2, [r8], #4
 800553a:	f8d1 c000 	ldr.w	ip, [r1]
 800553e:	fa1f fe82 	uxth.w	lr, r2
 8005542:	fa1f f38c 	uxth.w	r3, ip
 8005546:	eba3 030e 	sub.w	r3, r3, lr
 800554a:	4403      	add	r3, r0
 800554c:	0c12      	lsrs	r2, r2, #16
 800554e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005552:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005556:	b29b      	uxth	r3, r3
 8005558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800555c:	45c1      	cmp	r9, r8
 800555e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005562:	f841 3b04 	str.w	r3, [r1], #4
 8005566:	d2e6      	bcs.n	8005536 <quorem+0xa4>
 8005568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800556c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005570:	b922      	cbnz	r2, 800557c <quorem+0xea>
 8005572:	3b04      	subs	r3, #4
 8005574:	429d      	cmp	r5, r3
 8005576:	461a      	mov	r2, r3
 8005578:	d30b      	bcc.n	8005592 <quorem+0x100>
 800557a:	613c      	str	r4, [r7, #16]
 800557c:	3601      	adds	r6, #1
 800557e:	4630      	mov	r0, r6
 8005580:	b003      	add	sp, #12
 8005582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	3b04      	subs	r3, #4
 800558a:	2a00      	cmp	r2, #0
 800558c:	d1cb      	bne.n	8005526 <quorem+0x94>
 800558e:	3c01      	subs	r4, #1
 8005590:	e7c6      	b.n	8005520 <quorem+0x8e>
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	3b04      	subs	r3, #4
 8005596:	2a00      	cmp	r2, #0
 8005598:	d1ef      	bne.n	800557a <quorem+0xe8>
 800559a:	3c01      	subs	r4, #1
 800559c:	e7ea      	b.n	8005574 <quorem+0xe2>
 800559e:	2000      	movs	r0, #0
 80055a0:	e7ee      	b.n	8005580 <quorem+0xee>
 80055a2:	0000      	movs	r0, r0
 80055a4:	0000      	movs	r0, r0
	...

080055a8 <_dtoa_r>:
 80055a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055ac:	4614      	mov	r4, r2
 80055ae:	461d      	mov	r5, r3
 80055b0:	69c7      	ldr	r7, [r0, #28]
 80055b2:	b097      	sub	sp, #92	@ 0x5c
 80055b4:	4683      	mov	fp, r0
 80055b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80055ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80055bc:	b97f      	cbnz	r7, 80055de <_dtoa_r+0x36>
 80055be:	2010      	movs	r0, #16
 80055c0:	f000 fe02 	bl	80061c8 <malloc>
 80055c4:	4602      	mov	r2, r0
 80055c6:	f8cb 001c 	str.w	r0, [fp, #28]
 80055ca:	b920      	cbnz	r0, 80055d6 <_dtoa_r+0x2e>
 80055cc:	21ef      	movs	r1, #239	@ 0xef
 80055ce:	4ba8      	ldr	r3, [pc, #672]	@ (8005870 <_dtoa_r+0x2c8>)
 80055d0:	48a8      	ldr	r0, [pc, #672]	@ (8005874 <_dtoa_r+0x2cc>)
 80055d2:	f001 fcb9 	bl	8006f48 <__assert_func>
 80055d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80055da:	6007      	str	r7, [r0, #0]
 80055dc:	60c7      	str	r7, [r0, #12]
 80055de:	f8db 301c 	ldr.w	r3, [fp, #28]
 80055e2:	6819      	ldr	r1, [r3, #0]
 80055e4:	b159      	cbz	r1, 80055fe <_dtoa_r+0x56>
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	2301      	movs	r3, #1
 80055ea:	4093      	lsls	r3, r2
 80055ec:	604a      	str	r2, [r1, #4]
 80055ee:	608b      	str	r3, [r1, #8]
 80055f0:	4658      	mov	r0, fp
 80055f2:	f000 fedf 	bl	80063b4 <_Bfree>
 80055f6:	2200      	movs	r2, #0
 80055f8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80055fc:	601a      	str	r2, [r3, #0]
 80055fe:	1e2b      	subs	r3, r5, #0
 8005600:	bfaf      	iteee	ge
 8005602:	2300      	movge	r3, #0
 8005604:	2201      	movlt	r2, #1
 8005606:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800560a:	9303      	strlt	r3, [sp, #12]
 800560c:	bfa8      	it	ge
 800560e:	6033      	strge	r3, [r6, #0]
 8005610:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005614:	4b98      	ldr	r3, [pc, #608]	@ (8005878 <_dtoa_r+0x2d0>)
 8005616:	bfb8      	it	lt
 8005618:	6032      	strlt	r2, [r6, #0]
 800561a:	ea33 0308 	bics.w	r3, r3, r8
 800561e:	d112      	bne.n	8005646 <_dtoa_r+0x9e>
 8005620:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005624:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800562c:	4323      	orrs	r3, r4
 800562e:	f000 8550 	beq.w	80060d2 <_dtoa_r+0xb2a>
 8005632:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005634:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800587c <_dtoa_r+0x2d4>
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 8552 	beq.w	80060e2 <_dtoa_r+0xb3a>
 800563e:	f10a 0303 	add.w	r3, sl, #3
 8005642:	f000 bd4c 	b.w	80060de <_dtoa_r+0xb36>
 8005646:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800564a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800564e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005652:	2200      	movs	r2, #0
 8005654:	2300      	movs	r3, #0
 8005656:	f7fb f9a7 	bl	80009a8 <__aeabi_dcmpeq>
 800565a:	4607      	mov	r7, r0
 800565c:	b158      	cbz	r0, 8005676 <_dtoa_r+0xce>
 800565e:	2301      	movs	r3, #1
 8005660:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005662:	6013      	str	r3, [r2, #0]
 8005664:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005666:	b113      	cbz	r3, 800566e <_dtoa_r+0xc6>
 8005668:	4b85      	ldr	r3, [pc, #532]	@ (8005880 <_dtoa_r+0x2d8>)
 800566a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800566c:	6013      	str	r3, [r2, #0]
 800566e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005884 <_dtoa_r+0x2dc>
 8005672:	f000 bd36 	b.w	80060e2 <_dtoa_r+0xb3a>
 8005676:	ab14      	add	r3, sp, #80	@ 0x50
 8005678:	9301      	str	r3, [sp, #4]
 800567a:	ab15      	add	r3, sp, #84	@ 0x54
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	4658      	mov	r0, fp
 8005680:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005684:	f001 f97e 	bl	8006984 <__d2b>
 8005688:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800568c:	4681      	mov	r9, r0
 800568e:	2e00      	cmp	r6, #0
 8005690:	d077      	beq.n	8005782 <_dtoa_r+0x1da>
 8005692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005696:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005698:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800569c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056a0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80056a4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80056a8:	9712      	str	r7, [sp, #72]	@ 0x48
 80056aa:	4619      	mov	r1, r3
 80056ac:	2200      	movs	r2, #0
 80056ae:	4b76      	ldr	r3, [pc, #472]	@ (8005888 <_dtoa_r+0x2e0>)
 80056b0:	f7fa fd5a 	bl	8000168 <__aeabi_dsub>
 80056b4:	a368      	add	r3, pc, #416	@ (adr r3, 8005858 <_dtoa_r+0x2b0>)
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f7fa ff0d 	bl	80004d8 <__aeabi_dmul>
 80056be:	a368      	add	r3, pc, #416	@ (adr r3, 8005860 <_dtoa_r+0x2b8>)
 80056c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c4:	f7fa fd52 	bl	800016c <__adddf3>
 80056c8:	4604      	mov	r4, r0
 80056ca:	4630      	mov	r0, r6
 80056cc:	460d      	mov	r5, r1
 80056ce:	f7fa fe99 	bl	8000404 <__aeabi_i2d>
 80056d2:	a365      	add	r3, pc, #404	@ (adr r3, 8005868 <_dtoa_r+0x2c0>)
 80056d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d8:	f7fa fefe 	bl	80004d8 <__aeabi_dmul>
 80056dc:	4602      	mov	r2, r0
 80056de:	460b      	mov	r3, r1
 80056e0:	4620      	mov	r0, r4
 80056e2:	4629      	mov	r1, r5
 80056e4:	f7fa fd42 	bl	800016c <__adddf3>
 80056e8:	4604      	mov	r4, r0
 80056ea:	460d      	mov	r5, r1
 80056ec:	f7fb f9a4 	bl	8000a38 <__aeabi_d2iz>
 80056f0:	2200      	movs	r2, #0
 80056f2:	4607      	mov	r7, r0
 80056f4:	2300      	movs	r3, #0
 80056f6:	4620      	mov	r0, r4
 80056f8:	4629      	mov	r1, r5
 80056fa:	f7fb f95f 	bl	80009bc <__aeabi_dcmplt>
 80056fe:	b140      	cbz	r0, 8005712 <_dtoa_r+0x16a>
 8005700:	4638      	mov	r0, r7
 8005702:	f7fa fe7f 	bl	8000404 <__aeabi_i2d>
 8005706:	4622      	mov	r2, r4
 8005708:	462b      	mov	r3, r5
 800570a:	f7fb f94d 	bl	80009a8 <__aeabi_dcmpeq>
 800570e:	b900      	cbnz	r0, 8005712 <_dtoa_r+0x16a>
 8005710:	3f01      	subs	r7, #1
 8005712:	2f16      	cmp	r7, #22
 8005714:	d853      	bhi.n	80057be <_dtoa_r+0x216>
 8005716:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800571a:	4b5c      	ldr	r3, [pc, #368]	@ (800588c <_dtoa_r+0x2e4>)
 800571c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005724:	f7fb f94a 	bl	80009bc <__aeabi_dcmplt>
 8005728:	2800      	cmp	r0, #0
 800572a:	d04a      	beq.n	80057c2 <_dtoa_r+0x21a>
 800572c:	2300      	movs	r3, #0
 800572e:	3f01      	subs	r7, #1
 8005730:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005732:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005734:	1b9b      	subs	r3, r3, r6
 8005736:	1e5a      	subs	r2, r3, #1
 8005738:	bf46      	itte	mi
 800573a:	f1c3 0801 	rsbmi	r8, r3, #1
 800573e:	2300      	movmi	r3, #0
 8005740:	f04f 0800 	movpl.w	r8, #0
 8005744:	9209      	str	r2, [sp, #36]	@ 0x24
 8005746:	bf48      	it	mi
 8005748:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800574a:	2f00      	cmp	r7, #0
 800574c:	db3b      	blt.n	80057c6 <_dtoa_r+0x21e>
 800574e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005750:	970e      	str	r7, [sp, #56]	@ 0x38
 8005752:	443b      	add	r3, r7
 8005754:	9309      	str	r3, [sp, #36]	@ 0x24
 8005756:	2300      	movs	r3, #0
 8005758:	930a      	str	r3, [sp, #40]	@ 0x28
 800575a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800575c:	2b09      	cmp	r3, #9
 800575e:	d866      	bhi.n	800582e <_dtoa_r+0x286>
 8005760:	2b05      	cmp	r3, #5
 8005762:	bfc4      	itt	gt
 8005764:	3b04      	subgt	r3, #4
 8005766:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005768:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800576a:	bfc8      	it	gt
 800576c:	2400      	movgt	r4, #0
 800576e:	f1a3 0302 	sub.w	r3, r3, #2
 8005772:	bfd8      	it	le
 8005774:	2401      	movle	r4, #1
 8005776:	2b03      	cmp	r3, #3
 8005778:	d864      	bhi.n	8005844 <_dtoa_r+0x29c>
 800577a:	e8df f003 	tbb	[pc, r3]
 800577e:	382b      	.short	0x382b
 8005780:	5636      	.short	0x5636
 8005782:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005786:	441e      	add	r6, r3
 8005788:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800578c:	2b20      	cmp	r3, #32
 800578e:	bfc1      	itttt	gt
 8005790:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005794:	fa08 f803 	lslgt.w	r8, r8, r3
 8005798:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800579c:	fa24 f303 	lsrgt.w	r3, r4, r3
 80057a0:	bfd6      	itet	le
 80057a2:	f1c3 0320 	rsble	r3, r3, #32
 80057a6:	ea48 0003 	orrgt.w	r0, r8, r3
 80057aa:	fa04 f003 	lslle.w	r0, r4, r3
 80057ae:	f7fa fe19 	bl	80003e4 <__aeabi_ui2d>
 80057b2:	2201      	movs	r2, #1
 80057b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80057b8:	3e01      	subs	r6, #1
 80057ba:	9212      	str	r2, [sp, #72]	@ 0x48
 80057bc:	e775      	b.n	80056aa <_dtoa_r+0x102>
 80057be:	2301      	movs	r3, #1
 80057c0:	e7b6      	b.n	8005730 <_dtoa_r+0x188>
 80057c2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80057c4:	e7b5      	b.n	8005732 <_dtoa_r+0x18a>
 80057c6:	427b      	negs	r3, r7
 80057c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80057ca:	2300      	movs	r3, #0
 80057cc:	eba8 0807 	sub.w	r8, r8, r7
 80057d0:	930e      	str	r3, [sp, #56]	@ 0x38
 80057d2:	e7c2      	b.n	800575a <_dtoa_r+0x1b2>
 80057d4:	2300      	movs	r3, #0
 80057d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057da:	2b00      	cmp	r3, #0
 80057dc:	dc35      	bgt.n	800584a <_dtoa_r+0x2a2>
 80057de:	2301      	movs	r3, #1
 80057e0:	461a      	mov	r2, r3
 80057e2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80057e6:	9221      	str	r2, [sp, #132]	@ 0x84
 80057e8:	e00b      	b.n	8005802 <_dtoa_r+0x25a>
 80057ea:	2301      	movs	r3, #1
 80057ec:	e7f3      	b.n	80057d6 <_dtoa_r+0x22e>
 80057ee:	2300      	movs	r3, #0
 80057f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80057f4:	18fb      	adds	r3, r7, r3
 80057f6:	9308      	str	r3, [sp, #32]
 80057f8:	3301      	adds	r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	9307      	str	r3, [sp, #28]
 80057fe:	bfb8      	it	lt
 8005800:	2301      	movlt	r3, #1
 8005802:	2100      	movs	r1, #0
 8005804:	2204      	movs	r2, #4
 8005806:	f8db 001c 	ldr.w	r0, [fp, #28]
 800580a:	f102 0514 	add.w	r5, r2, #20
 800580e:	429d      	cmp	r5, r3
 8005810:	d91f      	bls.n	8005852 <_dtoa_r+0x2aa>
 8005812:	6041      	str	r1, [r0, #4]
 8005814:	4658      	mov	r0, fp
 8005816:	f000 fd8d 	bl	8006334 <_Balloc>
 800581a:	4682      	mov	sl, r0
 800581c:	2800      	cmp	r0, #0
 800581e:	d139      	bne.n	8005894 <_dtoa_r+0x2ec>
 8005820:	4602      	mov	r2, r0
 8005822:	f240 11af 	movw	r1, #431	@ 0x1af
 8005826:	4b1a      	ldr	r3, [pc, #104]	@ (8005890 <_dtoa_r+0x2e8>)
 8005828:	e6d2      	b.n	80055d0 <_dtoa_r+0x28>
 800582a:	2301      	movs	r3, #1
 800582c:	e7e0      	b.n	80057f0 <_dtoa_r+0x248>
 800582e:	2401      	movs	r4, #1
 8005830:	2300      	movs	r3, #0
 8005832:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005834:	9320      	str	r3, [sp, #128]	@ 0x80
 8005836:	f04f 33ff 	mov.w	r3, #4294967295
 800583a:	2200      	movs	r2, #0
 800583c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005840:	2312      	movs	r3, #18
 8005842:	e7d0      	b.n	80057e6 <_dtoa_r+0x23e>
 8005844:	2301      	movs	r3, #1
 8005846:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005848:	e7f5      	b.n	8005836 <_dtoa_r+0x28e>
 800584a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800584c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005850:	e7d7      	b.n	8005802 <_dtoa_r+0x25a>
 8005852:	3101      	adds	r1, #1
 8005854:	0052      	lsls	r2, r2, #1
 8005856:	e7d8      	b.n	800580a <_dtoa_r+0x262>
 8005858:	636f4361 	.word	0x636f4361
 800585c:	3fd287a7 	.word	0x3fd287a7
 8005860:	8b60c8b3 	.word	0x8b60c8b3
 8005864:	3fc68a28 	.word	0x3fc68a28
 8005868:	509f79fb 	.word	0x509f79fb
 800586c:	3fd34413 	.word	0x3fd34413
 8005870:	08007407 	.word	0x08007407
 8005874:	0800741e 	.word	0x0800741e
 8005878:	7ff00000 	.word	0x7ff00000
 800587c:	08007403 	.word	0x08007403
 8005880:	080073d7 	.word	0x080073d7
 8005884:	080073d6 	.word	0x080073d6
 8005888:	3ff80000 	.word	0x3ff80000
 800588c:	08007518 	.word	0x08007518
 8005890:	08007476 	.word	0x08007476
 8005894:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005898:	6018      	str	r0, [r3, #0]
 800589a:	9b07      	ldr	r3, [sp, #28]
 800589c:	2b0e      	cmp	r3, #14
 800589e:	f200 80a4 	bhi.w	80059ea <_dtoa_r+0x442>
 80058a2:	2c00      	cmp	r4, #0
 80058a4:	f000 80a1 	beq.w	80059ea <_dtoa_r+0x442>
 80058a8:	2f00      	cmp	r7, #0
 80058aa:	dd33      	ble.n	8005914 <_dtoa_r+0x36c>
 80058ac:	4b86      	ldr	r3, [pc, #536]	@ (8005ac8 <_dtoa_r+0x520>)
 80058ae:	f007 020f 	and.w	r2, r7, #15
 80058b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80058b6:	05f8      	lsls	r0, r7, #23
 80058b8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80058bc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80058c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80058c4:	d516      	bpl.n	80058f4 <_dtoa_r+0x34c>
 80058c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058ca:	4b80      	ldr	r3, [pc, #512]	@ (8005acc <_dtoa_r+0x524>)
 80058cc:	2603      	movs	r6, #3
 80058ce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058d2:	f7fa ff2b 	bl	800072c <__aeabi_ddiv>
 80058d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058da:	f004 040f 	and.w	r4, r4, #15
 80058de:	4d7b      	ldr	r5, [pc, #492]	@ (8005acc <_dtoa_r+0x524>)
 80058e0:	b954      	cbnz	r4, 80058f8 <_dtoa_r+0x350>
 80058e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80058e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058ea:	f7fa ff1f 	bl	800072c <__aeabi_ddiv>
 80058ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058f2:	e028      	b.n	8005946 <_dtoa_r+0x39e>
 80058f4:	2602      	movs	r6, #2
 80058f6:	e7f2      	b.n	80058de <_dtoa_r+0x336>
 80058f8:	07e1      	lsls	r1, r4, #31
 80058fa:	d508      	bpl.n	800590e <_dtoa_r+0x366>
 80058fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005900:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005904:	f7fa fde8 	bl	80004d8 <__aeabi_dmul>
 8005908:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800590c:	3601      	adds	r6, #1
 800590e:	1064      	asrs	r4, r4, #1
 8005910:	3508      	adds	r5, #8
 8005912:	e7e5      	b.n	80058e0 <_dtoa_r+0x338>
 8005914:	f000 80d2 	beq.w	8005abc <_dtoa_r+0x514>
 8005918:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800591c:	427c      	negs	r4, r7
 800591e:	4b6a      	ldr	r3, [pc, #424]	@ (8005ac8 <_dtoa_r+0x520>)
 8005920:	f004 020f 	and.w	r2, r4, #15
 8005924:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592c:	f7fa fdd4 	bl	80004d8 <__aeabi_dmul>
 8005930:	2602      	movs	r6, #2
 8005932:	2300      	movs	r3, #0
 8005934:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005938:	4d64      	ldr	r5, [pc, #400]	@ (8005acc <_dtoa_r+0x524>)
 800593a:	1124      	asrs	r4, r4, #4
 800593c:	2c00      	cmp	r4, #0
 800593e:	f040 80b2 	bne.w	8005aa6 <_dtoa_r+0x4fe>
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1d3      	bne.n	80058ee <_dtoa_r+0x346>
 8005946:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800594a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800594c:	2b00      	cmp	r3, #0
 800594e:	f000 80b7 	beq.w	8005ac0 <_dtoa_r+0x518>
 8005952:	2200      	movs	r2, #0
 8005954:	4620      	mov	r0, r4
 8005956:	4629      	mov	r1, r5
 8005958:	4b5d      	ldr	r3, [pc, #372]	@ (8005ad0 <_dtoa_r+0x528>)
 800595a:	f7fb f82f 	bl	80009bc <__aeabi_dcmplt>
 800595e:	2800      	cmp	r0, #0
 8005960:	f000 80ae 	beq.w	8005ac0 <_dtoa_r+0x518>
 8005964:	9b07      	ldr	r3, [sp, #28]
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 80aa 	beq.w	8005ac0 <_dtoa_r+0x518>
 800596c:	9b08      	ldr	r3, [sp, #32]
 800596e:	2b00      	cmp	r3, #0
 8005970:	dd37      	ble.n	80059e2 <_dtoa_r+0x43a>
 8005972:	1e7b      	subs	r3, r7, #1
 8005974:	4620      	mov	r0, r4
 8005976:	9304      	str	r3, [sp, #16]
 8005978:	2200      	movs	r2, #0
 800597a:	4629      	mov	r1, r5
 800597c:	4b55      	ldr	r3, [pc, #340]	@ (8005ad4 <_dtoa_r+0x52c>)
 800597e:	f7fa fdab 	bl	80004d8 <__aeabi_dmul>
 8005982:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005986:	9c08      	ldr	r4, [sp, #32]
 8005988:	3601      	adds	r6, #1
 800598a:	4630      	mov	r0, r6
 800598c:	f7fa fd3a 	bl	8000404 <__aeabi_i2d>
 8005990:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005994:	f7fa fda0 	bl	80004d8 <__aeabi_dmul>
 8005998:	2200      	movs	r2, #0
 800599a:	4b4f      	ldr	r3, [pc, #316]	@ (8005ad8 <_dtoa_r+0x530>)
 800599c:	f7fa fbe6 	bl	800016c <__adddf3>
 80059a0:	4605      	mov	r5, r0
 80059a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80059a6:	2c00      	cmp	r4, #0
 80059a8:	f040 809a 	bne.w	8005ae0 <_dtoa_r+0x538>
 80059ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059b0:	2200      	movs	r2, #0
 80059b2:	4b4a      	ldr	r3, [pc, #296]	@ (8005adc <_dtoa_r+0x534>)
 80059b4:	f7fa fbd8 	bl	8000168 <__aeabi_dsub>
 80059b8:	4602      	mov	r2, r0
 80059ba:	460b      	mov	r3, r1
 80059bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059c0:	462a      	mov	r2, r5
 80059c2:	4633      	mov	r3, r6
 80059c4:	f7fb f818 	bl	80009f8 <__aeabi_dcmpgt>
 80059c8:	2800      	cmp	r0, #0
 80059ca:	f040 828e 	bne.w	8005eea <_dtoa_r+0x942>
 80059ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80059d2:	462a      	mov	r2, r5
 80059d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80059d8:	f7fa fff0 	bl	80009bc <__aeabi_dcmplt>
 80059dc:	2800      	cmp	r0, #0
 80059de:	f040 8127 	bne.w	8005c30 <_dtoa_r+0x688>
 80059e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80059e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80059ea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	f2c0 8163 	blt.w	8005cb8 <_dtoa_r+0x710>
 80059f2:	2f0e      	cmp	r7, #14
 80059f4:	f300 8160 	bgt.w	8005cb8 <_dtoa_r+0x710>
 80059f8:	4b33      	ldr	r3, [pc, #204]	@ (8005ac8 <_dtoa_r+0x520>)
 80059fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80059fe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a02:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005a06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	da03      	bge.n	8005a14 <_dtoa_r+0x46c>
 8005a0c:	9b07      	ldr	r3, [sp, #28]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	f340 8100 	ble.w	8005c14 <_dtoa_r+0x66c>
 8005a14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005a18:	4656      	mov	r6, sl
 8005a1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a1e:	4620      	mov	r0, r4
 8005a20:	4629      	mov	r1, r5
 8005a22:	f7fa fe83 	bl	800072c <__aeabi_ddiv>
 8005a26:	f7fb f807 	bl	8000a38 <__aeabi_d2iz>
 8005a2a:	4680      	mov	r8, r0
 8005a2c:	f7fa fcea 	bl	8000404 <__aeabi_i2d>
 8005a30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a34:	f7fa fd50 	bl	80004d8 <__aeabi_dmul>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	4620      	mov	r0, r4
 8005a3e:	4629      	mov	r1, r5
 8005a40:	f7fa fb92 	bl	8000168 <__aeabi_dsub>
 8005a44:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005a48:	9d07      	ldr	r5, [sp, #28]
 8005a4a:	f806 4b01 	strb.w	r4, [r6], #1
 8005a4e:	eba6 040a 	sub.w	r4, r6, sl
 8005a52:	42a5      	cmp	r5, r4
 8005a54:	4602      	mov	r2, r0
 8005a56:	460b      	mov	r3, r1
 8005a58:	f040 8116 	bne.w	8005c88 <_dtoa_r+0x6e0>
 8005a5c:	f7fa fb86 	bl	800016c <__adddf3>
 8005a60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a64:	4604      	mov	r4, r0
 8005a66:	460d      	mov	r5, r1
 8005a68:	f7fa ffc6 	bl	80009f8 <__aeabi_dcmpgt>
 8005a6c:	2800      	cmp	r0, #0
 8005a6e:	f040 80f8 	bne.w	8005c62 <_dtoa_r+0x6ba>
 8005a72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a76:	4620      	mov	r0, r4
 8005a78:	4629      	mov	r1, r5
 8005a7a:	f7fa ff95 	bl	80009a8 <__aeabi_dcmpeq>
 8005a7e:	b118      	cbz	r0, 8005a88 <_dtoa_r+0x4e0>
 8005a80:	f018 0f01 	tst.w	r8, #1
 8005a84:	f040 80ed 	bne.w	8005c62 <_dtoa_r+0x6ba>
 8005a88:	4649      	mov	r1, r9
 8005a8a:	4658      	mov	r0, fp
 8005a8c:	f000 fc92 	bl	80063b4 <_Bfree>
 8005a90:	2300      	movs	r3, #0
 8005a92:	7033      	strb	r3, [r6, #0]
 8005a94:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005a96:	3701      	adds	r7, #1
 8005a98:	601f      	str	r7, [r3, #0]
 8005a9a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f000 8320 	beq.w	80060e2 <_dtoa_r+0xb3a>
 8005aa2:	601e      	str	r6, [r3, #0]
 8005aa4:	e31d      	b.n	80060e2 <_dtoa_r+0xb3a>
 8005aa6:	07e2      	lsls	r2, r4, #31
 8005aa8:	d505      	bpl.n	8005ab6 <_dtoa_r+0x50e>
 8005aaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005aae:	f7fa fd13 	bl	80004d8 <__aeabi_dmul>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	3601      	adds	r6, #1
 8005ab6:	1064      	asrs	r4, r4, #1
 8005ab8:	3508      	adds	r5, #8
 8005aba:	e73f      	b.n	800593c <_dtoa_r+0x394>
 8005abc:	2602      	movs	r6, #2
 8005abe:	e742      	b.n	8005946 <_dtoa_r+0x39e>
 8005ac0:	9c07      	ldr	r4, [sp, #28]
 8005ac2:	9704      	str	r7, [sp, #16]
 8005ac4:	e761      	b.n	800598a <_dtoa_r+0x3e2>
 8005ac6:	bf00      	nop
 8005ac8:	08007518 	.word	0x08007518
 8005acc:	080074f0 	.word	0x080074f0
 8005ad0:	3ff00000 	.word	0x3ff00000
 8005ad4:	40240000 	.word	0x40240000
 8005ad8:	401c0000 	.word	0x401c0000
 8005adc:	40140000 	.word	0x40140000
 8005ae0:	4b70      	ldr	r3, [pc, #448]	@ (8005ca4 <_dtoa_r+0x6fc>)
 8005ae2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005ae4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ae8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005aec:	4454      	add	r4, sl
 8005aee:	2900      	cmp	r1, #0
 8005af0:	d045      	beq.n	8005b7e <_dtoa_r+0x5d6>
 8005af2:	2000      	movs	r0, #0
 8005af4:	496c      	ldr	r1, [pc, #432]	@ (8005ca8 <_dtoa_r+0x700>)
 8005af6:	f7fa fe19 	bl	800072c <__aeabi_ddiv>
 8005afa:	4633      	mov	r3, r6
 8005afc:	462a      	mov	r2, r5
 8005afe:	f7fa fb33 	bl	8000168 <__aeabi_dsub>
 8005b02:	4656      	mov	r6, sl
 8005b04:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b0c:	f7fa ff94 	bl	8000a38 <__aeabi_d2iz>
 8005b10:	4605      	mov	r5, r0
 8005b12:	f7fa fc77 	bl	8000404 <__aeabi_i2d>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b1e:	f7fa fb23 	bl	8000168 <__aeabi_dsub>
 8005b22:	4602      	mov	r2, r0
 8005b24:	460b      	mov	r3, r1
 8005b26:	3530      	adds	r5, #48	@ 0x30
 8005b28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005b2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b30:	f806 5b01 	strb.w	r5, [r6], #1
 8005b34:	f7fa ff42 	bl	80009bc <__aeabi_dcmplt>
 8005b38:	2800      	cmp	r0, #0
 8005b3a:	d163      	bne.n	8005c04 <_dtoa_r+0x65c>
 8005b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005b40:	2000      	movs	r0, #0
 8005b42:	495a      	ldr	r1, [pc, #360]	@ (8005cac <_dtoa_r+0x704>)
 8005b44:	f7fa fb10 	bl	8000168 <__aeabi_dsub>
 8005b48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005b4c:	f7fa ff36 	bl	80009bc <__aeabi_dcmplt>
 8005b50:	2800      	cmp	r0, #0
 8005b52:	f040 8087 	bne.w	8005c64 <_dtoa_r+0x6bc>
 8005b56:	42a6      	cmp	r6, r4
 8005b58:	f43f af43 	beq.w	80059e2 <_dtoa_r+0x43a>
 8005b5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005b60:	2200      	movs	r2, #0
 8005b62:	4b53      	ldr	r3, [pc, #332]	@ (8005cb0 <_dtoa_r+0x708>)
 8005b64:	f7fa fcb8 	bl	80004d8 <__aeabi_dmul>
 8005b68:	2200      	movs	r2, #0
 8005b6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b72:	4b4f      	ldr	r3, [pc, #316]	@ (8005cb0 <_dtoa_r+0x708>)
 8005b74:	f7fa fcb0 	bl	80004d8 <__aeabi_dmul>
 8005b78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b7c:	e7c4      	b.n	8005b08 <_dtoa_r+0x560>
 8005b7e:	4631      	mov	r1, r6
 8005b80:	4628      	mov	r0, r5
 8005b82:	f7fa fca9 	bl	80004d8 <__aeabi_dmul>
 8005b86:	4656      	mov	r6, sl
 8005b88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b8c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005b8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b92:	f7fa ff51 	bl	8000a38 <__aeabi_d2iz>
 8005b96:	4605      	mov	r5, r0
 8005b98:	f7fa fc34 	bl	8000404 <__aeabi_i2d>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	460b      	mov	r3, r1
 8005ba0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba4:	f7fa fae0 	bl	8000168 <__aeabi_dsub>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	460b      	mov	r3, r1
 8005bac:	3530      	adds	r5, #48	@ 0x30
 8005bae:	f806 5b01 	strb.w	r5, [r6], #1
 8005bb2:	42a6      	cmp	r6, r4
 8005bb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bb8:	f04f 0200 	mov.w	r2, #0
 8005bbc:	d124      	bne.n	8005c08 <_dtoa_r+0x660>
 8005bbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bc2:	4b39      	ldr	r3, [pc, #228]	@ (8005ca8 <_dtoa_r+0x700>)
 8005bc4:	f7fa fad2 	bl	800016c <__adddf3>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	460b      	mov	r3, r1
 8005bcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bd0:	f7fa ff12 	bl	80009f8 <__aeabi_dcmpgt>
 8005bd4:	2800      	cmp	r0, #0
 8005bd6:	d145      	bne.n	8005c64 <_dtoa_r+0x6bc>
 8005bd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bdc:	2000      	movs	r0, #0
 8005bde:	4932      	ldr	r1, [pc, #200]	@ (8005ca8 <_dtoa_r+0x700>)
 8005be0:	f7fa fac2 	bl	8000168 <__aeabi_dsub>
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bec:	f7fa fee6 	bl	80009bc <__aeabi_dcmplt>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	f43f aef6 	beq.w	80059e2 <_dtoa_r+0x43a>
 8005bf6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005bf8:	1e73      	subs	r3, r6, #1
 8005bfa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005bfc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005c00:	2b30      	cmp	r3, #48	@ 0x30
 8005c02:	d0f8      	beq.n	8005bf6 <_dtoa_r+0x64e>
 8005c04:	9f04      	ldr	r7, [sp, #16]
 8005c06:	e73f      	b.n	8005a88 <_dtoa_r+0x4e0>
 8005c08:	4b29      	ldr	r3, [pc, #164]	@ (8005cb0 <_dtoa_r+0x708>)
 8005c0a:	f7fa fc65 	bl	80004d8 <__aeabi_dmul>
 8005c0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c12:	e7bc      	b.n	8005b8e <_dtoa_r+0x5e6>
 8005c14:	d10c      	bne.n	8005c30 <_dtoa_r+0x688>
 8005c16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	4b25      	ldr	r3, [pc, #148]	@ (8005cb4 <_dtoa_r+0x70c>)
 8005c1e:	f7fa fc5b 	bl	80004d8 <__aeabi_dmul>
 8005c22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c26:	f7fa fedd 	bl	80009e4 <__aeabi_dcmpge>
 8005c2a:	2800      	cmp	r0, #0
 8005c2c:	f000 815b 	beq.w	8005ee6 <_dtoa_r+0x93e>
 8005c30:	2400      	movs	r4, #0
 8005c32:	4625      	mov	r5, r4
 8005c34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c36:	4656      	mov	r6, sl
 8005c38:	43db      	mvns	r3, r3
 8005c3a:	9304      	str	r3, [sp, #16]
 8005c3c:	2700      	movs	r7, #0
 8005c3e:	4621      	mov	r1, r4
 8005c40:	4658      	mov	r0, fp
 8005c42:	f000 fbb7 	bl	80063b4 <_Bfree>
 8005c46:	2d00      	cmp	r5, #0
 8005c48:	d0dc      	beq.n	8005c04 <_dtoa_r+0x65c>
 8005c4a:	b12f      	cbz	r7, 8005c58 <_dtoa_r+0x6b0>
 8005c4c:	42af      	cmp	r7, r5
 8005c4e:	d003      	beq.n	8005c58 <_dtoa_r+0x6b0>
 8005c50:	4639      	mov	r1, r7
 8005c52:	4658      	mov	r0, fp
 8005c54:	f000 fbae 	bl	80063b4 <_Bfree>
 8005c58:	4629      	mov	r1, r5
 8005c5a:	4658      	mov	r0, fp
 8005c5c:	f000 fbaa 	bl	80063b4 <_Bfree>
 8005c60:	e7d0      	b.n	8005c04 <_dtoa_r+0x65c>
 8005c62:	9704      	str	r7, [sp, #16]
 8005c64:	4633      	mov	r3, r6
 8005c66:	461e      	mov	r6, r3
 8005c68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c6c:	2a39      	cmp	r2, #57	@ 0x39
 8005c6e:	d107      	bne.n	8005c80 <_dtoa_r+0x6d8>
 8005c70:	459a      	cmp	sl, r3
 8005c72:	d1f8      	bne.n	8005c66 <_dtoa_r+0x6be>
 8005c74:	9a04      	ldr	r2, [sp, #16]
 8005c76:	3201      	adds	r2, #1
 8005c78:	9204      	str	r2, [sp, #16]
 8005c7a:	2230      	movs	r2, #48	@ 0x30
 8005c7c:	f88a 2000 	strb.w	r2, [sl]
 8005c80:	781a      	ldrb	r2, [r3, #0]
 8005c82:	3201      	adds	r2, #1
 8005c84:	701a      	strb	r2, [r3, #0]
 8005c86:	e7bd      	b.n	8005c04 <_dtoa_r+0x65c>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <_dtoa_r+0x708>)
 8005c8c:	f7fa fc24 	bl	80004d8 <__aeabi_dmul>
 8005c90:	2200      	movs	r2, #0
 8005c92:	2300      	movs	r3, #0
 8005c94:	4604      	mov	r4, r0
 8005c96:	460d      	mov	r5, r1
 8005c98:	f7fa fe86 	bl	80009a8 <__aeabi_dcmpeq>
 8005c9c:	2800      	cmp	r0, #0
 8005c9e:	f43f aebc 	beq.w	8005a1a <_dtoa_r+0x472>
 8005ca2:	e6f1      	b.n	8005a88 <_dtoa_r+0x4e0>
 8005ca4:	08007518 	.word	0x08007518
 8005ca8:	3fe00000 	.word	0x3fe00000
 8005cac:	3ff00000 	.word	0x3ff00000
 8005cb0:	40240000 	.word	0x40240000
 8005cb4:	40140000 	.word	0x40140000
 8005cb8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005cba:	2a00      	cmp	r2, #0
 8005cbc:	f000 80db 	beq.w	8005e76 <_dtoa_r+0x8ce>
 8005cc0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005cc2:	2a01      	cmp	r2, #1
 8005cc4:	f300 80bf 	bgt.w	8005e46 <_dtoa_r+0x89e>
 8005cc8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005cca:	2a00      	cmp	r2, #0
 8005ccc:	f000 80b7 	beq.w	8005e3e <_dtoa_r+0x896>
 8005cd0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005cd4:	4646      	mov	r6, r8
 8005cd6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005cd8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cda:	2101      	movs	r1, #1
 8005cdc:	441a      	add	r2, r3
 8005cde:	4658      	mov	r0, fp
 8005ce0:	4498      	add	r8, r3
 8005ce2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ce4:	f000 fc1a 	bl	800651c <__i2b>
 8005ce8:	4605      	mov	r5, r0
 8005cea:	b15e      	cbz	r6, 8005d04 <_dtoa_r+0x75c>
 8005cec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	dd08      	ble.n	8005d04 <_dtoa_r+0x75c>
 8005cf2:	42b3      	cmp	r3, r6
 8005cf4:	bfa8      	it	ge
 8005cf6:	4633      	movge	r3, r6
 8005cf8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005cfa:	eba8 0803 	sub.w	r8, r8, r3
 8005cfe:	1af6      	subs	r6, r6, r3
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d06:	b1f3      	cbz	r3, 8005d46 <_dtoa_r+0x79e>
 8005d08:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f000 80b7 	beq.w	8005e7e <_dtoa_r+0x8d6>
 8005d10:	b18c      	cbz	r4, 8005d36 <_dtoa_r+0x78e>
 8005d12:	4629      	mov	r1, r5
 8005d14:	4622      	mov	r2, r4
 8005d16:	4658      	mov	r0, fp
 8005d18:	f000 fcbe 	bl	8006698 <__pow5mult>
 8005d1c:	464a      	mov	r2, r9
 8005d1e:	4601      	mov	r1, r0
 8005d20:	4605      	mov	r5, r0
 8005d22:	4658      	mov	r0, fp
 8005d24:	f000 fc10 	bl	8006548 <__multiply>
 8005d28:	4649      	mov	r1, r9
 8005d2a:	9004      	str	r0, [sp, #16]
 8005d2c:	4658      	mov	r0, fp
 8005d2e:	f000 fb41 	bl	80063b4 <_Bfree>
 8005d32:	9b04      	ldr	r3, [sp, #16]
 8005d34:	4699      	mov	r9, r3
 8005d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d38:	1b1a      	subs	r2, r3, r4
 8005d3a:	d004      	beq.n	8005d46 <_dtoa_r+0x79e>
 8005d3c:	4649      	mov	r1, r9
 8005d3e:	4658      	mov	r0, fp
 8005d40:	f000 fcaa 	bl	8006698 <__pow5mult>
 8005d44:	4681      	mov	r9, r0
 8005d46:	2101      	movs	r1, #1
 8005d48:	4658      	mov	r0, fp
 8005d4a:	f000 fbe7 	bl	800651c <__i2b>
 8005d4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d50:	4604      	mov	r4, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f000 81c9 	beq.w	80060ea <_dtoa_r+0xb42>
 8005d58:	461a      	mov	r2, r3
 8005d5a:	4601      	mov	r1, r0
 8005d5c:	4658      	mov	r0, fp
 8005d5e:	f000 fc9b 	bl	8006698 <__pow5mult>
 8005d62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d64:	4604      	mov	r4, r0
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	f300 808f 	bgt.w	8005e8a <_dtoa_r+0x8e2>
 8005d6c:	9b02      	ldr	r3, [sp, #8]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	f040 8087 	bne.w	8005e82 <_dtoa_r+0x8da>
 8005d74:	9b03      	ldr	r3, [sp, #12]
 8005d76:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	f040 8083 	bne.w	8005e86 <_dtoa_r+0x8de>
 8005d80:	9b03      	ldr	r3, [sp, #12]
 8005d82:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005d86:	0d1b      	lsrs	r3, r3, #20
 8005d88:	051b      	lsls	r3, r3, #20
 8005d8a:	b12b      	cbz	r3, 8005d98 <_dtoa_r+0x7f0>
 8005d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d8e:	f108 0801 	add.w	r8, r8, #1
 8005d92:	3301      	adds	r3, #1
 8005d94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d96:	2301      	movs	r3, #1
 8005d98:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	f000 81aa 	beq.w	80060f6 <_dtoa_r+0xb4e>
 8005da2:	6923      	ldr	r3, [r4, #16]
 8005da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005da8:	6918      	ldr	r0, [r3, #16]
 8005daa:	f000 fb6b 	bl	8006484 <__hi0bits>
 8005dae:	f1c0 0020 	rsb	r0, r0, #32
 8005db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db4:	4418      	add	r0, r3
 8005db6:	f010 001f 	ands.w	r0, r0, #31
 8005dba:	d071      	beq.n	8005ea0 <_dtoa_r+0x8f8>
 8005dbc:	f1c0 0320 	rsb	r3, r0, #32
 8005dc0:	2b04      	cmp	r3, #4
 8005dc2:	dd65      	ble.n	8005e90 <_dtoa_r+0x8e8>
 8005dc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dc6:	f1c0 001c 	rsb	r0, r0, #28
 8005dca:	4403      	add	r3, r0
 8005dcc:	4480      	add	r8, r0
 8005dce:	4406      	add	r6, r0
 8005dd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005dd2:	f1b8 0f00 	cmp.w	r8, #0
 8005dd6:	dd05      	ble.n	8005de4 <_dtoa_r+0x83c>
 8005dd8:	4649      	mov	r1, r9
 8005dda:	4642      	mov	r2, r8
 8005ddc:	4658      	mov	r0, fp
 8005dde:	f000 fcb5 	bl	800674c <__lshift>
 8005de2:	4681      	mov	r9, r0
 8005de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	dd05      	ble.n	8005df6 <_dtoa_r+0x84e>
 8005dea:	4621      	mov	r1, r4
 8005dec:	461a      	mov	r2, r3
 8005dee:	4658      	mov	r0, fp
 8005df0:	f000 fcac 	bl	800674c <__lshift>
 8005df4:	4604      	mov	r4, r0
 8005df6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d053      	beq.n	8005ea4 <_dtoa_r+0x8fc>
 8005dfc:	4621      	mov	r1, r4
 8005dfe:	4648      	mov	r0, r9
 8005e00:	f000 fd10 	bl	8006824 <__mcmp>
 8005e04:	2800      	cmp	r0, #0
 8005e06:	da4d      	bge.n	8005ea4 <_dtoa_r+0x8fc>
 8005e08:	1e7b      	subs	r3, r7, #1
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	9304      	str	r3, [sp, #16]
 8005e0e:	220a      	movs	r2, #10
 8005e10:	2300      	movs	r3, #0
 8005e12:	4658      	mov	r0, fp
 8005e14:	f000 faf0 	bl	80063f8 <__multadd>
 8005e18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e1a:	4681      	mov	r9, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f000 816c 	beq.w	80060fa <_dtoa_r+0xb52>
 8005e22:	2300      	movs	r3, #0
 8005e24:	4629      	mov	r1, r5
 8005e26:	220a      	movs	r2, #10
 8005e28:	4658      	mov	r0, fp
 8005e2a:	f000 fae5 	bl	80063f8 <__multadd>
 8005e2e:	9b08      	ldr	r3, [sp, #32]
 8005e30:	4605      	mov	r5, r0
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	dc61      	bgt.n	8005efa <_dtoa_r+0x952>
 8005e36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	dc3b      	bgt.n	8005eb4 <_dtoa_r+0x90c>
 8005e3c:	e05d      	b.n	8005efa <_dtoa_r+0x952>
 8005e3e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e40:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005e44:	e746      	b.n	8005cd4 <_dtoa_r+0x72c>
 8005e46:	9b07      	ldr	r3, [sp, #28]
 8005e48:	1e5c      	subs	r4, r3, #1
 8005e4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e4c:	42a3      	cmp	r3, r4
 8005e4e:	bfbf      	itttt	lt
 8005e50:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005e52:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005e54:	1ae3      	sublt	r3, r4, r3
 8005e56:	18d2      	addlt	r2, r2, r3
 8005e58:	bfa8      	it	ge
 8005e5a:	1b1c      	subge	r4, r3, r4
 8005e5c:	9b07      	ldr	r3, [sp, #28]
 8005e5e:	bfbe      	ittt	lt
 8005e60:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005e62:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005e64:	2400      	movlt	r4, #0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	bfb5      	itete	lt
 8005e6a:	eba8 0603 	sublt.w	r6, r8, r3
 8005e6e:	4646      	movge	r6, r8
 8005e70:	2300      	movlt	r3, #0
 8005e72:	9b07      	ldrge	r3, [sp, #28]
 8005e74:	e730      	b.n	8005cd8 <_dtoa_r+0x730>
 8005e76:	4646      	mov	r6, r8
 8005e78:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e7a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005e7c:	e735      	b.n	8005cea <_dtoa_r+0x742>
 8005e7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e80:	e75c      	b.n	8005d3c <_dtoa_r+0x794>
 8005e82:	2300      	movs	r3, #0
 8005e84:	e788      	b.n	8005d98 <_dtoa_r+0x7f0>
 8005e86:	9b02      	ldr	r3, [sp, #8]
 8005e88:	e786      	b.n	8005d98 <_dtoa_r+0x7f0>
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e8e:	e788      	b.n	8005da2 <_dtoa_r+0x7fa>
 8005e90:	d09f      	beq.n	8005dd2 <_dtoa_r+0x82a>
 8005e92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e94:	331c      	adds	r3, #28
 8005e96:	441a      	add	r2, r3
 8005e98:	4498      	add	r8, r3
 8005e9a:	441e      	add	r6, r3
 8005e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e9e:	e798      	b.n	8005dd2 <_dtoa_r+0x82a>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	e7f6      	b.n	8005e92 <_dtoa_r+0x8ea>
 8005ea4:	9b07      	ldr	r3, [sp, #28]
 8005ea6:	9704      	str	r7, [sp, #16]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	dc20      	bgt.n	8005eee <_dtoa_r+0x946>
 8005eac:	9308      	str	r3, [sp, #32]
 8005eae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	dd1e      	ble.n	8005ef2 <_dtoa_r+0x94a>
 8005eb4:	9b08      	ldr	r3, [sp, #32]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f47f aebc 	bne.w	8005c34 <_dtoa_r+0x68c>
 8005ebc:	4621      	mov	r1, r4
 8005ebe:	2205      	movs	r2, #5
 8005ec0:	4658      	mov	r0, fp
 8005ec2:	f000 fa99 	bl	80063f8 <__multadd>
 8005ec6:	4601      	mov	r1, r0
 8005ec8:	4604      	mov	r4, r0
 8005eca:	4648      	mov	r0, r9
 8005ecc:	f000 fcaa 	bl	8006824 <__mcmp>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	f77f aeaf 	ble.w	8005c34 <_dtoa_r+0x68c>
 8005ed6:	2331      	movs	r3, #49	@ 0x31
 8005ed8:	4656      	mov	r6, sl
 8005eda:	f806 3b01 	strb.w	r3, [r6], #1
 8005ede:	9b04      	ldr	r3, [sp, #16]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	9304      	str	r3, [sp, #16]
 8005ee4:	e6aa      	b.n	8005c3c <_dtoa_r+0x694>
 8005ee6:	9c07      	ldr	r4, [sp, #28]
 8005ee8:	9704      	str	r7, [sp, #16]
 8005eea:	4625      	mov	r5, r4
 8005eec:	e7f3      	b.n	8005ed6 <_dtoa_r+0x92e>
 8005eee:	9b07      	ldr	r3, [sp, #28]
 8005ef0:	9308      	str	r3, [sp, #32]
 8005ef2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 8104 	beq.w	8006102 <_dtoa_r+0xb5a>
 8005efa:	2e00      	cmp	r6, #0
 8005efc:	dd05      	ble.n	8005f0a <_dtoa_r+0x962>
 8005efe:	4629      	mov	r1, r5
 8005f00:	4632      	mov	r2, r6
 8005f02:	4658      	mov	r0, fp
 8005f04:	f000 fc22 	bl	800674c <__lshift>
 8005f08:	4605      	mov	r5, r0
 8005f0a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d05a      	beq.n	8005fc6 <_dtoa_r+0xa1e>
 8005f10:	4658      	mov	r0, fp
 8005f12:	6869      	ldr	r1, [r5, #4]
 8005f14:	f000 fa0e 	bl	8006334 <_Balloc>
 8005f18:	4606      	mov	r6, r0
 8005f1a:	b928      	cbnz	r0, 8005f28 <_dtoa_r+0x980>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005f22:	4b83      	ldr	r3, [pc, #524]	@ (8006130 <_dtoa_r+0xb88>)
 8005f24:	f7ff bb54 	b.w	80055d0 <_dtoa_r+0x28>
 8005f28:	692a      	ldr	r2, [r5, #16]
 8005f2a:	f105 010c 	add.w	r1, r5, #12
 8005f2e:	3202      	adds	r2, #2
 8005f30:	0092      	lsls	r2, r2, #2
 8005f32:	300c      	adds	r0, #12
 8005f34:	f000 fffa 	bl	8006f2c <memcpy>
 8005f38:	2201      	movs	r2, #1
 8005f3a:	4631      	mov	r1, r6
 8005f3c:	4658      	mov	r0, fp
 8005f3e:	f000 fc05 	bl	800674c <__lshift>
 8005f42:	462f      	mov	r7, r5
 8005f44:	4605      	mov	r5, r0
 8005f46:	f10a 0301 	add.w	r3, sl, #1
 8005f4a:	9307      	str	r3, [sp, #28]
 8005f4c:	9b08      	ldr	r3, [sp, #32]
 8005f4e:	4453      	add	r3, sl
 8005f50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f52:	9b02      	ldr	r3, [sp, #8]
 8005f54:	f003 0301 	and.w	r3, r3, #1
 8005f58:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f5a:	9b07      	ldr	r3, [sp, #28]
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	3b01      	subs	r3, #1
 8005f60:	4648      	mov	r0, r9
 8005f62:	9302      	str	r3, [sp, #8]
 8005f64:	f7ff fa95 	bl	8005492 <quorem>
 8005f68:	4639      	mov	r1, r7
 8005f6a:	9008      	str	r0, [sp, #32]
 8005f6c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005f70:	4648      	mov	r0, r9
 8005f72:	f000 fc57 	bl	8006824 <__mcmp>
 8005f76:	462a      	mov	r2, r5
 8005f78:	9009      	str	r0, [sp, #36]	@ 0x24
 8005f7a:	4621      	mov	r1, r4
 8005f7c:	4658      	mov	r0, fp
 8005f7e:	f000 fc6d 	bl	800685c <__mdiff>
 8005f82:	68c2      	ldr	r2, [r0, #12]
 8005f84:	4606      	mov	r6, r0
 8005f86:	bb02      	cbnz	r2, 8005fca <_dtoa_r+0xa22>
 8005f88:	4601      	mov	r1, r0
 8005f8a:	4648      	mov	r0, r9
 8005f8c:	f000 fc4a 	bl	8006824 <__mcmp>
 8005f90:	4602      	mov	r2, r0
 8005f92:	4631      	mov	r1, r6
 8005f94:	4658      	mov	r0, fp
 8005f96:	920c      	str	r2, [sp, #48]	@ 0x30
 8005f98:	f000 fa0c 	bl	80063b4 <_Bfree>
 8005f9c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005f9e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005fa0:	9e07      	ldr	r6, [sp, #28]
 8005fa2:	ea43 0102 	orr.w	r1, r3, r2
 8005fa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fa8:	4319      	orrs	r1, r3
 8005faa:	d110      	bne.n	8005fce <_dtoa_r+0xa26>
 8005fac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005fb0:	d029      	beq.n	8006006 <_dtoa_r+0xa5e>
 8005fb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	dd02      	ble.n	8005fbe <_dtoa_r+0xa16>
 8005fb8:	9b08      	ldr	r3, [sp, #32]
 8005fba:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005fbe:	9b02      	ldr	r3, [sp, #8]
 8005fc0:	f883 8000 	strb.w	r8, [r3]
 8005fc4:	e63b      	b.n	8005c3e <_dtoa_r+0x696>
 8005fc6:	4628      	mov	r0, r5
 8005fc8:	e7bb      	b.n	8005f42 <_dtoa_r+0x99a>
 8005fca:	2201      	movs	r2, #1
 8005fcc:	e7e1      	b.n	8005f92 <_dtoa_r+0x9ea>
 8005fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	db04      	blt.n	8005fde <_dtoa_r+0xa36>
 8005fd4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005fd6:	430b      	orrs	r3, r1
 8005fd8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fda:	430b      	orrs	r3, r1
 8005fdc:	d120      	bne.n	8006020 <_dtoa_r+0xa78>
 8005fde:	2a00      	cmp	r2, #0
 8005fe0:	dded      	ble.n	8005fbe <_dtoa_r+0xa16>
 8005fe2:	4649      	mov	r1, r9
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	4658      	mov	r0, fp
 8005fe8:	f000 fbb0 	bl	800674c <__lshift>
 8005fec:	4621      	mov	r1, r4
 8005fee:	4681      	mov	r9, r0
 8005ff0:	f000 fc18 	bl	8006824 <__mcmp>
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	dc03      	bgt.n	8006000 <_dtoa_r+0xa58>
 8005ff8:	d1e1      	bne.n	8005fbe <_dtoa_r+0xa16>
 8005ffa:	f018 0f01 	tst.w	r8, #1
 8005ffe:	d0de      	beq.n	8005fbe <_dtoa_r+0xa16>
 8006000:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006004:	d1d8      	bne.n	8005fb8 <_dtoa_r+0xa10>
 8006006:	2339      	movs	r3, #57	@ 0x39
 8006008:	9a02      	ldr	r2, [sp, #8]
 800600a:	7013      	strb	r3, [r2, #0]
 800600c:	4633      	mov	r3, r6
 800600e:	461e      	mov	r6, r3
 8006010:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006014:	3b01      	subs	r3, #1
 8006016:	2a39      	cmp	r2, #57	@ 0x39
 8006018:	d052      	beq.n	80060c0 <_dtoa_r+0xb18>
 800601a:	3201      	adds	r2, #1
 800601c:	701a      	strb	r2, [r3, #0]
 800601e:	e60e      	b.n	8005c3e <_dtoa_r+0x696>
 8006020:	2a00      	cmp	r2, #0
 8006022:	dd07      	ble.n	8006034 <_dtoa_r+0xa8c>
 8006024:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006028:	d0ed      	beq.n	8006006 <_dtoa_r+0xa5e>
 800602a:	9a02      	ldr	r2, [sp, #8]
 800602c:	f108 0301 	add.w	r3, r8, #1
 8006030:	7013      	strb	r3, [r2, #0]
 8006032:	e604      	b.n	8005c3e <_dtoa_r+0x696>
 8006034:	9b07      	ldr	r3, [sp, #28]
 8006036:	9a07      	ldr	r2, [sp, #28]
 8006038:	f803 8c01 	strb.w	r8, [r3, #-1]
 800603c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800603e:	4293      	cmp	r3, r2
 8006040:	d028      	beq.n	8006094 <_dtoa_r+0xaec>
 8006042:	4649      	mov	r1, r9
 8006044:	2300      	movs	r3, #0
 8006046:	220a      	movs	r2, #10
 8006048:	4658      	mov	r0, fp
 800604a:	f000 f9d5 	bl	80063f8 <__multadd>
 800604e:	42af      	cmp	r7, r5
 8006050:	4681      	mov	r9, r0
 8006052:	f04f 0300 	mov.w	r3, #0
 8006056:	f04f 020a 	mov.w	r2, #10
 800605a:	4639      	mov	r1, r7
 800605c:	4658      	mov	r0, fp
 800605e:	d107      	bne.n	8006070 <_dtoa_r+0xac8>
 8006060:	f000 f9ca 	bl	80063f8 <__multadd>
 8006064:	4607      	mov	r7, r0
 8006066:	4605      	mov	r5, r0
 8006068:	9b07      	ldr	r3, [sp, #28]
 800606a:	3301      	adds	r3, #1
 800606c:	9307      	str	r3, [sp, #28]
 800606e:	e774      	b.n	8005f5a <_dtoa_r+0x9b2>
 8006070:	f000 f9c2 	bl	80063f8 <__multadd>
 8006074:	4629      	mov	r1, r5
 8006076:	4607      	mov	r7, r0
 8006078:	2300      	movs	r3, #0
 800607a:	220a      	movs	r2, #10
 800607c:	4658      	mov	r0, fp
 800607e:	f000 f9bb 	bl	80063f8 <__multadd>
 8006082:	4605      	mov	r5, r0
 8006084:	e7f0      	b.n	8006068 <_dtoa_r+0xac0>
 8006086:	9b08      	ldr	r3, [sp, #32]
 8006088:	2700      	movs	r7, #0
 800608a:	2b00      	cmp	r3, #0
 800608c:	bfcc      	ite	gt
 800608e:	461e      	movgt	r6, r3
 8006090:	2601      	movle	r6, #1
 8006092:	4456      	add	r6, sl
 8006094:	4649      	mov	r1, r9
 8006096:	2201      	movs	r2, #1
 8006098:	4658      	mov	r0, fp
 800609a:	f000 fb57 	bl	800674c <__lshift>
 800609e:	4621      	mov	r1, r4
 80060a0:	4681      	mov	r9, r0
 80060a2:	f000 fbbf 	bl	8006824 <__mcmp>
 80060a6:	2800      	cmp	r0, #0
 80060a8:	dcb0      	bgt.n	800600c <_dtoa_r+0xa64>
 80060aa:	d102      	bne.n	80060b2 <_dtoa_r+0xb0a>
 80060ac:	f018 0f01 	tst.w	r8, #1
 80060b0:	d1ac      	bne.n	800600c <_dtoa_r+0xa64>
 80060b2:	4633      	mov	r3, r6
 80060b4:	461e      	mov	r6, r3
 80060b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060ba:	2a30      	cmp	r2, #48	@ 0x30
 80060bc:	d0fa      	beq.n	80060b4 <_dtoa_r+0xb0c>
 80060be:	e5be      	b.n	8005c3e <_dtoa_r+0x696>
 80060c0:	459a      	cmp	sl, r3
 80060c2:	d1a4      	bne.n	800600e <_dtoa_r+0xa66>
 80060c4:	9b04      	ldr	r3, [sp, #16]
 80060c6:	3301      	adds	r3, #1
 80060c8:	9304      	str	r3, [sp, #16]
 80060ca:	2331      	movs	r3, #49	@ 0x31
 80060cc:	f88a 3000 	strb.w	r3, [sl]
 80060d0:	e5b5      	b.n	8005c3e <_dtoa_r+0x696>
 80060d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80060d4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006134 <_dtoa_r+0xb8c>
 80060d8:	b11b      	cbz	r3, 80060e2 <_dtoa_r+0xb3a>
 80060da:	f10a 0308 	add.w	r3, sl, #8
 80060de:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80060e0:	6013      	str	r3, [r2, #0]
 80060e2:	4650      	mov	r0, sl
 80060e4:	b017      	add	sp, #92	@ 0x5c
 80060e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	f77f ae3d 	ble.w	8005d6c <_dtoa_r+0x7c4>
 80060f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80060f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80060f6:	2001      	movs	r0, #1
 80060f8:	e65b      	b.n	8005db2 <_dtoa_r+0x80a>
 80060fa:	9b08      	ldr	r3, [sp, #32]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f77f aed6 	ble.w	8005eae <_dtoa_r+0x906>
 8006102:	4656      	mov	r6, sl
 8006104:	4621      	mov	r1, r4
 8006106:	4648      	mov	r0, r9
 8006108:	f7ff f9c3 	bl	8005492 <quorem>
 800610c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006110:	9b08      	ldr	r3, [sp, #32]
 8006112:	f806 8b01 	strb.w	r8, [r6], #1
 8006116:	eba6 020a 	sub.w	r2, r6, sl
 800611a:	4293      	cmp	r3, r2
 800611c:	ddb3      	ble.n	8006086 <_dtoa_r+0xade>
 800611e:	4649      	mov	r1, r9
 8006120:	2300      	movs	r3, #0
 8006122:	220a      	movs	r2, #10
 8006124:	4658      	mov	r0, fp
 8006126:	f000 f967 	bl	80063f8 <__multadd>
 800612a:	4681      	mov	r9, r0
 800612c:	e7ea      	b.n	8006104 <_dtoa_r+0xb5c>
 800612e:	bf00      	nop
 8006130:	08007476 	.word	0x08007476
 8006134:	080073fa 	.word	0x080073fa

08006138 <_free_r>:
 8006138:	b538      	push	{r3, r4, r5, lr}
 800613a:	4605      	mov	r5, r0
 800613c:	2900      	cmp	r1, #0
 800613e:	d040      	beq.n	80061c2 <_free_r+0x8a>
 8006140:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006144:	1f0c      	subs	r4, r1, #4
 8006146:	2b00      	cmp	r3, #0
 8006148:	bfb8      	it	lt
 800614a:	18e4      	addlt	r4, r4, r3
 800614c:	f000 f8e6 	bl	800631c <__malloc_lock>
 8006150:	4a1c      	ldr	r2, [pc, #112]	@ (80061c4 <_free_r+0x8c>)
 8006152:	6813      	ldr	r3, [r2, #0]
 8006154:	b933      	cbnz	r3, 8006164 <_free_r+0x2c>
 8006156:	6063      	str	r3, [r4, #4]
 8006158:	6014      	str	r4, [r2, #0]
 800615a:	4628      	mov	r0, r5
 800615c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006160:	f000 b8e2 	b.w	8006328 <__malloc_unlock>
 8006164:	42a3      	cmp	r3, r4
 8006166:	d908      	bls.n	800617a <_free_r+0x42>
 8006168:	6820      	ldr	r0, [r4, #0]
 800616a:	1821      	adds	r1, r4, r0
 800616c:	428b      	cmp	r3, r1
 800616e:	bf01      	itttt	eq
 8006170:	6819      	ldreq	r1, [r3, #0]
 8006172:	685b      	ldreq	r3, [r3, #4]
 8006174:	1809      	addeq	r1, r1, r0
 8006176:	6021      	streq	r1, [r4, #0]
 8006178:	e7ed      	b.n	8006156 <_free_r+0x1e>
 800617a:	461a      	mov	r2, r3
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	b10b      	cbz	r3, 8006184 <_free_r+0x4c>
 8006180:	42a3      	cmp	r3, r4
 8006182:	d9fa      	bls.n	800617a <_free_r+0x42>
 8006184:	6811      	ldr	r1, [r2, #0]
 8006186:	1850      	adds	r0, r2, r1
 8006188:	42a0      	cmp	r0, r4
 800618a:	d10b      	bne.n	80061a4 <_free_r+0x6c>
 800618c:	6820      	ldr	r0, [r4, #0]
 800618e:	4401      	add	r1, r0
 8006190:	1850      	adds	r0, r2, r1
 8006192:	4283      	cmp	r3, r0
 8006194:	6011      	str	r1, [r2, #0]
 8006196:	d1e0      	bne.n	800615a <_free_r+0x22>
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	4408      	add	r0, r1
 800619e:	6010      	str	r0, [r2, #0]
 80061a0:	6053      	str	r3, [r2, #4]
 80061a2:	e7da      	b.n	800615a <_free_r+0x22>
 80061a4:	d902      	bls.n	80061ac <_free_r+0x74>
 80061a6:	230c      	movs	r3, #12
 80061a8:	602b      	str	r3, [r5, #0]
 80061aa:	e7d6      	b.n	800615a <_free_r+0x22>
 80061ac:	6820      	ldr	r0, [r4, #0]
 80061ae:	1821      	adds	r1, r4, r0
 80061b0:	428b      	cmp	r3, r1
 80061b2:	bf01      	itttt	eq
 80061b4:	6819      	ldreq	r1, [r3, #0]
 80061b6:	685b      	ldreq	r3, [r3, #4]
 80061b8:	1809      	addeq	r1, r1, r0
 80061ba:	6021      	streq	r1, [r4, #0]
 80061bc:	6063      	str	r3, [r4, #4]
 80061be:	6054      	str	r4, [r2, #4]
 80061c0:	e7cb      	b.n	800615a <_free_r+0x22>
 80061c2:	bd38      	pop	{r3, r4, r5, pc}
 80061c4:	20000428 	.word	0x20000428

080061c8 <malloc>:
 80061c8:	4b02      	ldr	r3, [pc, #8]	@ (80061d4 <malloc+0xc>)
 80061ca:	4601      	mov	r1, r0
 80061cc:	6818      	ldr	r0, [r3, #0]
 80061ce:	f000 b825 	b.w	800621c <_malloc_r>
 80061d2:	bf00      	nop
 80061d4:	20000018 	.word	0x20000018

080061d8 <sbrk_aligned>:
 80061d8:	b570      	push	{r4, r5, r6, lr}
 80061da:	4e0f      	ldr	r6, [pc, #60]	@ (8006218 <sbrk_aligned+0x40>)
 80061dc:	460c      	mov	r4, r1
 80061de:	6831      	ldr	r1, [r6, #0]
 80061e0:	4605      	mov	r5, r0
 80061e2:	b911      	cbnz	r1, 80061ea <sbrk_aligned+0x12>
 80061e4:	f000 fe92 	bl	8006f0c <_sbrk_r>
 80061e8:	6030      	str	r0, [r6, #0]
 80061ea:	4621      	mov	r1, r4
 80061ec:	4628      	mov	r0, r5
 80061ee:	f000 fe8d 	bl	8006f0c <_sbrk_r>
 80061f2:	1c43      	adds	r3, r0, #1
 80061f4:	d103      	bne.n	80061fe <sbrk_aligned+0x26>
 80061f6:	f04f 34ff 	mov.w	r4, #4294967295
 80061fa:	4620      	mov	r0, r4
 80061fc:	bd70      	pop	{r4, r5, r6, pc}
 80061fe:	1cc4      	adds	r4, r0, #3
 8006200:	f024 0403 	bic.w	r4, r4, #3
 8006204:	42a0      	cmp	r0, r4
 8006206:	d0f8      	beq.n	80061fa <sbrk_aligned+0x22>
 8006208:	1a21      	subs	r1, r4, r0
 800620a:	4628      	mov	r0, r5
 800620c:	f000 fe7e 	bl	8006f0c <_sbrk_r>
 8006210:	3001      	adds	r0, #1
 8006212:	d1f2      	bne.n	80061fa <sbrk_aligned+0x22>
 8006214:	e7ef      	b.n	80061f6 <sbrk_aligned+0x1e>
 8006216:	bf00      	nop
 8006218:	20000424 	.word	0x20000424

0800621c <_malloc_r>:
 800621c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006220:	1ccd      	adds	r5, r1, #3
 8006222:	f025 0503 	bic.w	r5, r5, #3
 8006226:	3508      	adds	r5, #8
 8006228:	2d0c      	cmp	r5, #12
 800622a:	bf38      	it	cc
 800622c:	250c      	movcc	r5, #12
 800622e:	2d00      	cmp	r5, #0
 8006230:	4606      	mov	r6, r0
 8006232:	db01      	blt.n	8006238 <_malloc_r+0x1c>
 8006234:	42a9      	cmp	r1, r5
 8006236:	d904      	bls.n	8006242 <_malloc_r+0x26>
 8006238:	230c      	movs	r3, #12
 800623a:	6033      	str	r3, [r6, #0]
 800623c:	2000      	movs	r0, #0
 800623e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006242:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006318 <_malloc_r+0xfc>
 8006246:	f000 f869 	bl	800631c <__malloc_lock>
 800624a:	f8d8 3000 	ldr.w	r3, [r8]
 800624e:	461c      	mov	r4, r3
 8006250:	bb44      	cbnz	r4, 80062a4 <_malloc_r+0x88>
 8006252:	4629      	mov	r1, r5
 8006254:	4630      	mov	r0, r6
 8006256:	f7ff ffbf 	bl	80061d8 <sbrk_aligned>
 800625a:	1c43      	adds	r3, r0, #1
 800625c:	4604      	mov	r4, r0
 800625e:	d158      	bne.n	8006312 <_malloc_r+0xf6>
 8006260:	f8d8 4000 	ldr.w	r4, [r8]
 8006264:	4627      	mov	r7, r4
 8006266:	2f00      	cmp	r7, #0
 8006268:	d143      	bne.n	80062f2 <_malloc_r+0xd6>
 800626a:	2c00      	cmp	r4, #0
 800626c:	d04b      	beq.n	8006306 <_malloc_r+0xea>
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	4639      	mov	r1, r7
 8006272:	4630      	mov	r0, r6
 8006274:	eb04 0903 	add.w	r9, r4, r3
 8006278:	f000 fe48 	bl	8006f0c <_sbrk_r>
 800627c:	4581      	cmp	r9, r0
 800627e:	d142      	bne.n	8006306 <_malloc_r+0xea>
 8006280:	6821      	ldr	r1, [r4, #0]
 8006282:	4630      	mov	r0, r6
 8006284:	1a6d      	subs	r5, r5, r1
 8006286:	4629      	mov	r1, r5
 8006288:	f7ff ffa6 	bl	80061d8 <sbrk_aligned>
 800628c:	3001      	adds	r0, #1
 800628e:	d03a      	beq.n	8006306 <_malloc_r+0xea>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	442b      	add	r3, r5
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	f8d8 3000 	ldr.w	r3, [r8]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	bb62      	cbnz	r2, 80062f8 <_malloc_r+0xdc>
 800629e:	f8c8 7000 	str.w	r7, [r8]
 80062a2:	e00f      	b.n	80062c4 <_malloc_r+0xa8>
 80062a4:	6822      	ldr	r2, [r4, #0]
 80062a6:	1b52      	subs	r2, r2, r5
 80062a8:	d420      	bmi.n	80062ec <_malloc_r+0xd0>
 80062aa:	2a0b      	cmp	r2, #11
 80062ac:	d917      	bls.n	80062de <_malloc_r+0xc2>
 80062ae:	1961      	adds	r1, r4, r5
 80062b0:	42a3      	cmp	r3, r4
 80062b2:	6025      	str	r5, [r4, #0]
 80062b4:	bf18      	it	ne
 80062b6:	6059      	strne	r1, [r3, #4]
 80062b8:	6863      	ldr	r3, [r4, #4]
 80062ba:	bf08      	it	eq
 80062bc:	f8c8 1000 	streq.w	r1, [r8]
 80062c0:	5162      	str	r2, [r4, r5]
 80062c2:	604b      	str	r3, [r1, #4]
 80062c4:	4630      	mov	r0, r6
 80062c6:	f000 f82f 	bl	8006328 <__malloc_unlock>
 80062ca:	f104 000b 	add.w	r0, r4, #11
 80062ce:	1d23      	adds	r3, r4, #4
 80062d0:	f020 0007 	bic.w	r0, r0, #7
 80062d4:	1ac2      	subs	r2, r0, r3
 80062d6:	bf1c      	itt	ne
 80062d8:	1a1b      	subne	r3, r3, r0
 80062da:	50a3      	strne	r3, [r4, r2]
 80062dc:	e7af      	b.n	800623e <_malloc_r+0x22>
 80062de:	6862      	ldr	r2, [r4, #4]
 80062e0:	42a3      	cmp	r3, r4
 80062e2:	bf0c      	ite	eq
 80062e4:	f8c8 2000 	streq.w	r2, [r8]
 80062e8:	605a      	strne	r2, [r3, #4]
 80062ea:	e7eb      	b.n	80062c4 <_malloc_r+0xa8>
 80062ec:	4623      	mov	r3, r4
 80062ee:	6864      	ldr	r4, [r4, #4]
 80062f0:	e7ae      	b.n	8006250 <_malloc_r+0x34>
 80062f2:	463c      	mov	r4, r7
 80062f4:	687f      	ldr	r7, [r7, #4]
 80062f6:	e7b6      	b.n	8006266 <_malloc_r+0x4a>
 80062f8:	461a      	mov	r2, r3
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	42a3      	cmp	r3, r4
 80062fe:	d1fb      	bne.n	80062f8 <_malloc_r+0xdc>
 8006300:	2300      	movs	r3, #0
 8006302:	6053      	str	r3, [r2, #4]
 8006304:	e7de      	b.n	80062c4 <_malloc_r+0xa8>
 8006306:	230c      	movs	r3, #12
 8006308:	4630      	mov	r0, r6
 800630a:	6033      	str	r3, [r6, #0]
 800630c:	f000 f80c 	bl	8006328 <__malloc_unlock>
 8006310:	e794      	b.n	800623c <_malloc_r+0x20>
 8006312:	6005      	str	r5, [r0, #0]
 8006314:	e7d6      	b.n	80062c4 <_malloc_r+0xa8>
 8006316:	bf00      	nop
 8006318:	20000428 	.word	0x20000428

0800631c <__malloc_lock>:
 800631c:	4801      	ldr	r0, [pc, #4]	@ (8006324 <__malloc_lock+0x8>)
 800631e:	f7ff b8a8 	b.w	8005472 <__retarget_lock_acquire_recursive>
 8006322:	bf00      	nop
 8006324:	20000420 	.word	0x20000420

08006328 <__malloc_unlock>:
 8006328:	4801      	ldr	r0, [pc, #4]	@ (8006330 <__malloc_unlock+0x8>)
 800632a:	f7ff b8a3 	b.w	8005474 <__retarget_lock_release_recursive>
 800632e:	bf00      	nop
 8006330:	20000420 	.word	0x20000420

08006334 <_Balloc>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	69c6      	ldr	r6, [r0, #28]
 8006338:	4604      	mov	r4, r0
 800633a:	460d      	mov	r5, r1
 800633c:	b976      	cbnz	r6, 800635c <_Balloc+0x28>
 800633e:	2010      	movs	r0, #16
 8006340:	f7ff ff42 	bl	80061c8 <malloc>
 8006344:	4602      	mov	r2, r0
 8006346:	61e0      	str	r0, [r4, #28]
 8006348:	b920      	cbnz	r0, 8006354 <_Balloc+0x20>
 800634a:	216b      	movs	r1, #107	@ 0x6b
 800634c:	4b17      	ldr	r3, [pc, #92]	@ (80063ac <_Balloc+0x78>)
 800634e:	4818      	ldr	r0, [pc, #96]	@ (80063b0 <_Balloc+0x7c>)
 8006350:	f000 fdfa 	bl	8006f48 <__assert_func>
 8006354:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006358:	6006      	str	r6, [r0, #0]
 800635a:	60c6      	str	r6, [r0, #12]
 800635c:	69e6      	ldr	r6, [r4, #28]
 800635e:	68f3      	ldr	r3, [r6, #12]
 8006360:	b183      	cbz	r3, 8006384 <_Balloc+0x50>
 8006362:	69e3      	ldr	r3, [r4, #28]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800636a:	b9b8      	cbnz	r0, 800639c <_Balloc+0x68>
 800636c:	2101      	movs	r1, #1
 800636e:	fa01 f605 	lsl.w	r6, r1, r5
 8006372:	1d72      	adds	r2, r6, #5
 8006374:	4620      	mov	r0, r4
 8006376:	0092      	lsls	r2, r2, #2
 8006378:	f000 fe04 	bl	8006f84 <_calloc_r>
 800637c:	b160      	cbz	r0, 8006398 <_Balloc+0x64>
 800637e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006382:	e00e      	b.n	80063a2 <_Balloc+0x6e>
 8006384:	2221      	movs	r2, #33	@ 0x21
 8006386:	2104      	movs	r1, #4
 8006388:	4620      	mov	r0, r4
 800638a:	f000 fdfb 	bl	8006f84 <_calloc_r>
 800638e:	69e3      	ldr	r3, [r4, #28]
 8006390:	60f0      	str	r0, [r6, #12]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e4      	bne.n	8006362 <_Balloc+0x2e>
 8006398:	2000      	movs	r0, #0
 800639a:	bd70      	pop	{r4, r5, r6, pc}
 800639c:	6802      	ldr	r2, [r0, #0]
 800639e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80063a2:	2300      	movs	r3, #0
 80063a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80063a8:	e7f7      	b.n	800639a <_Balloc+0x66>
 80063aa:	bf00      	nop
 80063ac:	08007407 	.word	0x08007407
 80063b0:	08007487 	.word	0x08007487

080063b4 <_Bfree>:
 80063b4:	b570      	push	{r4, r5, r6, lr}
 80063b6:	69c6      	ldr	r6, [r0, #28]
 80063b8:	4605      	mov	r5, r0
 80063ba:	460c      	mov	r4, r1
 80063bc:	b976      	cbnz	r6, 80063dc <_Bfree+0x28>
 80063be:	2010      	movs	r0, #16
 80063c0:	f7ff ff02 	bl	80061c8 <malloc>
 80063c4:	4602      	mov	r2, r0
 80063c6:	61e8      	str	r0, [r5, #28]
 80063c8:	b920      	cbnz	r0, 80063d4 <_Bfree+0x20>
 80063ca:	218f      	movs	r1, #143	@ 0x8f
 80063cc:	4b08      	ldr	r3, [pc, #32]	@ (80063f0 <_Bfree+0x3c>)
 80063ce:	4809      	ldr	r0, [pc, #36]	@ (80063f4 <_Bfree+0x40>)
 80063d0:	f000 fdba 	bl	8006f48 <__assert_func>
 80063d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80063d8:	6006      	str	r6, [r0, #0]
 80063da:	60c6      	str	r6, [r0, #12]
 80063dc:	b13c      	cbz	r4, 80063ee <_Bfree+0x3a>
 80063de:	69eb      	ldr	r3, [r5, #28]
 80063e0:	6862      	ldr	r2, [r4, #4]
 80063e2:	68db      	ldr	r3, [r3, #12]
 80063e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80063e8:	6021      	str	r1, [r4, #0]
 80063ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80063ee:	bd70      	pop	{r4, r5, r6, pc}
 80063f0:	08007407 	.word	0x08007407
 80063f4:	08007487 	.word	0x08007487

080063f8 <__multadd>:
 80063f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063fc:	4607      	mov	r7, r0
 80063fe:	460c      	mov	r4, r1
 8006400:	461e      	mov	r6, r3
 8006402:	2000      	movs	r0, #0
 8006404:	690d      	ldr	r5, [r1, #16]
 8006406:	f101 0c14 	add.w	ip, r1, #20
 800640a:	f8dc 3000 	ldr.w	r3, [ip]
 800640e:	3001      	adds	r0, #1
 8006410:	b299      	uxth	r1, r3
 8006412:	fb02 6101 	mla	r1, r2, r1, r6
 8006416:	0c1e      	lsrs	r6, r3, #16
 8006418:	0c0b      	lsrs	r3, r1, #16
 800641a:	fb02 3306 	mla	r3, r2, r6, r3
 800641e:	b289      	uxth	r1, r1
 8006420:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006424:	4285      	cmp	r5, r0
 8006426:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800642a:	f84c 1b04 	str.w	r1, [ip], #4
 800642e:	dcec      	bgt.n	800640a <__multadd+0x12>
 8006430:	b30e      	cbz	r6, 8006476 <__multadd+0x7e>
 8006432:	68a3      	ldr	r3, [r4, #8]
 8006434:	42ab      	cmp	r3, r5
 8006436:	dc19      	bgt.n	800646c <__multadd+0x74>
 8006438:	6861      	ldr	r1, [r4, #4]
 800643a:	4638      	mov	r0, r7
 800643c:	3101      	adds	r1, #1
 800643e:	f7ff ff79 	bl	8006334 <_Balloc>
 8006442:	4680      	mov	r8, r0
 8006444:	b928      	cbnz	r0, 8006452 <__multadd+0x5a>
 8006446:	4602      	mov	r2, r0
 8006448:	21ba      	movs	r1, #186	@ 0xba
 800644a:	4b0c      	ldr	r3, [pc, #48]	@ (800647c <__multadd+0x84>)
 800644c:	480c      	ldr	r0, [pc, #48]	@ (8006480 <__multadd+0x88>)
 800644e:	f000 fd7b 	bl	8006f48 <__assert_func>
 8006452:	6922      	ldr	r2, [r4, #16]
 8006454:	f104 010c 	add.w	r1, r4, #12
 8006458:	3202      	adds	r2, #2
 800645a:	0092      	lsls	r2, r2, #2
 800645c:	300c      	adds	r0, #12
 800645e:	f000 fd65 	bl	8006f2c <memcpy>
 8006462:	4621      	mov	r1, r4
 8006464:	4638      	mov	r0, r7
 8006466:	f7ff ffa5 	bl	80063b4 <_Bfree>
 800646a:	4644      	mov	r4, r8
 800646c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006470:	3501      	adds	r5, #1
 8006472:	615e      	str	r6, [r3, #20]
 8006474:	6125      	str	r5, [r4, #16]
 8006476:	4620      	mov	r0, r4
 8006478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800647c:	08007476 	.word	0x08007476
 8006480:	08007487 	.word	0x08007487

08006484 <__hi0bits>:
 8006484:	4603      	mov	r3, r0
 8006486:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800648a:	bf3a      	itte	cc
 800648c:	0403      	lslcc	r3, r0, #16
 800648e:	2010      	movcc	r0, #16
 8006490:	2000      	movcs	r0, #0
 8006492:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006496:	bf3c      	itt	cc
 8006498:	021b      	lslcc	r3, r3, #8
 800649a:	3008      	addcc	r0, #8
 800649c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064a0:	bf3c      	itt	cc
 80064a2:	011b      	lslcc	r3, r3, #4
 80064a4:	3004      	addcc	r0, #4
 80064a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064aa:	bf3c      	itt	cc
 80064ac:	009b      	lslcc	r3, r3, #2
 80064ae:	3002      	addcc	r0, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	db05      	blt.n	80064c0 <__hi0bits+0x3c>
 80064b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80064b8:	f100 0001 	add.w	r0, r0, #1
 80064bc:	bf08      	it	eq
 80064be:	2020      	moveq	r0, #32
 80064c0:	4770      	bx	lr

080064c2 <__lo0bits>:
 80064c2:	6803      	ldr	r3, [r0, #0]
 80064c4:	4602      	mov	r2, r0
 80064c6:	f013 0007 	ands.w	r0, r3, #7
 80064ca:	d00b      	beq.n	80064e4 <__lo0bits+0x22>
 80064cc:	07d9      	lsls	r1, r3, #31
 80064ce:	d421      	bmi.n	8006514 <__lo0bits+0x52>
 80064d0:	0798      	lsls	r0, r3, #30
 80064d2:	bf49      	itett	mi
 80064d4:	085b      	lsrmi	r3, r3, #1
 80064d6:	089b      	lsrpl	r3, r3, #2
 80064d8:	2001      	movmi	r0, #1
 80064da:	6013      	strmi	r3, [r2, #0]
 80064dc:	bf5c      	itt	pl
 80064de:	2002      	movpl	r0, #2
 80064e0:	6013      	strpl	r3, [r2, #0]
 80064e2:	4770      	bx	lr
 80064e4:	b299      	uxth	r1, r3
 80064e6:	b909      	cbnz	r1, 80064ec <__lo0bits+0x2a>
 80064e8:	2010      	movs	r0, #16
 80064ea:	0c1b      	lsrs	r3, r3, #16
 80064ec:	b2d9      	uxtb	r1, r3
 80064ee:	b909      	cbnz	r1, 80064f4 <__lo0bits+0x32>
 80064f0:	3008      	adds	r0, #8
 80064f2:	0a1b      	lsrs	r3, r3, #8
 80064f4:	0719      	lsls	r1, r3, #28
 80064f6:	bf04      	itt	eq
 80064f8:	091b      	lsreq	r3, r3, #4
 80064fa:	3004      	addeq	r0, #4
 80064fc:	0799      	lsls	r1, r3, #30
 80064fe:	bf04      	itt	eq
 8006500:	089b      	lsreq	r3, r3, #2
 8006502:	3002      	addeq	r0, #2
 8006504:	07d9      	lsls	r1, r3, #31
 8006506:	d403      	bmi.n	8006510 <__lo0bits+0x4e>
 8006508:	085b      	lsrs	r3, r3, #1
 800650a:	f100 0001 	add.w	r0, r0, #1
 800650e:	d003      	beq.n	8006518 <__lo0bits+0x56>
 8006510:	6013      	str	r3, [r2, #0]
 8006512:	4770      	bx	lr
 8006514:	2000      	movs	r0, #0
 8006516:	4770      	bx	lr
 8006518:	2020      	movs	r0, #32
 800651a:	4770      	bx	lr

0800651c <__i2b>:
 800651c:	b510      	push	{r4, lr}
 800651e:	460c      	mov	r4, r1
 8006520:	2101      	movs	r1, #1
 8006522:	f7ff ff07 	bl	8006334 <_Balloc>
 8006526:	4602      	mov	r2, r0
 8006528:	b928      	cbnz	r0, 8006536 <__i2b+0x1a>
 800652a:	f240 1145 	movw	r1, #325	@ 0x145
 800652e:	4b04      	ldr	r3, [pc, #16]	@ (8006540 <__i2b+0x24>)
 8006530:	4804      	ldr	r0, [pc, #16]	@ (8006544 <__i2b+0x28>)
 8006532:	f000 fd09 	bl	8006f48 <__assert_func>
 8006536:	2301      	movs	r3, #1
 8006538:	6144      	str	r4, [r0, #20]
 800653a:	6103      	str	r3, [r0, #16]
 800653c:	bd10      	pop	{r4, pc}
 800653e:	bf00      	nop
 8006540:	08007476 	.word	0x08007476
 8006544:	08007487 	.word	0x08007487

08006548 <__multiply>:
 8006548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800654c:	4614      	mov	r4, r2
 800654e:	690a      	ldr	r2, [r1, #16]
 8006550:	6923      	ldr	r3, [r4, #16]
 8006552:	460f      	mov	r7, r1
 8006554:	429a      	cmp	r2, r3
 8006556:	bfa2      	ittt	ge
 8006558:	4623      	movge	r3, r4
 800655a:	460c      	movge	r4, r1
 800655c:	461f      	movge	r7, r3
 800655e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006562:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006566:	68a3      	ldr	r3, [r4, #8]
 8006568:	6861      	ldr	r1, [r4, #4]
 800656a:	eb0a 0609 	add.w	r6, sl, r9
 800656e:	42b3      	cmp	r3, r6
 8006570:	b085      	sub	sp, #20
 8006572:	bfb8      	it	lt
 8006574:	3101      	addlt	r1, #1
 8006576:	f7ff fedd 	bl	8006334 <_Balloc>
 800657a:	b930      	cbnz	r0, 800658a <__multiply+0x42>
 800657c:	4602      	mov	r2, r0
 800657e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006582:	4b43      	ldr	r3, [pc, #268]	@ (8006690 <__multiply+0x148>)
 8006584:	4843      	ldr	r0, [pc, #268]	@ (8006694 <__multiply+0x14c>)
 8006586:	f000 fcdf 	bl	8006f48 <__assert_func>
 800658a:	f100 0514 	add.w	r5, r0, #20
 800658e:	462b      	mov	r3, r5
 8006590:	2200      	movs	r2, #0
 8006592:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006596:	4543      	cmp	r3, r8
 8006598:	d321      	bcc.n	80065de <__multiply+0x96>
 800659a:	f107 0114 	add.w	r1, r7, #20
 800659e:	f104 0214 	add.w	r2, r4, #20
 80065a2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80065a6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80065aa:	9302      	str	r3, [sp, #8]
 80065ac:	1b13      	subs	r3, r2, r4
 80065ae:	3b15      	subs	r3, #21
 80065b0:	f023 0303 	bic.w	r3, r3, #3
 80065b4:	3304      	adds	r3, #4
 80065b6:	f104 0715 	add.w	r7, r4, #21
 80065ba:	42ba      	cmp	r2, r7
 80065bc:	bf38      	it	cc
 80065be:	2304      	movcc	r3, #4
 80065c0:	9301      	str	r3, [sp, #4]
 80065c2:	9b02      	ldr	r3, [sp, #8]
 80065c4:	9103      	str	r1, [sp, #12]
 80065c6:	428b      	cmp	r3, r1
 80065c8:	d80c      	bhi.n	80065e4 <__multiply+0x9c>
 80065ca:	2e00      	cmp	r6, #0
 80065cc:	dd03      	ble.n	80065d6 <__multiply+0x8e>
 80065ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d05a      	beq.n	800668c <__multiply+0x144>
 80065d6:	6106      	str	r6, [r0, #16]
 80065d8:	b005      	add	sp, #20
 80065da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065de:	f843 2b04 	str.w	r2, [r3], #4
 80065e2:	e7d8      	b.n	8006596 <__multiply+0x4e>
 80065e4:	f8b1 a000 	ldrh.w	sl, [r1]
 80065e8:	f1ba 0f00 	cmp.w	sl, #0
 80065ec:	d023      	beq.n	8006636 <__multiply+0xee>
 80065ee:	46a9      	mov	r9, r5
 80065f0:	f04f 0c00 	mov.w	ip, #0
 80065f4:	f104 0e14 	add.w	lr, r4, #20
 80065f8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80065fc:	f8d9 3000 	ldr.w	r3, [r9]
 8006600:	fa1f fb87 	uxth.w	fp, r7
 8006604:	b29b      	uxth	r3, r3
 8006606:	fb0a 330b 	mla	r3, sl, fp, r3
 800660a:	4463      	add	r3, ip
 800660c:	f8d9 c000 	ldr.w	ip, [r9]
 8006610:	0c3f      	lsrs	r7, r7, #16
 8006612:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006616:	fb0a c707 	mla	r7, sl, r7, ip
 800661a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800661e:	b29b      	uxth	r3, r3
 8006620:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006624:	4572      	cmp	r2, lr
 8006626:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800662a:	f849 3b04 	str.w	r3, [r9], #4
 800662e:	d8e3      	bhi.n	80065f8 <__multiply+0xb0>
 8006630:	9b01      	ldr	r3, [sp, #4]
 8006632:	f845 c003 	str.w	ip, [r5, r3]
 8006636:	9b03      	ldr	r3, [sp, #12]
 8006638:	3104      	adds	r1, #4
 800663a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800663e:	f1b9 0f00 	cmp.w	r9, #0
 8006642:	d021      	beq.n	8006688 <__multiply+0x140>
 8006644:	46ae      	mov	lr, r5
 8006646:	f04f 0a00 	mov.w	sl, #0
 800664a:	682b      	ldr	r3, [r5, #0]
 800664c:	f104 0c14 	add.w	ip, r4, #20
 8006650:	f8bc b000 	ldrh.w	fp, [ip]
 8006654:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006658:	b29b      	uxth	r3, r3
 800665a:	fb09 770b 	mla	r7, r9, fp, r7
 800665e:	4457      	add	r7, sl
 8006660:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006664:	f84e 3b04 	str.w	r3, [lr], #4
 8006668:	f85c 3b04 	ldr.w	r3, [ip], #4
 800666c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006670:	f8be 3000 	ldrh.w	r3, [lr]
 8006674:	4562      	cmp	r2, ip
 8006676:	fb09 330a 	mla	r3, r9, sl, r3
 800667a:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800667e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006682:	d8e5      	bhi.n	8006650 <__multiply+0x108>
 8006684:	9f01      	ldr	r7, [sp, #4]
 8006686:	51eb      	str	r3, [r5, r7]
 8006688:	3504      	adds	r5, #4
 800668a:	e79a      	b.n	80065c2 <__multiply+0x7a>
 800668c:	3e01      	subs	r6, #1
 800668e:	e79c      	b.n	80065ca <__multiply+0x82>
 8006690:	08007476 	.word	0x08007476
 8006694:	08007487 	.word	0x08007487

08006698 <__pow5mult>:
 8006698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800669c:	4615      	mov	r5, r2
 800669e:	f012 0203 	ands.w	r2, r2, #3
 80066a2:	4607      	mov	r7, r0
 80066a4:	460e      	mov	r6, r1
 80066a6:	d007      	beq.n	80066b8 <__pow5mult+0x20>
 80066a8:	4c25      	ldr	r4, [pc, #148]	@ (8006740 <__pow5mult+0xa8>)
 80066aa:	3a01      	subs	r2, #1
 80066ac:	2300      	movs	r3, #0
 80066ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066b2:	f7ff fea1 	bl	80063f8 <__multadd>
 80066b6:	4606      	mov	r6, r0
 80066b8:	10ad      	asrs	r5, r5, #2
 80066ba:	d03d      	beq.n	8006738 <__pow5mult+0xa0>
 80066bc:	69fc      	ldr	r4, [r7, #28]
 80066be:	b97c      	cbnz	r4, 80066e0 <__pow5mult+0x48>
 80066c0:	2010      	movs	r0, #16
 80066c2:	f7ff fd81 	bl	80061c8 <malloc>
 80066c6:	4602      	mov	r2, r0
 80066c8:	61f8      	str	r0, [r7, #28]
 80066ca:	b928      	cbnz	r0, 80066d8 <__pow5mult+0x40>
 80066cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80066d0:	4b1c      	ldr	r3, [pc, #112]	@ (8006744 <__pow5mult+0xac>)
 80066d2:	481d      	ldr	r0, [pc, #116]	@ (8006748 <__pow5mult+0xb0>)
 80066d4:	f000 fc38 	bl	8006f48 <__assert_func>
 80066d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066dc:	6004      	str	r4, [r0, #0]
 80066de:	60c4      	str	r4, [r0, #12]
 80066e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80066e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80066e8:	b94c      	cbnz	r4, 80066fe <__pow5mult+0x66>
 80066ea:	f240 2171 	movw	r1, #625	@ 0x271
 80066ee:	4638      	mov	r0, r7
 80066f0:	f7ff ff14 	bl	800651c <__i2b>
 80066f4:	2300      	movs	r3, #0
 80066f6:	4604      	mov	r4, r0
 80066f8:	f8c8 0008 	str.w	r0, [r8, #8]
 80066fc:	6003      	str	r3, [r0, #0]
 80066fe:	f04f 0900 	mov.w	r9, #0
 8006702:	07eb      	lsls	r3, r5, #31
 8006704:	d50a      	bpl.n	800671c <__pow5mult+0x84>
 8006706:	4631      	mov	r1, r6
 8006708:	4622      	mov	r2, r4
 800670a:	4638      	mov	r0, r7
 800670c:	f7ff ff1c 	bl	8006548 <__multiply>
 8006710:	4680      	mov	r8, r0
 8006712:	4631      	mov	r1, r6
 8006714:	4638      	mov	r0, r7
 8006716:	f7ff fe4d 	bl	80063b4 <_Bfree>
 800671a:	4646      	mov	r6, r8
 800671c:	106d      	asrs	r5, r5, #1
 800671e:	d00b      	beq.n	8006738 <__pow5mult+0xa0>
 8006720:	6820      	ldr	r0, [r4, #0]
 8006722:	b938      	cbnz	r0, 8006734 <__pow5mult+0x9c>
 8006724:	4622      	mov	r2, r4
 8006726:	4621      	mov	r1, r4
 8006728:	4638      	mov	r0, r7
 800672a:	f7ff ff0d 	bl	8006548 <__multiply>
 800672e:	6020      	str	r0, [r4, #0]
 8006730:	f8c0 9000 	str.w	r9, [r0]
 8006734:	4604      	mov	r4, r0
 8006736:	e7e4      	b.n	8006702 <__pow5mult+0x6a>
 8006738:	4630      	mov	r0, r6
 800673a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800673e:	bf00      	nop
 8006740:	080074e0 	.word	0x080074e0
 8006744:	08007407 	.word	0x08007407
 8006748:	08007487 	.word	0x08007487

0800674c <__lshift>:
 800674c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006750:	460c      	mov	r4, r1
 8006752:	4607      	mov	r7, r0
 8006754:	4691      	mov	r9, r2
 8006756:	6923      	ldr	r3, [r4, #16]
 8006758:	6849      	ldr	r1, [r1, #4]
 800675a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800675e:	68a3      	ldr	r3, [r4, #8]
 8006760:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006764:	f108 0601 	add.w	r6, r8, #1
 8006768:	42b3      	cmp	r3, r6
 800676a:	db0b      	blt.n	8006784 <__lshift+0x38>
 800676c:	4638      	mov	r0, r7
 800676e:	f7ff fde1 	bl	8006334 <_Balloc>
 8006772:	4605      	mov	r5, r0
 8006774:	b948      	cbnz	r0, 800678a <__lshift+0x3e>
 8006776:	4602      	mov	r2, r0
 8006778:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800677c:	4b27      	ldr	r3, [pc, #156]	@ (800681c <__lshift+0xd0>)
 800677e:	4828      	ldr	r0, [pc, #160]	@ (8006820 <__lshift+0xd4>)
 8006780:	f000 fbe2 	bl	8006f48 <__assert_func>
 8006784:	3101      	adds	r1, #1
 8006786:	005b      	lsls	r3, r3, #1
 8006788:	e7ee      	b.n	8006768 <__lshift+0x1c>
 800678a:	2300      	movs	r3, #0
 800678c:	f100 0114 	add.w	r1, r0, #20
 8006790:	f100 0210 	add.w	r2, r0, #16
 8006794:	4618      	mov	r0, r3
 8006796:	4553      	cmp	r3, sl
 8006798:	db33      	blt.n	8006802 <__lshift+0xb6>
 800679a:	6920      	ldr	r0, [r4, #16]
 800679c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067a0:	f104 0314 	add.w	r3, r4, #20
 80067a4:	f019 091f 	ands.w	r9, r9, #31
 80067a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067b0:	d02b      	beq.n	800680a <__lshift+0xbe>
 80067b2:	468a      	mov	sl, r1
 80067b4:	2200      	movs	r2, #0
 80067b6:	f1c9 0e20 	rsb	lr, r9, #32
 80067ba:	6818      	ldr	r0, [r3, #0]
 80067bc:	fa00 f009 	lsl.w	r0, r0, r9
 80067c0:	4310      	orrs	r0, r2
 80067c2:	f84a 0b04 	str.w	r0, [sl], #4
 80067c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ca:	459c      	cmp	ip, r3
 80067cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80067d0:	d8f3      	bhi.n	80067ba <__lshift+0x6e>
 80067d2:	ebac 0304 	sub.w	r3, ip, r4
 80067d6:	3b15      	subs	r3, #21
 80067d8:	f023 0303 	bic.w	r3, r3, #3
 80067dc:	3304      	adds	r3, #4
 80067de:	f104 0015 	add.w	r0, r4, #21
 80067e2:	4584      	cmp	ip, r0
 80067e4:	bf38      	it	cc
 80067e6:	2304      	movcc	r3, #4
 80067e8:	50ca      	str	r2, [r1, r3]
 80067ea:	b10a      	cbz	r2, 80067f0 <__lshift+0xa4>
 80067ec:	f108 0602 	add.w	r6, r8, #2
 80067f0:	3e01      	subs	r6, #1
 80067f2:	4638      	mov	r0, r7
 80067f4:	4621      	mov	r1, r4
 80067f6:	612e      	str	r6, [r5, #16]
 80067f8:	f7ff fddc 	bl	80063b4 <_Bfree>
 80067fc:	4628      	mov	r0, r5
 80067fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006802:	f842 0f04 	str.w	r0, [r2, #4]!
 8006806:	3301      	adds	r3, #1
 8006808:	e7c5      	b.n	8006796 <__lshift+0x4a>
 800680a:	3904      	subs	r1, #4
 800680c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006810:	459c      	cmp	ip, r3
 8006812:	f841 2f04 	str.w	r2, [r1, #4]!
 8006816:	d8f9      	bhi.n	800680c <__lshift+0xc0>
 8006818:	e7ea      	b.n	80067f0 <__lshift+0xa4>
 800681a:	bf00      	nop
 800681c:	08007476 	.word	0x08007476
 8006820:	08007487 	.word	0x08007487

08006824 <__mcmp>:
 8006824:	4603      	mov	r3, r0
 8006826:	690a      	ldr	r2, [r1, #16]
 8006828:	6900      	ldr	r0, [r0, #16]
 800682a:	b530      	push	{r4, r5, lr}
 800682c:	1a80      	subs	r0, r0, r2
 800682e:	d10e      	bne.n	800684e <__mcmp+0x2a>
 8006830:	3314      	adds	r3, #20
 8006832:	3114      	adds	r1, #20
 8006834:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006838:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800683c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006840:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006844:	4295      	cmp	r5, r2
 8006846:	d003      	beq.n	8006850 <__mcmp+0x2c>
 8006848:	d205      	bcs.n	8006856 <__mcmp+0x32>
 800684a:	f04f 30ff 	mov.w	r0, #4294967295
 800684e:	bd30      	pop	{r4, r5, pc}
 8006850:	42a3      	cmp	r3, r4
 8006852:	d3f3      	bcc.n	800683c <__mcmp+0x18>
 8006854:	e7fb      	b.n	800684e <__mcmp+0x2a>
 8006856:	2001      	movs	r0, #1
 8006858:	e7f9      	b.n	800684e <__mcmp+0x2a>
	...

0800685c <__mdiff>:
 800685c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006860:	4689      	mov	r9, r1
 8006862:	4606      	mov	r6, r0
 8006864:	4611      	mov	r1, r2
 8006866:	4648      	mov	r0, r9
 8006868:	4614      	mov	r4, r2
 800686a:	f7ff ffdb 	bl	8006824 <__mcmp>
 800686e:	1e05      	subs	r5, r0, #0
 8006870:	d112      	bne.n	8006898 <__mdiff+0x3c>
 8006872:	4629      	mov	r1, r5
 8006874:	4630      	mov	r0, r6
 8006876:	f7ff fd5d 	bl	8006334 <_Balloc>
 800687a:	4602      	mov	r2, r0
 800687c:	b928      	cbnz	r0, 800688a <__mdiff+0x2e>
 800687e:	f240 2137 	movw	r1, #567	@ 0x237
 8006882:	4b3e      	ldr	r3, [pc, #248]	@ (800697c <__mdiff+0x120>)
 8006884:	483e      	ldr	r0, [pc, #248]	@ (8006980 <__mdiff+0x124>)
 8006886:	f000 fb5f 	bl	8006f48 <__assert_func>
 800688a:	2301      	movs	r3, #1
 800688c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006890:	4610      	mov	r0, r2
 8006892:	b003      	add	sp, #12
 8006894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006898:	bfbc      	itt	lt
 800689a:	464b      	movlt	r3, r9
 800689c:	46a1      	movlt	r9, r4
 800689e:	4630      	mov	r0, r6
 80068a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80068a4:	bfba      	itte	lt
 80068a6:	461c      	movlt	r4, r3
 80068a8:	2501      	movlt	r5, #1
 80068aa:	2500      	movge	r5, #0
 80068ac:	f7ff fd42 	bl	8006334 <_Balloc>
 80068b0:	4602      	mov	r2, r0
 80068b2:	b918      	cbnz	r0, 80068bc <__mdiff+0x60>
 80068b4:	f240 2145 	movw	r1, #581	@ 0x245
 80068b8:	4b30      	ldr	r3, [pc, #192]	@ (800697c <__mdiff+0x120>)
 80068ba:	e7e3      	b.n	8006884 <__mdiff+0x28>
 80068bc:	f100 0b14 	add.w	fp, r0, #20
 80068c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80068c4:	f109 0310 	add.w	r3, r9, #16
 80068c8:	60c5      	str	r5, [r0, #12]
 80068ca:	f04f 0c00 	mov.w	ip, #0
 80068ce:	f109 0514 	add.w	r5, r9, #20
 80068d2:	46d9      	mov	r9, fp
 80068d4:	6926      	ldr	r6, [r4, #16]
 80068d6:	f104 0e14 	add.w	lr, r4, #20
 80068da:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80068de:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80068e2:	9301      	str	r3, [sp, #4]
 80068e4:	9b01      	ldr	r3, [sp, #4]
 80068e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80068ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80068ee:	b281      	uxth	r1, r0
 80068f0:	9301      	str	r3, [sp, #4]
 80068f2:	fa1f f38a 	uxth.w	r3, sl
 80068f6:	1a5b      	subs	r3, r3, r1
 80068f8:	0c00      	lsrs	r0, r0, #16
 80068fa:	4463      	add	r3, ip
 80068fc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006900:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006904:	b29b      	uxth	r3, r3
 8006906:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800690a:	4576      	cmp	r6, lr
 800690c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006910:	f849 3b04 	str.w	r3, [r9], #4
 8006914:	d8e6      	bhi.n	80068e4 <__mdiff+0x88>
 8006916:	1b33      	subs	r3, r6, r4
 8006918:	3b15      	subs	r3, #21
 800691a:	f023 0303 	bic.w	r3, r3, #3
 800691e:	3415      	adds	r4, #21
 8006920:	3304      	adds	r3, #4
 8006922:	42a6      	cmp	r6, r4
 8006924:	bf38      	it	cc
 8006926:	2304      	movcc	r3, #4
 8006928:	441d      	add	r5, r3
 800692a:	445b      	add	r3, fp
 800692c:	461e      	mov	r6, r3
 800692e:	462c      	mov	r4, r5
 8006930:	4544      	cmp	r4, r8
 8006932:	d30e      	bcc.n	8006952 <__mdiff+0xf6>
 8006934:	f108 0103 	add.w	r1, r8, #3
 8006938:	1b49      	subs	r1, r1, r5
 800693a:	f021 0103 	bic.w	r1, r1, #3
 800693e:	3d03      	subs	r5, #3
 8006940:	45a8      	cmp	r8, r5
 8006942:	bf38      	it	cc
 8006944:	2100      	movcc	r1, #0
 8006946:	440b      	add	r3, r1
 8006948:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800694c:	b199      	cbz	r1, 8006976 <__mdiff+0x11a>
 800694e:	6117      	str	r7, [r2, #16]
 8006950:	e79e      	b.n	8006890 <__mdiff+0x34>
 8006952:	46e6      	mov	lr, ip
 8006954:	f854 1b04 	ldr.w	r1, [r4], #4
 8006958:	fa1f fc81 	uxth.w	ip, r1
 800695c:	44f4      	add	ip, lr
 800695e:	0c08      	lsrs	r0, r1, #16
 8006960:	4471      	add	r1, lr
 8006962:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006966:	b289      	uxth	r1, r1
 8006968:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800696c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006970:	f846 1b04 	str.w	r1, [r6], #4
 8006974:	e7dc      	b.n	8006930 <__mdiff+0xd4>
 8006976:	3f01      	subs	r7, #1
 8006978:	e7e6      	b.n	8006948 <__mdiff+0xec>
 800697a:	bf00      	nop
 800697c:	08007476 	.word	0x08007476
 8006980:	08007487 	.word	0x08007487

08006984 <__d2b>:
 8006984:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006988:	2101      	movs	r1, #1
 800698a:	4690      	mov	r8, r2
 800698c:	4699      	mov	r9, r3
 800698e:	9e08      	ldr	r6, [sp, #32]
 8006990:	f7ff fcd0 	bl	8006334 <_Balloc>
 8006994:	4604      	mov	r4, r0
 8006996:	b930      	cbnz	r0, 80069a6 <__d2b+0x22>
 8006998:	4602      	mov	r2, r0
 800699a:	f240 310f 	movw	r1, #783	@ 0x30f
 800699e:	4b23      	ldr	r3, [pc, #140]	@ (8006a2c <__d2b+0xa8>)
 80069a0:	4823      	ldr	r0, [pc, #140]	@ (8006a30 <__d2b+0xac>)
 80069a2:	f000 fad1 	bl	8006f48 <__assert_func>
 80069a6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80069aa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80069ae:	b10d      	cbz	r5, 80069b4 <__d2b+0x30>
 80069b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069b4:	9301      	str	r3, [sp, #4]
 80069b6:	f1b8 0300 	subs.w	r3, r8, #0
 80069ba:	d024      	beq.n	8006a06 <__d2b+0x82>
 80069bc:	4668      	mov	r0, sp
 80069be:	9300      	str	r3, [sp, #0]
 80069c0:	f7ff fd7f 	bl	80064c2 <__lo0bits>
 80069c4:	e9dd 1200 	ldrd	r1, r2, [sp]
 80069c8:	b1d8      	cbz	r0, 8006a02 <__d2b+0x7e>
 80069ca:	f1c0 0320 	rsb	r3, r0, #32
 80069ce:	fa02 f303 	lsl.w	r3, r2, r3
 80069d2:	430b      	orrs	r3, r1
 80069d4:	40c2      	lsrs	r2, r0
 80069d6:	6163      	str	r3, [r4, #20]
 80069d8:	9201      	str	r2, [sp, #4]
 80069da:	9b01      	ldr	r3, [sp, #4]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	bf0c      	ite	eq
 80069e0:	2201      	moveq	r2, #1
 80069e2:	2202      	movne	r2, #2
 80069e4:	61a3      	str	r3, [r4, #24]
 80069e6:	6122      	str	r2, [r4, #16]
 80069e8:	b1ad      	cbz	r5, 8006a16 <__d2b+0x92>
 80069ea:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80069ee:	4405      	add	r5, r0
 80069f0:	6035      	str	r5, [r6, #0]
 80069f2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80069f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069f8:	6018      	str	r0, [r3, #0]
 80069fa:	4620      	mov	r0, r4
 80069fc:	b002      	add	sp, #8
 80069fe:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006a02:	6161      	str	r1, [r4, #20]
 8006a04:	e7e9      	b.n	80069da <__d2b+0x56>
 8006a06:	a801      	add	r0, sp, #4
 8006a08:	f7ff fd5b 	bl	80064c2 <__lo0bits>
 8006a0c:	9b01      	ldr	r3, [sp, #4]
 8006a0e:	2201      	movs	r2, #1
 8006a10:	6163      	str	r3, [r4, #20]
 8006a12:	3020      	adds	r0, #32
 8006a14:	e7e7      	b.n	80069e6 <__d2b+0x62>
 8006a16:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006a1a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006a1e:	6030      	str	r0, [r6, #0]
 8006a20:	6918      	ldr	r0, [r3, #16]
 8006a22:	f7ff fd2f 	bl	8006484 <__hi0bits>
 8006a26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006a2a:	e7e4      	b.n	80069f6 <__d2b+0x72>
 8006a2c:	08007476 	.word	0x08007476
 8006a30:	08007487 	.word	0x08007487

08006a34 <__sfputc_r>:
 8006a34:	6893      	ldr	r3, [r2, #8]
 8006a36:	b410      	push	{r4}
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	6093      	str	r3, [r2, #8]
 8006a3e:	da07      	bge.n	8006a50 <__sfputc_r+0x1c>
 8006a40:	6994      	ldr	r4, [r2, #24]
 8006a42:	42a3      	cmp	r3, r4
 8006a44:	db01      	blt.n	8006a4a <__sfputc_r+0x16>
 8006a46:	290a      	cmp	r1, #10
 8006a48:	d102      	bne.n	8006a50 <__sfputc_r+0x1c>
 8006a4a:	bc10      	pop	{r4}
 8006a4c:	f7fe bbff 	b.w	800524e <__swbuf_r>
 8006a50:	6813      	ldr	r3, [r2, #0]
 8006a52:	1c58      	adds	r0, r3, #1
 8006a54:	6010      	str	r0, [r2, #0]
 8006a56:	7019      	strb	r1, [r3, #0]
 8006a58:	4608      	mov	r0, r1
 8006a5a:	bc10      	pop	{r4}
 8006a5c:	4770      	bx	lr

08006a5e <__sfputs_r>:
 8006a5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a60:	4606      	mov	r6, r0
 8006a62:	460f      	mov	r7, r1
 8006a64:	4614      	mov	r4, r2
 8006a66:	18d5      	adds	r5, r2, r3
 8006a68:	42ac      	cmp	r4, r5
 8006a6a:	d101      	bne.n	8006a70 <__sfputs_r+0x12>
 8006a6c:	2000      	movs	r0, #0
 8006a6e:	e007      	b.n	8006a80 <__sfputs_r+0x22>
 8006a70:	463a      	mov	r2, r7
 8006a72:	4630      	mov	r0, r6
 8006a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a78:	f7ff ffdc 	bl	8006a34 <__sfputc_r>
 8006a7c:	1c43      	adds	r3, r0, #1
 8006a7e:	d1f3      	bne.n	8006a68 <__sfputs_r+0xa>
 8006a80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006a84 <_vfiprintf_r>:
 8006a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a88:	460d      	mov	r5, r1
 8006a8a:	4614      	mov	r4, r2
 8006a8c:	4698      	mov	r8, r3
 8006a8e:	4606      	mov	r6, r0
 8006a90:	b09d      	sub	sp, #116	@ 0x74
 8006a92:	b118      	cbz	r0, 8006a9c <_vfiprintf_r+0x18>
 8006a94:	6a03      	ldr	r3, [r0, #32]
 8006a96:	b90b      	cbnz	r3, 8006a9c <_vfiprintf_r+0x18>
 8006a98:	f7fe faf0 	bl	800507c <__sinit>
 8006a9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a9e:	07d9      	lsls	r1, r3, #31
 8006aa0:	d405      	bmi.n	8006aae <_vfiprintf_r+0x2a>
 8006aa2:	89ab      	ldrh	r3, [r5, #12]
 8006aa4:	059a      	lsls	r2, r3, #22
 8006aa6:	d402      	bmi.n	8006aae <_vfiprintf_r+0x2a>
 8006aa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006aaa:	f7fe fce2 	bl	8005472 <__retarget_lock_acquire_recursive>
 8006aae:	89ab      	ldrh	r3, [r5, #12]
 8006ab0:	071b      	lsls	r3, r3, #28
 8006ab2:	d501      	bpl.n	8006ab8 <_vfiprintf_r+0x34>
 8006ab4:	692b      	ldr	r3, [r5, #16]
 8006ab6:	b99b      	cbnz	r3, 8006ae0 <_vfiprintf_r+0x5c>
 8006ab8:	4629      	mov	r1, r5
 8006aba:	4630      	mov	r0, r6
 8006abc:	f7fe fc06 	bl	80052cc <__swsetup_r>
 8006ac0:	b170      	cbz	r0, 8006ae0 <_vfiprintf_r+0x5c>
 8006ac2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ac4:	07dc      	lsls	r4, r3, #31
 8006ac6:	d504      	bpl.n	8006ad2 <_vfiprintf_r+0x4e>
 8006ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8006acc:	b01d      	add	sp, #116	@ 0x74
 8006ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad2:	89ab      	ldrh	r3, [r5, #12]
 8006ad4:	0598      	lsls	r0, r3, #22
 8006ad6:	d4f7      	bmi.n	8006ac8 <_vfiprintf_r+0x44>
 8006ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006ada:	f7fe fccb 	bl	8005474 <__retarget_lock_release_recursive>
 8006ade:	e7f3      	b.n	8006ac8 <_vfiprintf_r+0x44>
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ae4:	2320      	movs	r3, #32
 8006ae6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006aea:	2330      	movs	r3, #48	@ 0x30
 8006aec:	f04f 0901 	mov.w	r9, #1
 8006af0:	f8cd 800c 	str.w	r8, [sp, #12]
 8006af4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006ca0 <_vfiprintf_r+0x21c>
 8006af8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006afc:	4623      	mov	r3, r4
 8006afe:	469a      	mov	sl, r3
 8006b00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b04:	b10a      	cbz	r2, 8006b0a <_vfiprintf_r+0x86>
 8006b06:	2a25      	cmp	r2, #37	@ 0x25
 8006b08:	d1f9      	bne.n	8006afe <_vfiprintf_r+0x7a>
 8006b0a:	ebba 0b04 	subs.w	fp, sl, r4
 8006b0e:	d00b      	beq.n	8006b28 <_vfiprintf_r+0xa4>
 8006b10:	465b      	mov	r3, fp
 8006b12:	4622      	mov	r2, r4
 8006b14:	4629      	mov	r1, r5
 8006b16:	4630      	mov	r0, r6
 8006b18:	f7ff ffa1 	bl	8006a5e <__sfputs_r>
 8006b1c:	3001      	adds	r0, #1
 8006b1e:	f000 80a7 	beq.w	8006c70 <_vfiprintf_r+0x1ec>
 8006b22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b24:	445a      	add	r2, fp
 8006b26:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b28:	f89a 3000 	ldrb.w	r3, [sl]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 809f 	beq.w	8006c70 <_vfiprintf_r+0x1ec>
 8006b32:	2300      	movs	r3, #0
 8006b34:	f04f 32ff 	mov.w	r2, #4294967295
 8006b38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b3c:	f10a 0a01 	add.w	sl, sl, #1
 8006b40:	9304      	str	r3, [sp, #16]
 8006b42:	9307      	str	r3, [sp, #28]
 8006b44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006b48:	931a      	str	r3, [sp, #104]	@ 0x68
 8006b4a:	4654      	mov	r4, sl
 8006b4c:	2205      	movs	r2, #5
 8006b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b52:	4853      	ldr	r0, [pc, #332]	@ (8006ca0 <_vfiprintf_r+0x21c>)
 8006b54:	f7fe fc8f 	bl	8005476 <memchr>
 8006b58:	9a04      	ldr	r2, [sp, #16]
 8006b5a:	b9d8      	cbnz	r0, 8006b94 <_vfiprintf_r+0x110>
 8006b5c:	06d1      	lsls	r1, r2, #27
 8006b5e:	bf44      	itt	mi
 8006b60:	2320      	movmi	r3, #32
 8006b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b66:	0713      	lsls	r3, r2, #28
 8006b68:	bf44      	itt	mi
 8006b6a:	232b      	movmi	r3, #43	@ 0x2b
 8006b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006b70:	f89a 3000 	ldrb.w	r3, [sl]
 8006b74:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b76:	d015      	beq.n	8006ba4 <_vfiprintf_r+0x120>
 8006b78:	4654      	mov	r4, sl
 8006b7a:	2000      	movs	r0, #0
 8006b7c:	f04f 0c0a 	mov.w	ip, #10
 8006b80:	9a07      	ldr	r2, [sp, #28]
 8006b82:	4621      	mov	r1, r4
 8006b84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b88:	3b30      	subs	r3, #48	@ 0x30
 8006b8a:	2b09      	cmp	r3, #9
 8006b8c:	d94b      	bls.n	8006c26 <_vfiprintf_r+0x1a2>
 8006b8e:	b1b0      	cbz	r0, 8006bbe <_vfiprintf_r+0x13a>
 8006b90:	9207      	str	r2, [sp, #28]
 8006b92:	e014      	b.n	8006bbe <_vfiprintf_r+0x13a>
 8006b94:	eba0 0308 	sub.w	r3, r0, r8
 8006b98:	fa09 f303 	lsl.w	r3, r9, r3
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	46a2      	mov	sl, r4
 8006ba0:	9304      	str	r3, [sp, #16]
 8006ba2:	e7d2      	b.n	8006b4a <_vfiprintf_r+0xc6>
 8006ba4:	9b03      	ldr	r3, [sp, #12]
 8006ba6:	1d19      	adds	r1, r3, #4
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	9103      	str	r1, [sp, #12]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	bfbb      	ittet	lt
 8006bb0:	425b      	neglt	r3, r3
 8006bb2:	f042 0202 	orrlt.w	r2, r2, #2
 8006bb6:	9307      	strge	r3, [sp, #28]
 8006bb8:	9307      	strlt	r3, [sp, #28]
 8006bba:	bfb8      	it	lt
 8006bbc:	9204      	strlt	r2, [sp, #16]
 8006bbe:	7823      	ldrb	r3, [r4, #0]
 8006bc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8006bc2:	d10a      	bne.n	8006bda <_vfiprintf_r+0x156>
 8006bc4:	7863      	ldrb	r3, [r4, #1]
 8006bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006bc8:	d132      	bne.n	8006c30 <_vfiprintf_r+0x1ac>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	3402      	adds	r4, #2
 8006bce:	1d1a      	adds	r2, r3, #4
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	9203      	str	r2, [sp, #12]
 8006bd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006bd8:	9305      	str	r3, [sp, #20]
 8006bda:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8006ca4 <_vfiprintf_r+0x220>
 8006bde:	2203      	movs	r2, #3
 8006be0:	4650      	mov	r0, sl
 8006be2:	7821      	ldrb	r1, [r4, #0]
 8006be4:	f7fe fc47 	bl	8005476 <memchr>
 8006be8:	b138      	cbz	r0, 8006bfa <_vfiprintf_r+0x176>
 8006bea:	2240      	movs	r2, #64	@ 0x40
 8006bec:	9b04      	ldr	r3, [sp, #16]
 8006bee:	eba0 000a 	sub.w	r0, r0, sl
 8006bf2:	4082      	lsls	r2, r0
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	3401      	adds	r4, #1
 8006bf8:	9304      	str	r3, [sp, #16]
 8006bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bfe:	2206      	movs	r2, #6
 8006c00:	4829      	ldr	r0, [pc, #164]	@ (8006ca8 <_vfiprintf_r+0x224>)
 8006c02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006c06:	f7fe fc36 	bl	8005476 <memchr>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d03f      	beq.n	8006c8e <_vfiprintf_r+0x20a>
 8006c0e:	4b27      	ldr	r3, [pc, #156]	@ (8006cac <_vfiprintf_r+0x228>)
 8006c10:	bb1b      	cbnz	r3, 8006c5a <_vfiprintf_r+0x1d6>
 8006c12:	9b03      	ldr	r3, [sp, #12]
 8006c14:	3307      	adds	r3, #7
 8006c16:	f023 0307 	bic.w	r3, r3, #7
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	9303      	str	r3, [sp, #12]
 8006c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c20:	443b      	add	r3, r7
 8006c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c24:	e76a      	b.n	8006afc <_vfiprintf_r+0x78>
 8006c26:	460c      	mov	r4, r1
 8006c28:	2001      	movs	r0, #1
 8006c2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c2e:	e7a8      	b.n	8006b82 <_vfiprintf_r+0xfe>
 8006c30:	2300      	movs	r3, #0
 8006c32:	f04f 0c0a 	mov.w	ip, #10
 8006c36:	4619      	mov	r1, r3
 8006c38:	3401      	adds	r4, #1
 8006c3a:	9305      	str	r3, [sp, #20]
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c42:	3a30      	subs	r2, #48	@ 0x30
 8006c44:	2a09      	cmp	r2, #9
 8006c46:	d903      	bls.n	8006c50 <_vfiprintf_r+0x1cc>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d0c6      	beq.n	8006bda <_vfiprintf_r+0x156>
 8006c4c:	9105      	str	r1, [sp, #20]
 8006c4e:	e7c4      	b.n	8006bda <_vfiprintf_r+0x156>
 8006c50:	4604      	mov	r4, r0
 8006c52:	2301      	movs	r3, #1
 8006c54:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c58:	e7f0      	b.n	8006c3c <_vfiprintf_r+0x1b8>
 8006c5a:	ab03      	add	r3, sp, #12
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	462a      	mov	r2, r5
 8006c60:	4630      	mov	r0, r6
 8006c62:	4b13      	ldr	r3, [pc, #76]	@ (8006cb0 <_vfiprintf_r+0x22c>)
 8006c64:	a904      	add	r1, sp, #16
 8006c66:	f7fd fdbf 	bl	80047e8 <_printf_float>
 8006c6a:	4607      	mov	r7, r0
 8006c6c:	1c78      	adds	r0, r7, #1
 8006c6e:	d1d6      	bne.n	8006c1e <_vfiprintf_r+0x19a>
 8006c70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006c72:	07d9      	lsls	r1, r3, #31
 8006c74:	d405      	bmi.n	8006c82 <_vfiprintf_r+0x1fe>
 8006c76:	89ab      	ldrh	r3, [r5, #12]
 8006c78:	059a      	lsls	r2, r3, #22
 8006c7a:	d402      	bmi.n	8006c82 <_vfiprintf_r+0x1fe>
 8006c7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006c7e:	f7fe fbf9 	bl	8005474 <__retarget_lock_release_recursive>
 8006c82:	89ab      	ldrh	r3, [r5, #12]
 8006c84:	065b      	lsls	r3, r3, #25
 8006c86:	f53f af1f 	bmi.w	8006ac8 <_vfiprintf_r+0x44>
 8006c8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c8c:	e71e      	b.n	8006acc <_vfiprintf_r+0x48>
 8006c8e:	ab03      	add	r3, sp, #12
 8006c90:	9300      	str	r3, [sp, #0]
 8006c92:	462a      	mov	r2, r5
 8006c94:	4630      	mov	r0, r6
 8006c96:	4b06      	ldr	r3, [pc, #24]	@ (8006cb0 <_vfiprintf_r+0x22c>)
 8006c98:	a904      	add	r1, sp, #16
 8006c9a:	f7fe f843 	bl	8004d24 <_printf_i>
 8006c9e:	e7e4      	b.n	8006c6a <_vfiprintf_r+0x1e6>
 8006ca0:	080075e0 	.word	0x080075e0
 8006ca4:	080075e6 	.word	0x080075e6
 8006ca8:	080075ea 	.word	0x080075ea
 8006cac:	080047e9 	.word	0x080047e9
 8006cb0:	08006a5f 	.word	0x08006a5f

08006cb4 <__sflush_r>:
 8006cb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cba:	0716      	lsls	r6, r2, #28
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	460c      	mov	r4, r1
 8006cc0:	d454      	bmi.n	8006d6c <__sflush_r+0xb8>
 8006cc2:	684b      	ldr	r3, [r1, #4]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	dc02      	bgt.n	8006cce <__sflush_r+0x1a>
 8006cc8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	dd48      	ble.n	8006d60 <__sflush_r+0xac>
 8006cce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006cd0:	2e00      	cmp	r6, #0
 8006cd2:	d045      	beq.n	8006d60 <__sflush_r+0xac>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006cda:	682f      	ldr	r7, [r5, #0]
 8006cdc:	6a21      	ldr	r1, [r4, #32]
 8006cde:	602b      	str	r3, [r5, #0]
 8006ce0:	d030      	beq.n	8006d44 <__sflush_r+0x90>
 8006ce2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006ce4:	89a3      	ldrh	r3, [r4, #12]
 8006ce6:	0759      	lsls	r1, r3, #29
 8006ce8:	d505      	bpl.n	8006cf6 <__sflush_r+0x42>
 8006cea:	6863      	ldr	r3, [r4, #4]
 8006cec:	1ad2      	subs	r2, r2, r3
 8006cee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006cf0:	b10b      	cbz	r3, 8006cf6 <__sflush_r+0x42>
 8006cf2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006cf4:	1ad2      	subs	r2, r2, r3
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	4628      	mov	r0, r5
 8006cfa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006cfc:	6a21      	ldr	r1, [r4, #32]
 8006cfe:	47b0      	blx	r6
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	89a3      	ldrh	r3, [r4, #12]
 8006d04:	d106      	bne.n	8006d14 <__sflush_r+0x60>
 8006d06:	6829      	ldr	r1, [r5, #0]
 8006d08:	291d      	cmp	r1, #29
 8006d0a:	d82b      	bhi.n	8006d64 <__sflush_r+0xb0>
 8006d0c:	4a28      	ldr	r2, [pc, #160]	@ (8006db0 <__sflush_r+0xfc>)
 8006d0e:	410a      	asrs	r2, r1
 8006d10:	07d6      	lsls	r6, r2, #31
 8006d12:	d427      	bmi.n	8006d64 <__sflush_r+0xb0>
 8006d14:	2200      	movs	r2, #0
 8006d16:	6062      	str	r2, [r4, #4]
 8006d18:	6922      	ldr	r2, [r4, #16]
 8006d1a:	04d9      	lsls	r1, r3, #19
 8006d1c:	6022      	str	r2, [r4, #0]
 8006d1e:	d504      	bpl.n	8006d2a <__sflush_r+0x76>
 8006d20:	1c42      	adds	r2, r0, #1
 8006d22:	d101      	bne.n	8006d28 <__sflush_r+0x74>
 8006d24:	682b      	ldr	r3, [r5, #0]
 8006d26:	b903      	cbnz	r3, 8006d2a <__sflush_r+0x76>
 8006d28:	6560      	str	r0, [r4, #84]	@ 0x54
 8006d2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006d2c:	602f      	str	r7, [r5, #0]
 8006d2e:	b1b9      	cbz	r1, 8006d60 <__sflush_r+0xac>
 8006d30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006d34:	4299      	cmp	r1, r3
 8006d36:	d002      	beq.n	8006d3e <__sflush_r+0x8a>
 8006d38:	4628      	mov	r0, r5
 8006d3a:	f7ff f9fd 	bl	8006138 <_free_r>
 8006d3e:	2300      	movs	r3, #0
 8006d40:	6363      	str	r3, [r4, #52]	@ 0x34
 8006d42:	e00d      	b.n	8006d60 <__sflush_r+0xac>
 8006d44:	2301      	movs	r3, #1
 8006d46:	4628      	mov	r0, r5
 8006d48:	47b0      	blx	r6
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	1c50      	adds	r0, r2, #1
 8006d4e:	d1c9      	bne.n	8006ce4 <__sflush_r+0x30>
 8006d50:	682b      	ldr	r3, [r5, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d0c6      	beq.n	8006ce4 <__sflush_r+0x30>
 8006d56:	2b1d      	cmp	r3, #29
 8006d58:	d001      	beq.n	8006d5e <__sflush_r+0xaa>
 8006d5a:	2b16      	cmp	r3, #22
 8006d5c:	d11d      	bne.n	8006d9a <__sflush_r+0xe6>
 8006d5e:	602f      	str	r7, [r5, #0]
 8006d60:	2000      	movs	r0, #0
 8006d62:	e021      	b.n	8006da8 <__sflush_r+0xf4>
 8006d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d68:	b21b      	sxth	r3, r3
 8006d6a:	e01a      	b.n	8006da2 <__sflush_r+0xee>
 8006d6c:	690f      	ldr	r7, [r1, #16]
 8006d6e:	2f00      	cmp	r7, #0
 8006d70:	d0f6      	beq.n	8006d60 <__sflush_r+0xac>
 8006d72:	0793      	lsls	r3, r2, #30
 8006d74:	bf18      	it	ne
 8006d76:	2300      	movne	r3, #0
 8006d78:	680e      	ldr	r6, [r1, #0]
 8006d7a:	bf08      	it	eq
 8006d7c:	694b      	ldreq	r3, [r1, #20]
 8006d7e:	1bf6      	subs	r6, r6, r7
 8006d80:	600f      	str	r7, [r1, #0]
 8006d82:	608b      	str	r3, [r1, #8]
 8006d84:	2e00      	cmp	r6, #0
 8006d86:	ddeb      	ble.n	8006d60 <__sflush_r+0xac>
 8006d88:	4633      	mov	r3, r6
 8006d8a:	463a      	mov	r2, r7
 8006d8c:	4628      	mov	r0, r5
 8006d8e:	6a21      	ldr	r1, [r4, #32]
 8006d90:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8006d94:	47e0      	blx	ip
 8006d96:	2800      	cmp	r0, #0
 8006d98:	dc07      	bgt.n	8006daa <__sflush_r+0xf6>
 8006d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006da2:	f04f 30ff 	mov.w	r0, #4294967295
 8006da6:	81a3      	strh	r3, [r4, #12]
 8006da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006daa:	4407      	add	r7, r0
 8006dac:	1a36      	subs	r6, r6, r0
 8006dae:	e7e9      	b.n	8006d84 <__sflush_r+0xd0>
 8006db0:	dfbffffe 	.word	0xdfbffffe

08006db4 <_fflush_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	690b      	ldr	r3, [r1, #16]
 8006db8:	4605      	mov	r5, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	b913      	cbnz	r3, 8006dc4 <_fflush_r+0x10>
 8006dbe:	2500      	movs	r5, #0
 8006dc0:	4628      	mov	r0, r5
 8006dc2:	bd38      	pop	{r3, r4, r5, pc}
 8006dc4:	b118      	cbz	r0, 8006dce <_fflush_r+0x1a>
 8006dc6:	6a03      	ldr	r3, [r0, #32]
 8006dc8:	b90b      	cbnz	r3, 8006dce <_fflush_r+0x1a>
 8006dca:	f7fe f957 	bl	800507c <__sinit>
 8006dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d0f3      	beq.n	8006dbe <_fflush_r+0xa>
 8006dd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006dd8:	07d0      	lsls	r0, r2, #31
 8006dda:	d404      	bmi.n	8006de6 <_fflush_r+0x32>
 8006ddc:	0599      	lsls	r1, r3, #22
 8006dde:	d402      	bmi.n	8006de6 <_fflush_r+0x32>
 8006de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006de2:	f7fe fb46 	bl	8005472 <__retarget_lock_acquire_recursive>
 8006de6:	4628      	mov	r0, r5
 8006de8:	4621      	mov	r1, r4
 8006dea:	f7ff ff63 	bl	8006cb4 <__sflush_r>
 8006dee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006df0:	4605      	mov	r5, r0
 8006df2:	07da      	lsls	r2, r3, #31
 8006df4:	d4e4      	bmi.n	8006dc0 <_fflush_r+0xc>
 8006df6:	89a3      	ldrh	r3, [r4, #12]
 8006df8:	059b      	lsls	r3, r3, #22
 8006dfa:	d4e1      	bmi.n	8006dc0 <_fflush_r+0xc>
 8006dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006dfe:	f7fe fb39 	bl	8005474 <__retarget_lock_release_recursive>
 8006e02:	e7dd      	b.n	8006dc0 <_fflush_r+0xc>

08006e04 <__swhatbuf_r>:
 8006e04:	b570      	push	{r4, r5, r6, lr}
 8006e06:	460c      	mov	r4, r1
 8006e08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e0c:	4615      	mov	r5, r2
 8006e0e:	2900      	cmp	r1, #0
 8006e10:	461e      	mov	r6, r3
 8006e12:	b096      	sub	sp, #88	@ 0x58
 8006e14:	da0c      	bge.n	8006e30 <__swhatbuf_r+0x2c>
 8006e16:	89a3      	ldrh	r3, [r4, #12]
 8006e18:	2100      	movs	r1, #0
 8006e1a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e1e:	bf14      	ite	ne
 8006e20:	2340      	movne	r3, #64	@ 0x40
 8006e22:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e26:	2000      	movs	r0, #0
 8006e28:	6031      	str	r1, [r6, #0]
 8006e2a:	602b      	str	r3, [r5, #0]
 8006e2c:	b016      	add	sp, #88	@ 0x58
 8006e2e:	bd70      	pop	{r4, r5, r6, pc}
 8006e30:	466a      	mov	r2, sp
 8006e32:	f000 f849 	bl	8006ec8 <_fstat_r>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	dbed      	blt.n	8006e16 <__swhatbuf_r+0x12>
 8006e3a:	9901      	ldr	r1, [sp, #4]
 8006e3c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e40:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e44:	4259      	negs	r1, r3
 8006e46:	4159      	adcs	r1, r3
 8006e48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e4c:	e7eb      	b.n	8006e26 <__swhatbuf_r+0x22>

08006e4e <__smakebuf_r>:
 8006e4e:	898b      	ldrh	r3, [r1, #12]
 8006e50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e52:	079d      	lsls	r5, r3, #30
 8006e54:	4606      	mov	r6, r0
 8006e56:	460c      	mov	r4, r1
 8006e58:	d507      	bpl.n	8006e6a <__smakebuf_r+0x1c>
 8006e5a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e5e:	6023      	str	r3, [r4, #0]
 8006e60:	6123      	str	r3, [r4, #16]
 8006e62:	2301      	movs	r3, #1
 8006e64:	6163      	str	r3, [r4, #20]
 8006e66:	b003      	add	sp, #12
 8006e68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e6a:	466a      	mov	r2, sp
 8006e6c:	ab01      	add	r3, sp, #4
 8006e6e:	f7ff ffc9 	bl	8006e04 <__swhatbuf_r>
 8006e72:	9f00      	ldr	r7, [sp, #0]
 8006e74:	4605      	mov	r5, r0
 8006e76:	4639      	mov	r1, r7
 8006e78:	4630      	mov	r0, r6
 8006e7a:	f7ff f9cf 	bl	800621c <_malloc_r>
 8006e7e:	b948      	cbnz	r0, 8006e94 <__smakebuf_r+0x46>
 8006e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e84:	059a      	lsls	r2, r3, #22
 8006e86:	d4ee      	bmi.n	8006e66 <__smakebuf_r+0x18>
 8006e88:	f023 0303 	bic.w	r3, r3, #3
 8006e8c:	f043 0302 	orr.w	r3, r3, #2
 8006e90:	81a3      	strh	r3, [r4, #12]
 8006e92:	e7e2      	b.n	8006e5a <__smakebuf_r+0xc>
 8006e94:	89a3      	ldrh	r3, [r4, #12]
 8006e96:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e9e:	81a3      	strh	r3, [r4, #12]
 8006ea0:	9b01      	ldr	r3, [sp, #4]
 8006ea2:	6020      	str	r0, [r4, #0]
 8006ea4:	b15b      	cbz	r3, 8006ebe <__smakebuf_r+0x70>
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006eac:	f000 f81e 	bl	8006eec <_isatty_r>
 8006eb0:	b128      	cbz	r0, 8006ebe <__smakebuf_r+0x70>
 8006eb2:	89a3      	ldrh	r3, [r4, #12]
 8006eb4:	f023 0303 	bic.w	r3, r3, #3
 8006eb8:	f043 0301 	orr.w	r3, r3, #1
 8006ebc:	81a3      	strh	r3, [r4, #12]
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	431d      	orrs	r5, r3
 8006ec2:	81a5      	strh	r5, [r4, #12]
 8006ec4:	e7cf      	b.n	8006e66 <__smakebuf_r+0x18>
	...

08006ec8 <_fstat_r>:
 8006ec8:	b538      	push	{r3, r4, r5, lr}
 8006eca:	2300      	movs	r3, #0
 8006ecc:	4d06      	ldr	r5, [pc, #24]	@ (8006ee8 <_fstat_r+0x20>)
 8006ece:	4604      	mov	r4, r0
 8006ed0:	4608      	mov	r0, r1
 8006ed2:	4611      	mov	r1, r2
 8006ed4:	602b      	str	r3, [r5, #0]
 8006ed6:	f7fa fdc7 	bl	8001a68 <_fstat>
 8006eda:	1c43      	adds	r3, r0, #1
 8006edc:	d102      	bne.n	8006ee4 <_fstat_r+0x1c>
 8006ede:	682b      	ldr	r3, [r5, #0]
 8006ee0:	b103      	cbz	r3, 8006ee4 <_fstat_r+0x1c>
 8006ee2:	6023      	str	r3, [r4, #0]
 8006ee4:	bd38      	pop	{r3, r4, r5, pc}
 8006ee6:	bf00      	nop
 8006ee8:	2000041c 	.word	0x2000041c

08006eec <_isatty_r>:
 8006eec:	b538      	push	{r3, r4, r5, lr}
 8006eee:	2300      	movs	r3, #0
 8006ef0:	4d05      	ldr	r5, [pc, #20]	@ (8006f08 <_isatty_r+0x1c>)
 8006ef2:	4604      	mov	r4, r0
 8006ef4:	4608      	mov	r0, r1
 8006ef6:	602b      	str	r3, [r5, #0]
 8006ef8:	f7fa fdc5 	bl	8001a86 <_isatty>
 8006efc:	1c43      	adds	r3, r0, #1
 8006efe:	d102      	bne.n	8006f06 <_isatty_r+0x1a>
 8006f00:	682b      	ldr	r3, [r5, #0]
 8006f02:	b103      	cbz	r3, 8006f06 <_isatty_r+0x1a>
 8006f04:	6023      	str	r3, [r4, #0]
 8006f06:	bd38      	pop	{r3, r4, r5, pc}
 8006f08:	2000041c 	.word	0x2000041c

08006f0c <_sbrk_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	2300      	movs	r3, #0
 8006f10:	4d05      	ldr	r5, [pc, #20]	@ (8006f28 <_sbrk_r+0x1c>)
 8006f12:	4604      	mov	r4, r0
 8006f14:	4608      	mov	r0, r1
 8006f16:	602b      	str	r3, [r5, #0]
 8006f18:	f7fa fdcc 	bl	8001ab4 <_sbrk>
 8006f1c:	1c43      	adds	r3, r0, #1
 8006f1e:	d102      	bne.n	8006f26 <_sbrk_r+0x1a>
 8006f20:	682b      	ldr	r3, [r5, #0]
 8006f22:	b103      	cbz	r3, 8006f26 <_sbrk_r+0x1a>
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	bd38      	pop	{r3, r4, r5, pc}
 8006f28:	2000041c 	.word	0x2000041c

08006f2c <memcpy>:
 8006f2c:	440a      	add	r2, r1
 8006f2e:	4291      	cmp	r1, r2
 8006f30:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f34:	d100      	bne.n	8006f38 <memcpy+0xc>
 8006f36:	4770      	bx	lr
 8006f38:	b510      	push	{r4, lr}
 8006f3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f3e:	4291      	cmp	r1, r2
 8006f40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f44:	d1f9      	bne.n	8006f3a <memcpy+0xe>
 8006f46:	bd10      	pop	{r4, pc}

08006f48 <__assert_func>:
 8006f48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f4a:	4614      	mov	r4, r2
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	4b09      	ldr	r3, [pc, #36]	@ (8006f74 <__assert_func+0x2c>)
 8006f50:	4605      	mov	r5, r0
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	68d8      	ldr	r0, [r3, #12]
 8006f56:	b954      	cbnz	r4, 8006f6e <__assert_func+0x26>
 8006f58:	4b07      	ldr	r3, [pc, #28]	@ (8006f78 <__assert_func+0x30>)
 8006f5a:	461c      	mov	r4, r3
 8006f5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f60:	9100      	str	r1, [sp, #0]
 8006f62:	462b      	mov	r3, r5
 8006f64:	4905      	ldr	r1, [pc, #20]	@ (8006f7c <__assert_func+0x34>)
 8006f66:	f000 f841 	bl	8006fec <fiprintf>
 8006f6a:	f000 f851 	bl	8007010 <abort>
 8006f6e:	4b04      	ldr	r3, [pc, #16]	@ (8006f80 <__assert_func+0x38>)
 8006f70:	e7f4      	b.n	8006f5c <__assert_func+0x14>
 8006f72:	bf00      	nop
 8006f74:	20000018 	.word	0x20000018
 8006f78:	08007636 	.word	0x08007636
 8006f7c:	08007608 	.word	0x08007608
 8006f80:	080075fb 	.word	0x080075fb

08006f84 <_calloc_r>:
 8006f84:	b570      	push	{r4, r5, r6, lr}
 8006f86:	fba1 5402 	umull	r5, r4, r1, r2
 8006f8a:	b93c      	cbnz	r4, 8006f9c <_calloc_r+0x18>
 8006f8c:	4629      	mov	r1, r5
 8006f8e:	f7ff f945 	bl	800621c <_malloc_r>
 8006f92:	4606      	mov	r6, r0
 8006f94:	b928      	cbnz	r0, 8006fa2 <_calloc_r+0x1e>
 8006f96:	2600      	movs	r6, #0
 8006f98:	4630      	mov	r0, r6
 8006f9a:	bd70      	pop	{r4, r5, r6, pc}
 8006f9c:	220c      	movs	r2, #12
 8006f9e:	6002      	str	r2, [r0, #0]
 8006fa0:	e7f9      	b.n	8006f96 <_calloc_r+0x12>
 8006fa2:	462a      	mov	r2, r5
 8006fa4:	4621      	mov	r1, r4
 8006fa6:	f7fe f9e7 	bl	8005378 <memset>
 8006faa:	e7f5      	b.n	8006f98 <_calloc_r+0x14>

08006fac <__ascii_mbtowc>:
 8006fac:	b082      	sub	sp, #8
 8006fae:	b901      	cbnz	r1, 8006fb2 <__ascii_mbtowc+0x6>
 8006fb0:	a901      	add	r1, sp, #4
 8006fb2:	b142      	cbz	r2, 8006fc6 <__ascii_mbtowc+0x1a>
 8006fb4:	b14b      	cbz	r3, 8006fca <__ascii_mbtowc+0x1e>
 8006fb6:	7813      	ldrb	r3, [r2, #0]
 8006fb8:	600b      	str	r3, [r1, #0]
 8006fba:	7812      	ldrb	r2, [r2, #0]
 8006fbc:	1e10      	subs	r0, r2, #0
 8006fbe:	bf18      	it	ne
 8006fc0:	2001      	movne	r0, #1
 8006fc2:	b002      	add	sp, #8
 8006fc4:	4770      	bx	lr
 8006fc6:	4610      	mov	r0, r2
 8006fc8:	e7fb      	b.n	8006fc2 <__ascii_mbtowc+0x16>
 8006fca:	f06f 0001 	mvn.w	r0, #1
 8006fce:	e7f8      	b.n	8006fc2 <__ascii_mbtowc+0x16>

08006fd0 <__ascii_wctomb>:
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	4608      	mov	r0, r1
 8006fd4:	b141      	cbz	r1, 8006fe8 <__ascii_wctomb+0x18>
 8006fd6:	2aff      	cmp	r2, #255	@ 0xff
 8006fd8:	d904      	bls.n	8006fe4 <__ascii_wctomb+0x14>
 8006fda:	228a      	movs	r2, #138	@ 0x8a
 8006fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	4770      	bx	lr
 8006fe4:	2001      	movs	r0, #1
 8006fe6:	700a      	strb	r2, [r1, #0]
 8006fe8:	4770      	bx	lr
	...

08006fec <fiprintf>:
 8006fec:	b40e      	push	{r1, r2, r3}
 8006fee:	b503      	push	{r0, r1, lr}
 8006ff0:	4601      	mov	r1, r0
 8006ff2:	ab03      	add	r3, sp, #12
 8006ff4:	4805      	ldr	r0, [pc, #20]	@ (800700c <fiprintf+0x20>)
 8006ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ffa:	6800      	ldr	r0, [r0, #0]
 8006ffc:	9301      	str	r3, [sp, #4]
 8006ffe:	f7ff fd41 	bl	8006a84 <_vfiprintf_r>
 8007002:	b002      	add	sp, #8
 8007004:	f85d eb04 	ldr.w	lr, [sp], #4
 8007008:	b003      	add	sp, #12
 800700a:	4770      	bx	lr
 800700c:	20000018 	.word	0x20000018

08007010 <abort>:
 8007010:	2006      	movs	r0, #6
 8007012:	b508      	push	{r3, lr}
 8007014:	f000 f82c 	bl	8007070 <raise>
 8007018:	2001      	movs	r0, #1
 800701a:	f7fa fcf2 	bl	8001a02 <_exit>

0800701e <_raise_r>:
 800701e:	291f      	cmp	r1, #31
 8007020:	b538      	push	{r3, r4, r5, lr}
 8007022:	4605      	mov	r5, r0
 8007024:	460c      	mov	r4, r1
 8007026:	d904      	bls.n	8007032 <_raise_r+0x14>
 8007028:	2316      	movs	r3, #22
 800702a:	6003      	str	r3, [r0, #0]
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	bd38      	pop	{r3, r4, r5, pc}
 8007032:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007034:	b112      	cbz	r2, 800703c <_raise_r+0x1e>
 8007036:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800703a:	b94b      	cbnz	r3, 8007050 <_raise_r+0x32>
 800703c:	4628      	mov	r0, r5
 800703e:	f000 f831 	bl	80070a4 <_getpid_r>
 8007042:	4622      	mov	r2, r4
 8007044:	4601      	mov	r1, r0
 8007046:	4628      	mov	r0, r5
 8007048:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800704c:	f000 b818 	b.w	8007080 <_kill_r>
 8007050:	2b01      	cmp	r3, #1
 8007052:	d00a      	beq.n	800706a <_raise_r+0x4c>
 8007054:	1c59      	adds	r1, r3, #1
 8007056:	d103      	bne.n	8007060 <_raise_r+0x42>
 8007058:	2316      	movs	r3, #22
 800705a:	6003      	str	r3, [r0, #0]
 800705c:	2001      	movs	r0, #1
 800705e:	e7e7      	b.n	8007030 <_raise_r+0x12>
 8007060:	2100      	movs	r1, #0
 8007062:	4620      	mov	r0, r4
 8007064:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007068:	4798      	blx	r3
 800706a:	2000      	movs	r0, #0
 800706c:	e7e0      	b.n	8007030 <_raise_r+0x12>
	...

08007070 <raise>:
 8007070:	4b02      	ldr	r3, [pc, #8]	@ (800707c <raise+0xc>)
 8007072:	4601      	mov	r1, r0
 8007074:	6818      	ldr	r0, [r3, #0]
 8007076:	f7ff bfd2 	b.w	800701e <_raise_r>
 800707a:	bf00      	nop
 800707c:	20000018 	.word	0x20000018

08007080 <_kill_r>:
 8007080:	b538      	push	{r3, r4, r5, lr}
 8007082:	2300      	movs	r3, #0
 8007084:	4d06      	ldr	r5, [pc, #24]	@ (80070a0 <_kill_r+0x20>)
 8007086:	4604      	mov	r4, r0
 8007088:	4608      	mov	r0, r1
 800708a:	4611      	mov	r1, r2
 800708c:	602b      	str	r3, [r5, #0]
 800708e:	f7fa fca8 	bl	80019e2 <_kill>
 8007092:	1c43      	adds	r3, r0, #1
 8007094:	d102      	bne.n	800709c <_kill_r+0x1c>
 8007096:	682b      	ldr	r3, [r5, #0]
 8007098:	b103      	cbz	r3, 800709c <_kill_r+0x1c>
 800709a:	6023      	str	r3, [r4, #0]
 800709c:	bd38      	pop	{r3, r4, r5, pc}
 800709e:	bf00      	nop
 80070a0:	2000041c 	.word	0x2000041c

080070a4 <_getpid_r>:
 80070a4:	f7fa bc96 	b.w	80019d4 <_getpid>

080070a8 <sqrt>:
 80070a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070aa:	4606      	mov	r6, r0
 80070ac:	460f      	mov	r7, r1
 80070ae:	f000 f81f 	bl	80070f0 <__ieee754_sqrt>
 80070b2:	4632      	mov	r2, r6
 80070b4:	4604      	mov	r4, r0
 80070b6:	460d      	mov	r5, r1
 80070b8:	463b      	mov	r3, r7
 80070ba:	4630      	mov	r0, r6
 80070bc:	4639      	mov	r1, r7
 80070be:	f7f9 fca5 	bl	8000a0c <__aeabi_dcmpun>
 80070c2:	b990      	cbnz	r0, 80070ea <sqrt+0x42>
 80070c4:	2200      	movs	r2, #0
 80070c6:	2300      	movs	r3, #0
 80070c8:	4630      	mov	r0, r6
 80070ca:	4639      	mov	r1, r7
 80070cc:	f7f9 fc76 	bl	80009bc <__aeabi_dcmplt>
 80070d0:	b158      	cbz	r0, 80070ea <sqrt+0x42>
 80070d2:	f7fe f9a3 	bl	800541c <__errno>
 80070d6:	2321      	movs	r3, #33	@ 0x21
 80070d8:	2200      	movs	r2, #0
 80070da:	6003      	str	r3, [r0, #0]
 80070dc:	2300      	movs	r3, #0
 80070de:	4610      	mov	r0, r2
 80070e0:	4619      	mov	r1, r3
 80070e2:	f7f9 fb23 	bl	800072c <__aeabi_ddiv>
 80070e6:	4604      	mov	r4, r0
 80070e8:	460d      	mov	r5, r1
 80070ea:	4620      	mov	r0, r4
 80070ec:	4629      	mov	r1, r5
 80070ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070f0 <__ieee754_sqrt>:
 80070f0:	4a67      	ldr	r2, [pc, #412]	@ (8007290 <__ieee754_sqrt+0x1a0>)
 80070f2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f6:	438a      	bics	r2, r1
 80070f8:	4606      	mov	r6, r0
 80070fa:	460f      	mov	r7, r1
 80070fc:	460b      	mov	r3, r1
 80070fe:	4604      	mov	r4, r0
 8007100:	d10e      	bne.n	8007120 <__ieee754_sqrt+0x30>
 8007102:	4602      	mov	r2, r0
 8007104:	f7f9 f9e8 	bl	80004d8 <__aeabi_dmul>
 8007108:	4602      	mov	r2, r0
 800710a:	460b      	mov	r3, r1
 800710c:	4630      	mov	r0, r6
 800710e:	4639      	mov	r1, r7
 8007110:	f7f9 f82c 	bl	800016c <__adddf3>
 8007114:	4606      	mov	r6, r0
 8007116:	460f      	mov	r7, r1
 8007118:	4630      	mov	r0, r6
 800711a:	4639      	mov	r1, r7
 800711c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007120:	2900      	cmp	r1, #0
 8007122:	dc0c      	bgt.n	800713e <__ieee754_sqrt+0x4e>
 8007124:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8007128:	4302      	orrs	r2, r0
 800712a:	d0f5      	beq.n	8007118 <__ieee754_sqrt+0x28>
 800712c:	b189      	cbz	r1, 8007152 <__ieee754_sqrt+0x62>
 800712e:	4602      	mov	r2, r0
 8007130:	f7f9 f81a 	bl	8000168 <__aeabi_dsub>
 8007134:	4602      	mov	r2, r0
 8007136:	460b      	mov	r3, r1
 8007138:	f7f9 faf8 	bl	800072c <__aeabi_ddiv>
 800713c:	e7ea      	b.n	8007114 <__ieee754_sqrt+0x24>
 800713e:	150a      	asrs	r2, r1, #20
 8007140:	d115      	bne.n	800716e <__ieee754_sqrt+0x7e>
 8007142:	2100      	movs	r1, #0
 8007144:	e009      	b.n	800715a <__ieee754_sqrt+0x6a>
 8007146:	0ae3      	lsrs	r3, r4, #11
 8007148:	3a15      	subs	r2, #21
 800714a:	0564      	lsls	r4, r4, #21
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0fa      	beq.n	8007146 <__ieee754_sqrt+0x56>
 8007150:	e7f7      	b.n	8007142 <__ieee754_sqrt+0x52>
 8007152:	460a      	mov	r2, r1
 8007154:	e7fa      	b.n	800714c <__ieee754_sqrt+0x5c>
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	3101      	adds	r1, #1
 800715a:	02d8      	lsls	r0, r3, #11
 800715c:	d5fb      	bpl.n	8007156 <__ieee754_sqrt+0x66>
 800715e:	1e48      	subs	r0, r1, #1
 8007160:	1a12      	subs	r2, r2, r0
 8007162:	f1c1 0020 	rsb	r0, r1, #32
 8007166:	fa24 f000 	lsr.w	r0, r4, r0
 800716a:	4303      	orrs	r3, r0
 800716c:	408c      	lsls	r4, r1
 800716e:	2600      	movs	r6, #0
 8007170:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8007174:	2116      	movs	r1, #22
 8007176:	07d2      	lsls	r2, r2, #31
 8007178:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800717c:	4632      	mov	r2, r6
 800717e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007182:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007186:	bf5c      	itt	pl
 8007188:	005b      	lslpl	r3, r3, #1
 800718a:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800718e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8007192:	bf58      	it	pl
 8007194:	0064      	lslpl	r4, r4, #1
 8007196:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800719a:	107f      	asrs	r7, r7, #1
 800719c:	0064      	lsls	r4, r4, #1
 800719e:	1815      	adds	r5, r2, r0
 80071a0:	429d      	cmp	r5, r3
 80071a2:	bfde      	ittt	le
 80071a4:	182a      	addle	r2, r5, r0
 80071a6:	1b5b      	suble	r3, r3, r5
 80071a8:	1836      	addle	r6, r6, r0
 80071aa:	0fe5      	lsrs	r5, r4, #31
 80071ac:	3901      	subs	r1, #1
 80071ae:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80071b2:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80071b6:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80071ba:	d1f0      	bne.n	800719e <__ieee754_sqrt+0xae>
 80071bc:	460d      	mov	r5, r1
 80071be:	f04f 0a20 	mov.w	sl, #32
 80071c2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80071c6:	429a      	cmp	r2, r3
 80071c8:	eb01 0c00 	add.w	ip, r1, r0
 80071cc:	db02      	blt.n	80071d4 <__ieee754_sqrt+0xe4>
 80071ce:	d113      	bne.n	80071f8 <__ieee754_sqrt+0x108>
 80071d0:	45a4      	cmp	ip, r4
 80071d2:	d811      	bhi.n	80071f8 <__ieee754_sqrt+0x108>
 80071d4:	f1bc 0f00 	cmp.w	ip, #0
 80071d8:	eb0c 0100 	add.w	r1, ip, r0
 80071dc:	da42      	bge.n	8007264 <__ieee754_sqrt+0x174>
 80071de:	2900      	cmp	r1, #0
 80071e0:	db40      	blt.n	8007264 <__ieee754_sqrt+0x174>
 80071e2:	f102 0e01 	add.w	lr, r2, #1
 80071e6:	1a9b      	subs	r3, r3, r2
 80071e8:	4672      	mov	r2, lr
 80071ea:	45a4      	cmp	ip, r4
 80071ec:	bf88      	it	hi
 80071ee:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80071f2:	eba4 040c 	sub.w	r4, r4, ip
 80071f6:	4405      	add	r5, r0
 80071f8:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 80071fc:	f1ba 0a01 	subs.w	sl, sl, #1
 8007200:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8007204:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8007208:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800720c:	d1db      	bne.n	80071c6 <__ieee754_sqrt+0xd6>
 800720e:	431c      	orrs	r4, r3
 8007210:	d01a      	beq.n	8007248 <__ieee754_sqrt+0x158>
 8007212:	4c20      	ldr	r4, [pc, #128]	@ (8007294 <__ieee754_sqrt+0x1a4>)
 8007214:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8007298 <__ieee754_sqrt+0x1a8>
 8007218:	e9d4 0100 	ldrd	r0, r1, [r4]
 800721c:	e9db 2300 	ldrd	r2, r3, [fp]
 8007220:	f7f8 ffa2 	bl	8000168 <__aeabi_dsub>
 8007224:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007228:	4602      	mov	r2, r0
 800722a:	460b      	mov	r3, r1
 800722c:	4640      	mov	r0, r8
 800722e:	4649      	mov	r1, r9
 8007230:	f7f9 fbce 	bl	80009d0 <__aeabi_dcmple>
 8007234:	b140      	cbz	r0, 8007248 <__ieee754_sqrt+0x158>
 8007236:	e9d4 0100 	ldrd	r0, r1, [r4]
 800723a:	e9db 2300 	ldrd	r2, r3, [fp]
 800723e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007242:	d111      	bne.n	8007268 <__ieee754_sqrt+0x178>
 8007244:	4655      	mov	r5, sl
 8007246:	3601      	adds	r6, #1
 8007248:	1072      	asrs	r2, r6, #1
 800724a:	086b      	lsrs	r3, r5, #1
 800724c:	07f1      	lsls	r1, r6, #31
 800724e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8007252:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8007256:	bf48      	it	mi
 8007258:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800725c:	4618      	mov	r0, r3
 800725e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8007262:	e757      	b.n	8007114 <__ieee754_sqrt+0x24>
 8007264:	4696      	mov	lr, r2
 8007266:	e7be      	b.n	80071e6 <__ieee754_sqrt+0xf6>
 8007268:	f7f8 ff80 	bl	800016c <__adddf3>
 800726c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007270:	4602      	mov	r2, r0
 8007272:	460b      	mov	r3, r1
 8007274:	4640      	mov	r0, r8
 8007276:	4649      	mov	r1, r9
 8007278:	f7f9 fba0 	bl	80009bc <__aeabi_dcmplt>
 800727c:	b120      	cbz	r0, 8007288 <__ieee754_sqrt+0x198>
 800727e:	1ca8      	adds	r0, r5, #2
 8007280:	bf08      	it	eq
 8007282:	3601      	addeq	r6, #1
 8007284:	3502      	adds	r5, #2
 8007286:	e7df      	b.n	8007248 <__ieee754_sqrt+0x158>
 8007288:	1c6b      	adds	r3, r5, #1
 800728a:	f023 0501 	bic.w	r5, r3, #1
 800728e:	e7db      	b.n	8007248 <__ieee754_sqrt+0x158>
 8007290:	7ff00000 	.word	0x7ff00000
 8007294:	200001e0 	.word	0x200001e0
 8007298:	200001d8 	.word	0x200001d8

0800729c <_init>:
 800729c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729e:	bf00      	nop
 80072a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072a2:	bc08      	pop	{r3}
 80072a4:	469e      	mov	lr, r3
 80072a6:	4770      	bx	lr

080072a8 <_fini>:
 80072a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072aa:	bf00      	nop
 80072ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ae:	bc08      	pop	{r3}
 80072b0:	469e      	mov	lr, r3
 80072b2:	4770      	bx	lr
