{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542773188807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542773188808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 23:06:28 2018 " "Processing started: Tue Nov 20 23:06:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542773188808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773188808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compile -c compile " "Command: quartus_map --read_settings_files=on --write_settings_files=off compile -c compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773188808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542773189070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542773189070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../ram.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../drivers/vga/vga_pll.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../drivers/vga/vga_controller.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../drivers/vga/vga_address_translator.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../drivers/vga/vga_adapter.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196174 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(31) " "Verilog HDL information at keyboard.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542773196175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196175 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(301) " "Verilog HDL information at main.v(301): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542773196176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(355) " "Verilog HDL information at main.v(355): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 355 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542773196176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(375) " "Verilog HDL information at main.v(375): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 375 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542773196176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(457) " "Verilog HDL information at main.v(457): always construct contains both blocking and non-blocking assignments" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 457 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1542773196176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v 3 3 " "Found 3 design units, including 3 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196176 ""} { "Info" "ISGN_ENTITY_NAME" "2 game_ctrl " "Found entity 2: game_ctrl" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196176 ""} { "Info" "ISGN_ENTITY_NAME" "3 game_data " "Found entity 3: game_data" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542773196230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:keyboard " "Elaborating entity \"controller\" for hierarchy \"controller:keyboard\"" {  } { { "../main.v" "keyboard" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 24 keyboard.v(81) " "Verilog HDL assignment warning at keyboard.v(81): truncated value with size 25 to match size of target (24)" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196278 "|main|controller:keyboard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcf keyboard.v(17) " "Inferred latch for \"pcf\" at keyboard.v(17)" {  } { { "../drivers/keyboard.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/keyboard.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196438 "|main|controller:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ctrl game_ctrl:control " "Elaborating entity \"game_ctrl\" for hierarchy \"game_ctrl:control\"" {  } { { "../main.v" "control" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196613 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(177) " "Verilog HDL Case Statement information at main.v(177): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 177 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542773196614 "|main|game_ctrl:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_data game_data:data " "Elaborating entity \"game_data\" for hierarchy \"game_data:data\"" {  } { { "../main.v" "data" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196623 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(305) " "Verilog HDL Case Statement information at main.v(305): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 305 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542773196625 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren_a main.v(301) " "Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable \"wren_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542773196626 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_a main.v(301) " "Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable \"address_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542773196626 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_a main.v(301) " "Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable \"data_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542773196626 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_logic_state main.v(301) " "Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable \"next_logic_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1542773196626 "|main|game_data:data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(364) " "Verilog HDL Case Statement information at main.v(364): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 364 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542773196626 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(381) " "Verilog HDL assignment warning at main.v(381): truncated value with size 8 to match size of target (7)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(382) " "Verilog HDL assignment warning at main.v(382): truncated value with size 8 to match size of target (7)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 main.v(383) " "Verilog HDL assignment warning at main.v(383): truncated value with size 8 to match size of target (7)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(385) " "Verilog HDL assignment warning at main.v(385): truncated value with size 7 to match size of target (6)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(386) " "Verilog HDL assignment warning at main.v(386): truncated value with size 7 to match size of target (6)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 6 main.v(387) " "Verilog HDL assignment warning at main.v(387): truncated value with size 7 to match size of target (6)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 main.v(391) " "Verilog HDL assignment warning at main.v(391): truncated value with size 32 to match size of target (13)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196627 "|main|game_data:data"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(394) " "Verilog HDL Case Statement information at main.v(394): all case item expressions in this case statement are onehot" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 394 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542773196628 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 13 main.v(443) " "Verilog HDL assignment warning at main.v(443): truncated value with size 15 to match size of target (13)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196628 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 main.v(451) " "Verilog HDL assignment warning at main.v(451): truncated value with size 32 to match size of target (15)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196629 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 8 main.v(459) " "Verilog HDL assignment warning at main.v(459): truncated value with size 15 to match size of target (8)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196629 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 7 main.v(460) " "Verilog HDL assignment warning at main.v(460): truncated value with size 15 to match size of target (7)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542773196629 "|main|game_data:data"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..0\] main.v(210) " "Output port \"LEDR\[4..0\]\" at main.v(210) has no driver" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542773196630 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P2W main.v(301) " "Inferred latch for \"next_logic_state.C_P2W\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P1W main.v(301) " "Inferred latch for \"next_logic_state.C_P1W\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P0W main.v(301) " "Inferred latch for \"next_logic_state.C_P0W\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P2 main.v(301) " "Inferred latch for \"next_logic_state.C_P2\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P1 main.v(301) " "Inferred latch for \"next_logic_state.C_P1\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.C_P0 main.v(301) " "Inferred latch for \"next_logic_state.C_P0\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.M_P2 main.v(301) " "Inferred latch for \"next_logic_state.M_P2\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.M_P1 main.v(301) " "Inferred latch for \"next_logic_state.M_P1\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.M_P0 main.v(301) " "Inferred latch for \"next_logic_state.M_P0\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.W_P2 main.v(301) " "Inferred latch for \"next_logic_state.W_P2\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.W_P1 main.v(301) " "Inferred latch for \"next_logic_state.W_P1\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.W_P0 main.v(301) " "Inferred latch for \"next_logic_state.W_P0\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_logic_state.L_IDLE main.v(301) " "Inferred latch for \"next_logic_state.L_IDLE\" at main.v(301)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[0\] main.v(348) " "Inferred latch for \"data_a\[0\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_a\[1\] main.v(348) " "Inferred latch for \"data_a\[1\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196633 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[0\] main.v(348) " "Inferred latch for \"address_a\[0\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[1\] main.v(348) " "Inferred latch for \"address_a\[1\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[2\] main.v(348) " "Inferred latch for \"address_a\[2\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[3\] main.v(348) " "Inferred latch for \"address_a\[3\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[4\] main.v(348) " "Inferred latch for \"address_a\[4\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[5\] main.v(348) " "Inferred latch for \"address_a\[5\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[6\] main.v(348) " "Inferred latch for \"address_a\[6\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[7\] main.v(348) " "Inferred latch for \"address_a\[7\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[8\] main.v(348) " "Inferred latch for \"address_a\[8\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[9\] main.v(348) " "Inferred latch for \"address_a\[9\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[10\] main.v(348) " "Inferred latch for \"address_a\[10\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[11\] main.v(348) " "Inferred latch for \"address_a\[11\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_a\[12\] main.v(348) " "Inferred latch for \"address_a\[12\]\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren_a main.v(348) " "Inferred latch for \"wren_a\" at main.v(348)" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196634 "|main|game_data:data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram game_data:data\|ram:game_state " "Elaborating entity \"ram\" for hierarchy \"game_data:data\|ram:game_state\"" {  } { { "../main.v" "game_state" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram game_data:data\|ram:game_state\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"game_data:data\|ram:game_state\|altsyncram:altsyncram_component\"" {  } { { "../ram.v" "altsyncram_component" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_data:data\|ram:game_state\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"game_data:data\|ram:game_state\|altsyncram:altsyncram_component\"" {  } { { "../ram.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196708 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_data:data\|ram:game_state\|altsyncram:altsyncram_component " "Instantiated megafunction \"game_data:data\|ram:game_state\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196708 ""}  } { { "../ram.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/ram.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542773196708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6bm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bm2 " "Found entity 1: altsyncram_6bm2" {  } { { "db/altsyncram_6bm2.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altsyncram_6bm2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bm2 game_data:data\|ram:game_state\|altsyncram:altsyncram_component\|altsyncram_6bm2:auto_generated " "Elaborating entity \"altsyncram_6bm2\" for hierarchy \"game_data:data\|ram:game_state\|altsyncram:altsyncram_component\|altsyncram_6bm2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "../main.v" "VGA" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../drivers/vga/vga_adapter.v" "user_input_translator" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../drivers/vga/vga_adapter.v" "VideoMemory" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../drivers/vga/vga_adapter.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196769 ""}  } { { "../drivers/vga/vga_adapter.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542773196769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6m1 " "Found entity 1: altsyncram_s6m1" {  } { { "db/altsyncram_s6m1.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altsyncram_s6m1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated " "Elaborating entity \"altsyncram_s6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_s6m1.tdf" "decode2" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altsyncram_s6m1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_s6m1.tdf" "rden_decode_b" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altsyncram_s6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/mux_lfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|mux_lfb:mux3 " "Elaborating entity \"mux_lfb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_s6m1:auto_generated\|mux_lfb:mux3\"" {  } { { "db/altsyncram_s6m1.tdf" "mux3" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altsyncram_s6m1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../drivers/vga/vga_adapter.v" "mypll" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../drivers/vga/vga_pll.v" "altpll_component" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../drivers/vga/vga_pll.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773196942 ""}  } { { "../drivers/vga/vga_pll.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542773196942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773196973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773196973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../drivers/vga/vga_adapter.v" "controller" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/drivers/vga/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773196975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_data:data\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_data:data\|Mod1\"" {  } { { "../main.v" "Mod1" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 459 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773199864 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_data:data\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_data:data\|Div1\"" {  } { { "../main.v" "Div1" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 460 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773199864 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1542773199864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_data:data\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"game_data:data\|lpm_divide:Mod1\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 459 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773199890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_data:data\|lpm_divide:Mod1 " "Instantiated megafunction \"game_data:data\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199890 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 459 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542773199890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q3m " "Found entity 1: lpm_divide_q3m" {  } { { "db/lpm_divide_q3m.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/lpm_divide_q3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773199919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773199919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773199922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773199922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/alt_u_div_00f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773199930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773199930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_data:data\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"game_data:data\|lpm_divide:Div1\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 460 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773199936 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_data:data\|lpm_divide:Div1 " "Instantiated megafunction \"game_data:data\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542773199936 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 460 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542773199936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nbm " "Found entity 1: lpm_divide_nbm" {  } { { "db/lpm_divide_nbm.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/lpm_divide_nbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773199965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773199965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|data_a\[0\] " "Latch game_data:data\|data_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_data:data\|next_logic_state.W_P1_2061 " "Ports D and ENA on the latch are fed by the same signal game_data:data\|next_logic_state.W_P1_2061" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[0\] " "Latch game_data:data\|address_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[1\] " "Latch game_data:data\|address_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[2\] " "Latch game_data:data\|address_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[3\] " "Latch game_data:data\|address_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[4\] " "Latch game_data:data\|address_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[5\] " "Latch game_data:data\|address_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[6\] " "Latch game_data:data\|address_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[7\] " "Latch game_data:data\|address_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[8\] " "Latch game_data:data\|address_a\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[9\] " "Latch game_data:data\|address_a\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[10\] " "Latch game_data:data\|address_a\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[11\] " "Latch game_data:data\|address_a\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|address_a\[12\] " "Latch game_data:data\|address_a\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_ctrl:control\|g_curr.G_GAME " "Ports D and ENA on the latch are fed by the same signal game_ctrl:control\|g_curr.G_GAME" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game_data:data\|data_a\[1\] " "Latch game_data:data\|data_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game_data:data\|next_logic_state.W_P2_2055 " "Ports D and ENA on the latch are fed by the same signal game_data:data\|next_logic_state.W_P2_2055" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 301 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1542773200185 ""}  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 348 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1542773200185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542773201020 "|main|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542773201020 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542773201138 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542773202541 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/output_files/compile.map.smsg " "Generated suppressed messages file /media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/output_files/compile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773202613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542773202900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773202900 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542773203002 ""}  } { { "db/altpll_80u.tdf" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/compile/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542773203002 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../main.v" "" { Text "/media/edtoaster/LABS/csc258/fpga-lightbike/m1/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542773203129 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542773203129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1938 " "Implemented 1938 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542773203136 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542773203136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1855 " "Implemented 1855 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542773203136 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542773203136 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542773203136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542773203136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1134 " "Peak virtual memory: 1134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542773203169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 23:06:43 2018 " "Processing ended: Tue Nov 20 23:06:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542773203169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542773203169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542773203169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773203169 ""}
