\documentclass{article}
\usepackage{clipboard}

% The purpose of this file is to create a list of alias in courseObjectives.cpy
% These alias then can us used in other files when they include 
% \openclipboard{courseObjectives} before \begin{document}
% The PDf file created from this file is garbage.

\newclipboard{courseObjectives}

\begin{document}
	 \Copy{bok:Digital_Design}{Digital Design}
	 \Copy{bok:Numbering_systems}{Numbering Systems}
	 \Copy{bok:NS_Positional}{Positional Numbering Systems}
	 \Copy{bok:NS_POS_base10}{Base 10 - Decimal}
	 \Copy{bok:NS_POS_base2}{Base 2 - Binary}
	 \Copy{bok:NS_POS_base16}{Base 16 - Hexadecimal}
	 \Copy{bok:NS_baseConversion}{Between Bases}
	 \Copy{bok:NS_Word Size}{Word Size}
	 \Copy{bok:NS_Twos}{2's Complement}
	 \Copy{bok:Respresentions}{Representation of Logical Function}
	 \Copy{bok:REP_Elfs}{Elementary Logical Functions}
	 \Copy{bok:REP_WordStatement}{Analyzing a word statement for a logic function}
	 \Copy{bok:REP_TruthTable}{Creating a truth table description for a logic function}
	 \Copy{bok:REP_Symbolic}{Creating a symbolic form for a logic function}
	 \Copy{bok:REP_CircuitDiagram}{Creating a circuit diagram for a logic function}
	 \Copy{bok:REP_HDL}{Creating Hardware Description Language statements for a logic function}
	 \Copy{bok:REP_Convert}{Conversion between two different representations of a logic function}
	 \Copy{bok:REP_MultiOut}{Describing a functions with multiple outputs}
	 \Copy{bok:REP_Timing}{Timing Diagrams}
	 \Copy{bok:LogicMin}{Logic Minimization}
	 \Copy{bok:LM_Kmap}{Karnaugh Maps (Kmaps)}
	 \Copy{bok:LM_MultiOut}{Kmaps for circuits with multiple outputs}
	 \Copy{bok:LM_KmapPos}{Kmaps to find POSmin}
	 \Copy{bok:LM_Soft}{Using logic minimization software to describe a logic function}
	 \Copy{bok:Com_Building_Blocks}{Combination Logic Building Blocks}
	 \Copy{bok:CC_Dec}{Decoder}
	 \Copy{bok:CC_Mux}{Multiplexers}
	 \Copy{bok:CC_Adder}{Adders}
	 \Copy{bok:CC_Compare}{Comparators}
	 \Copy{bok:CC_WireLogic}{Wire Logic}
	 \Copy{bok:CC_Glue_Combo}{Designing glue logic to interface building blocks}
	 \Copy{bok:CC_Combos}{Analyzing a circuit with a combination of building blocks}
	 \Copy{bok:CC_ArthStatements}{Arithmetic Statements}
	 \Copy{bok:CC_ConditionalStatements}{Conditional Statements}
	 \Copy{bok:BasicMemoryElements}{Basic Memory Element Behavior}
	 \Copy{bok:BME_Char}{Characteristics}
	 \Copy{bok:BME_Timing}{Timing of basic memory element}
	 \Copy{bok:BME_Asynch}{Asynchronous set reset}
	 \Copy{bok:BMS_Memory}{Sequential Logic Building Blocks}	
	 \Copy{bok:BMS_Reg}{Analysis, design and use of a register in a digital design}
	 \Copy{bok:BMS_ShitReg}{Shift Register}
	 \Copy{bok:BMS_Counter}{Counter}
	 \Copy{bok:BMS_Ram}{Static RAM}
	 \Copy{bok:BMS_RegTran}{Design a circuit that performs register transfer}
	 \Copy{bok:FSM}{Finite State Machines}
	 \Copy{bok:FSM_Hardware}{Hardware organization of a finite state machine}
	 \Copy{bok:FSM_StateDiagram}{State diagram for a finite state machine}
	 \Copy{bok:FSM_OneHot}{One's Hot Encoding}
	 \Copy{bok:FSM_design}{Design}
	 \Copy{bok:FSM_Timing}{Using a timing diagram to specify or verify the proper operation of a Finite State Machine}
	 \Copy{bok:DaC}{Datapath and Control}
	 \Copy{bok:DaC_Architecture}{Datapath and Control Architecture}
	 \Copy{bok:DaC_Algorithm}{Algorithmic Language}
	 \Copy{bok:DaC_ControWord}{Design a control word table and spcify the control word values for every state.}
	 \Copy{bok:DaC_Design}{Design}
	 \Copy{bok:DaC_Timing}{Using a timing for a datapath and control circuit to specify or verify proper operation.}.


	 \Copy{VER}{Verilog }
	 \Copy{VER:CSA}{Writing concurrent signal assignment statements for a logic function}
	 \Copy{VER:Logic}{Writing a Verilog statement using primitive logic operations}
	 \Copy{VER:AlwaysCase}{Writing a Verilog statement using an Always/Case statement}
	 \Copy{VER:AlwaysCaseZ}{Writing a Verilog statement using an Always/CaseZ statement}
	 \Copy{VER:Vectors}{Creating a Verilog statement that uses vectors}
	 \Copy{VER:Test}{Analyzing and designing a Verilog testbench}
	 \Copy{VER:Generics}{Definition and instantiation of Verilog generic modules}
	 \Copy{VER:Module}{Definition of Verilog modules}
	 \Copy{VER:Instantiating}{Instantiation of Verilog Modules}
	 \Copy{VER:fsm}{Definition of Finite State Machines in Verilog}
	 \Copy{HDL}{Hardware and Software Specifics}
	 \Copy{HDL:Time}{Creating a simulation timing diagram for a module}
	 \Copy{HDL:Pin}{Creating a pin assignment for a module}
	 \Copy{HDL:Do}{Creating a Do file to automate waveform setup}
	 \Copy{HDL:Synthesis}{Synthesizing a module on the FPGA development board}
	 
\end{document}	 