Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jun 25 05:21:09 2021
| Host         : xcofisapps001 running 64-bit Red Hat Enterprise Linux Workstation release 7.4 (Maipo)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xqvu3pffrc1517-2LV
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                |   825 |     0 |          0 |    394080 |  0.21 |
|   LUT as Logic          |   825 |     0 |          0 |    394080 |  0.21 |
|   LUT as Memory         |     0 |     0 |          0 |    197280 |  0.00 |
| CLB Registers           | 10406 |     0 |          0 |    788160 |  1.32 |
|   Register as Flip Flop | 10406 |     0 |          0 |    788160 |  1.32 |
|   Register as Latch     |     0 |     0 |          0 |    788160 |  0.00 |
| CARRY8                  |     0 |     0 |          0 |     49260 |  0.00 |
| F7 Muxes                |     0 |     0 |          0 |    197040 |  0.00 |
| F8 Muxes                |     0 |     0 |          0 |     98520 |  0.00 |
| F9 Muxes                |     0 |     0 |          0 |     49260 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 10406 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |   907 |     0 |          0 |     49260 |  1.84 |
|   CLBL                                     |   499 |     0 |            |           |       |
|   CLBM                                     |   408 |     0 |            |           |       |
| LUT as Logic                               |   825 |     0 |          0 |    394080 |  0.21 |
|   using O5 output only                     |     2 |       |            |           |       |
|   using O6 output only                     |   823 |       |            |           |       |
|   using O5 and O6                          |     0 |       |            |           |       |
| LUT as Memory                              |     0 |     0 |          0 |    197280 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|   LUT as Shift Register                    |     0 |     0 |            |           |       |
| CLB Registers                              | 10406 |     0 |          0 |    788160 |  1.32 |
|   Register driven from within the CLB      |   685 |       |            |           |       |
|   Register driven from outside the CLB     |  9721 |       |            |           |       |
|     LUT in front of the register is unused |  9050 |       |            |           |       |
|     LUT in front of the register is used   |   671 |       |            |           |       |
| Unique Control Sets                        |    52 |       |          0 |     98520 |  0.05 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       720 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       720 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1440 |  0.00 |
| URAM           |    0 |     0 |          0 |       320 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2280 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   21 |     8 |          0 |       520 |  4.04 |
| HPIOB_M          |   11 |     4 |          0 |       240 |  4.58 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   10 |     4 |          0 |       240 |  4.17 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    7 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        40 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       240 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       240 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        80 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3120 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        80 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        40 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       600 |  0.33 |
|   BUFGCE             |    2 |     0 |          0 |       240 |  0.83 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       240 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLL                  |    0 |     0 |          0 |        20 |  0.00 |
| MMCM                 |    1 |     0 |          0 |        10 | 10.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         3 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        40 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |        10 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         3 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        20 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 10406 |            Register |
| LUT6       |   798 |                 CLB |
| LUT2       |    25 |                 CLB |
| OBUF       |    13 |                 I/O |
| INBUF      |     8 |                 I/O |
| IBUFCTRL   |     8 |              Others |
| LUT5       |     2 |                 CLB |
| BUFGCE     |     2 |               Clock |
| MMCME4_ADV |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


