// Seed: 122973921
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 #(
    parameter id_14 = 32'd56,
    parameter id_15 = 32'd2
) (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3;
  wire id_4;
  logic [7:0] id_5;
  wire id_6;
  wire id_7;
  assign id_5[1 : (1)] = id_2.id_4;
  wire id_8;
  always disable id_9;
  reg id_10;
  always_latch @* begin
    id_1 <= 1;
    id_3 <= id_10;
    disable id_11;
  end
  wire id_12;
  wire id_13;
  defparam id_14.id_15 = 1; module_0(
      id_8, id_12, id_6, id_9
  );
endmodule
