{"Source Block": ["serv/rtl/serv_ctrl.v@66:82@HdlStmProcess", "\n   assign pc_plus_offset_aligned = pc_plus_offset & en_pc_r;\n\n   assign o_ibus_cyc = en_pc_r & !i_pc_en;\n\n   always @(posedge clk) begin\n      pc_plus_4_cy_r <= i_pc_en & pc_plus_4_cy;\n      pc_plus_offset_cy_r <= i_pc_en & pc_plus_offset_cy;\n\n      if (o_ibus_cyc & i_ibus_ack | i_pc_en | i_rst)\n\ten_pc_r <= i_pc_en | i_rst;\n\n      if (i_pc_en | i_rst) begin\n\t o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};\n      end\n   end\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[78, "      if (i_pc_en | i_rst) begin\n"], [79, "\t o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};\n"]], "Add": [[79, "      if (RESET_STRATEGY == \"NONE\") begin\n"], [79, "\t if (i_pc_en)\n"], [79, "\t   o_ibus_adr <= {new_pc, o_ibus_adr[31:1]};\n"], [79, "      end else begin\n"], [79, "\t if (i_pc_en | i_rst)\n"], [79, "\t   o_ibus_adr <= i_rst ? RESET_PC : {new_pc, o_ibus_adr[31:1]};\n"]]}}