INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:15:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 buffer65/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Destination:            buffer61/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.100ns period=12.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.200ns  (clk rise@12.200ns - clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.887ns (12.634%)  route 6.134ns (87.366%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.683 - 12.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2280, unset)         0.508     0.508    buffer65/clk
    SLICE_X26Y69         FDRE                                         r  buffer65/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y69         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer65/outs_reg[1]/Q
                         net (fo=3, routed)           0.477     1.183    buffer65/buffer65_outs[1]
    SLICE_X26Y68         LUT5 (Prop_lut5_I1_O)        0.121     1.304 f  buffer65/dataReg[0]_i_2__10/O
                         net (fo=15, routed)          0.967     2.270    buffer65/control/transmitValue_reg_15
    SLICE_X26Y80         LUT5 (Prop_lut5_I0_O)        0.048     2.318 r  buffer65/control/outputValid_i_5__1/O
                         net (fo=2, routed)           0.750     3.069    buffer143/fifo/store_complete[0]_i_4__0_0
    SLICE_X23Y98         LUT6 (Prop_lut6_I5_O)        0.129     3.198 r  buffer143/fifo/store_complete[0]_i_5/O
                         net (fo=1, routed)           1.030     4.228    buffer128/fifo/transmitValue_i_2__100
    SLICE_X29Y79         LUT6 (Prop_lut6_I0_O)        0.043     4.271 r  buffer128/fifo/store_complete[0]_i_4__0/O
                         net (fo=2, routed)           0.670     4.941    buffer2/fifo/transmitValue_reg
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.050     4.991 f  buffer2/fifo/transmitValue_i_2__100/O
                         net (fo=5, routed)           0.264     5.255    fork53/control/generateBlocks[3].regblock/transmitValue_i_2__135
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.126     5.381 r  fork53/control/generateBlocks[3].regblock/transmitValue_i_5__3/O
                         net (fo=2, routed)           0.343     5.725    fork53/control/generateBlocks[1].regblock/transmitValue_reg_10
    SLICE_X30Y77         LUT6 (Prop_lut6_I3_O)        0.043     5.768 f  fork53/control/generateBlocks[1].regblock/transmitValue_i_2__135/O
                         net (fo=11, routed)          0.310     6.077    fork53/control/generateBlocks[1].regblock/outputValid_reg
    SLICE_X31Y75         LUT6 (Prop_lut6_I3_O)        0.043     6.120 r  fork53/control/generateBlocks[1].regblock/transmitValue_i_2__75/O
                         net (fo=3, routed)           0.416     6.536    fork43/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.043     6.579 f  fork43/control/generateBlocks[1].regblock/fullReg_i_2__9/O
                         net (fo=3, routed)           0.508     7.088    buffer61/control/fullReg_reg_5
    SLICE_X24Y71         LUT3 (Prop_lut3_I2_O)        0.043     7.131 r  buffer61/control/dataReg[4]_i_1__4/O
                         net (fo=5, routed)           0.398     7.529    buffer61/regEnable
    SLICE_X23Y68         FDRE                                         r  buffer61/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.200    12.200 r  
                                                      0.000    12.200 r  clk (IN)
                         net (fo=2280, unset)         0.483    12.683    buffer61/clk
    SLICE_X23Y68         FDRE                                         r  buffer61/dataReg_reg[1]/C
                         clock pessimism              0.000    12.683    
                         clock uncertainty           -0.035    12.647    
    SLICE_X23Y68         FDRE (Setup_fdre_C_CE)      -0.194    12.453    buffer61/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  4.925    




