Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_clock_ctl_behav xil_defaultlib.tb_clock_ctl xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=10,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_mac_clk_wiz
Compiling module xil_defaultlib.pll_mac
Compiling module xil_defaultlib.clock_ctl
Compiling module xil_defaultlib.tb_clock_ctl
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_clock_ctl_behav
