Register Name,Field Name,Bits,Type,Reset Value,Description,Note
BRIDGE_IDENTIFICATION_REG,,,,,,
,IDENTIFICATION_ID,  31:0,ro,0xC3A89FE1,Unique number for Bridge Identification,
BRIDGE_POSITION_REG,,,,,,
,RESERVED,  31:2,ro,0x0,,
,PCIE_LAST_BRIDGE,1,ro,0x0,Indicate that current bridge is the Last PCIe-AXI bridge (applicable in case of PCIe-AXI Bridge only),0x1 : To show this is the last PCIe-AXI bridge;  0x0 : To show there are still PCIe-AXI bridges connected to next offset
,LAST_BRIDGE,0,ro,0x0,To Indicate that current bridge is the Last bridge in the design,0x1 : To show this is the last bridge;  0x0 : To show there are still bridges connected to next offset
VERSION_REG                        ,,,,,,
,RESERVED,  31:16,ro,0x0,,Current value of Bridge version is 0x0100
,MAJOR_VER,  15:8,ro,0x1,,
,MINOR_VER,  7:0,ro,0X0,,
BRIDGE_TYPE_REG,,,,,,
,RESERVED,  31:8,ro,0x0,,
,TYPE,  7:0,ro,NA,"0X0 : AXI3 Bridge in Master Mode
0x1 : AXI3 Bridge in Slave Mode
0x2 : AXI4 Bridge in Master Mode
0x3 : AXI4 Bridge in Slave Mode
0x4: AXI4-Lite Bridge in Master Mode
0x5: AXI4-Lite Bridge in Slave Mode
0x6: AXI4-Stream Bridge in Master Mode
0x7: AXI4-Stream Bridge in Slave Mode
0x8 : ACE Bridge in Master Mode 
0x9: ACE Bridge in Slave Mode
0xA: CHI Bridge in RN_F Mode
0xB: CHI Bridge in HN_F Mode
0xC: CXS Bridge
0x12: PCIe-AXI Master Bridge (AXI4 mode)
0x13: PCIe-AXI Slave Bridge (AXI4 mode)
0x14: PCIe-AXI Master Bridge (AXI4-Lite mode)
0x15: PCIe-AXI Slave Bridge (AXI4-Lite mode)",
MODE_SELECT_REG,,,,,,
,RESERVED,  31:3,rw,0x0,,
,IMM_BRESP,2,rw,0x0,"IMM_BRESP : This field is only valid for Host slave WR mode.

0 : Wait for response from Host. ;

1 : Generate immediate BRESP to DUT ;",
,RESERVED,1,rw,0x0,,
,MODE_0_1,0,rw,0x0,"Mode_0_1: this bit selects the HW Bridge’s mode of operation.

0: mode_0 register access mode is selected. ;

1: mode_1 Indirect DMA mode is selected. ;",
RESET_REG,,,,,,
,RESERVED, 31:5,rw,0x1,,
,DUT_SRST_3,4,rw,0x1,,
,DUT_SRST_2,3,rw,0x1,,
,DUT_SRST_1,2,rw,0x1,,
,DUT_SRST_0,1,rw,0x1,DUT_SRST_N : Reset for DUT. Software needs to assert and de-assert the reset based on DUT reset requirement.,
,SRST,0,rw,0x1,SRST : Soft reset for Bridge IP. It is Active Low reset. Self Clear Register.,
H2C_INTR_0_REG,,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
",
,H2C_30,30,rw,0x0,,
,H2C_29,29,rw,0x0,,
,H2C_28,28,rw,0x0,,
,H2C_27,27,rw,0x0,,
,H2C_26,26,rw,0x0,,
,H2C_25,25,rw,0x0,,
,H2C_24,24,rw,0x0,,
,H2C_23,23,rw,0x0,,
,H2C_22,22,rw,0x0,,
,H2C_21,21,rw,0x0,,
,H2C_20,20,rw,0x0,,
,H2C_19,19,rw,0x0,,
,H2C_18,18,rw,0x0,,
,H2C_17,17,rw,0x0,,
,H2C_16,16,rw,0x0,,
,H2C_15,15,rw,0x0,,
,H2C_14,14,rw,0x0,,
,H2C_13,13,rw,0x0,,
,H2C_12,12,rw,0x0,,
,H2C_11,11,rw,0x0,,
,H2C_10,10,rw,0x0,,
,H2C_9,9,rw,0x0,,
,H2C_8,8,rw,0x0,,
,H2C_7,7,rw,0x0,,
,H2C_6,6,rw,0x0,,
,H2C_5,5,rw,0x0,,
,H2C_4,4,rw,0x0,,
,H2C_3,3,rw,0x0,,
,H2C_2,2,rw,0x0,,
,H2C_1,1,rw,0x0,,
,H2C_0,0,rw,0x0,,
,,,,,,
H2C_INTR_1_REG,,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
",
,H2C_30,30,rw,0x0,,
,H2C_29,29,rw,0x0,,
,H2C_28,28,rw,0x0,,
,H2C_27,27,rw,0x0,,
,H2C_26,26,rw,0x0,,
,H2C_25,25,rw,0x0,,
,H2C_24,24,rw,0x0,,
,H2C_23,23,rw,0x0,,
,H2C_22,22,rw,0x0,,
,H2C_21,21,rw,0x0,,
,H2C_20,20,rw,0x0,,
,H2C_19,19,rw,0x0,,
,H2C_18,18,rw,0x0,,
,H2C_17,17,rw,0x0,,
,H2C_16,16,rw,0x0,,
,H2C_15,15,rw,0x0,,
,H2C_14,14,rw,0x0,,
,H2C_13,13,rw,0x0,,
,H2C_12,12,rw,0x0,,
,H2C_11,11,rw,0x0,,
,H2C_10,10,rw,0x0,,
,H2C_9,9,rw,0x0,,
,H2C_8,8,rw,0x0,,
,H2C_7,7,rw,0x0,,
,H2C_6,6,rw,0x0,,
,H2C_5,5,rw,0x0,,
,H2C_4,4,rw,0x0,,
,H2C_3,3,rw,0x0,,
,H2C_2,2,rw,0x0,,
,H2C_1,1,rw,0x0,,
,H2C_0,0,rw,0x0,,
H2C_INTR_2_REG,,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
",
,H2C_30,30,rw,0x0,,
,H2C_29,29,rw,0x0,,
,H2C_28,28,rw,0x0,,
,H2C_27,27,rw,0x0,,
,H2C_26,26,rw,0x0,,
,H2C_25,25,rw,0x0,,
,H2C_24,24,rw,0x0,,
,H2C_23,23,rw,0x0,,
,H2C_22,22,rw,0x0,,
,H2C_21,21,rw,0x0,,
,H2C_20,20,rw,0x0,,
,H2C_19,19,rw,0x0,,
,H2C_18,18,rw,0x0,,
,H2C_17,17,rw,0x0,,
,H2C_16,16,rw,0x0,,
,H2C_15,15,rw,0x0,,
,H2C_14,14,rw,0x0,,
,H2C_13,13,rw,0x0,,
,H2C_12,12,rw,0x0,,
,H2C_11,11,rw,0x0,,
,H2C_10,10,rw,0x0,,
,H2C_9,9,rw,0x0,,
,H2C_8,8,rw,0x0,,
,H2C_7,7,rw,0x0,,
,H2C_6,6,rw,0x0,,
,H2C_5,5,rw,0x0,,
,H2C_4,4,rw,0x0,,
,H2C_3,3,rw,0x0,,
,H2C_2,2,rw,0x0,,
,H2C_1,1,rw,0x0,,
,H2C_0,0,rw,0x0,,
H2C_INTR_3_REG,,,,,,
,H2C_31,31,rw,0x0,"Host to Card interrupt. SW to set fields to assert corresponding interrupts
 to DUT and unset fields to de-assert corresponding interrupts to DUT.
",
,H2C_30,30,rw,0x0,,
,H2C_29,29,rw,0x0,,
,H2C_28,28,rw,0x0,,
,H2C_27,27,rw,0x0,,
,H2C_26,26,rw,0x0,,
,H2C_25,25,rw,0x0,,
,H2C_24,24,rw,0x0,,
,H2C_23,23,rw,0x0,,
,H2C_22,22,rw,0x0,,
,H2C_21,21,rw,0x0,,
,H2C_20,20,rw,0x0,,
,H2C_19,19,rw,0x0,,
,H2C_18,18,rw,0x0,,
,H2C_17,17,rw,0x0,,
,H2C_16,16,rw,0x0,,
,H2C_15,15,rw,0x0,,
,H2C_14,14,rw,0x0,,
,H2C_13,13,rw,0x0,,
,H2C_12,12,rw,0x0,,
,H2C_11,11,rw,0x0,,
,H2C_10,10,rw,0x0,,
,H2C_9,9,rw,0x0,,
,H2C_8,8,rw,0x0,,
,H2C_7,7,rw,0x0,,
,H2C_6,6,rw,0x0,,
,H2C_5,5,rw,0x0,,
,H2C_4,4,rw,0x0,,
,H2C_3,3,rw,0x0,,
,H2C_2,2,rw,0x0,,
,H2C_1,1,rw,0x0,,
,H2C_0,0,rw,0x0,,
,,,,,,
C2H_INTR_STATUS_0_REG,,,,,,
,C2H_31,31,ro,0x0,"Card to Host interrupt. HW updates to 1 or 0 for corresponding interrupts
 from DUT.
",
,C2H_30,30,ro,0x0,,
,C2H_29,29,ro,0x0,,
,C2H_28,28,ro,0x0,,
,C2H_27,27,ro,0x0,,
,C2H_26,26,ro,0x0,,
,C2H_25,25,ro,0x0,,
,C2H_24,24,ro,0x0,,
,C2H_23,23,ro,0x0,,
,C2H_22,22,ro,0x0,,
,C2H_21,21,ro,0x0,,
,C2H_20,20,ro,0x0,,
,C2H_19,19,ro,0x0,,
,C2H_18,18,ro,0x0,,
,C2H_17,17,ro,0x0,,
,C2H_16,16,ro,0x0,,
,C2H_15,15,ro,0x0,,
,C2H_14,14,ro,0x0,,
,C2H_13,13,ro,0x0,,
,C2H_12,12,ro,0x0,,
,C2H_11,11,ro,0x0,,
,C2H_10,10,ro,0x0,,
,C2H_9,9,ro,0x0,,
,C2H_8,8,ro,0x0,,
,C2H_7,7,ro,0x0,,
,C2H_6,6,ro,0x0,,
,C2H_5,5,ro,0x0,,
,C2H_4,4,ro,0x0,,
,C2H_3,3,ro,0x0,,
,C2H_2,2,ro,0x0,,
,C2H_1,1,ro,0x0,,
,C2H_0,0,ro,0x0,,
INTR_C2H_TOGGLE_STATUS_0_REG,,,,,,
,T_C2H_31,31,ro,0x0,"Card to Host interrupt toggle status. HW sets corresponding interrupt toggle status to 1 whenever there is any change in INTR Status ( Posedge or Negedge ) from DUT
",
,T_C2H_30,30,ro,0x0,,
,T_C2H_29,29,ro,0x0,,
,T_C2H_28,28,ro,0x0,,
,T_C2H_27,27,ro,0x0,,
,T_C2H_26,26,ro,0x0,,
,T_C2H_25,25,ro,0x0,,
,T_C2H_24,24,ro,0x0,,
,T_C2H_23,23,ro,0x0,,
,T_C2H_22,22,ro,0x0,,
,T_C2H_21,21,ro,0x0,,
,T_C2H_20,20,ro,0x0,,
,T_C2H_19,19,ro,0x0,,
,T_C2H_18,18,ro,0x0,,
,T_C2H_17,17,ro,0x0,,
,T_C2H_16,16,ro,0x0,,
,T_C2H_15,15,ro,0x0,,
,T_C2H_14,14,ro,0x0,,
,T_C2H_13,13,ro,0x0,,
,T_C2H_12,12,ro,0x0,,
,T_C2H_11,11,ro,0x0,,
,T_C2H_10,10,ro,0x0,,
,T_C2H_9,9,ro,0x0,,
,T_C2H_8,8,ro,0x0,,
,T_C2H_7,7,ro,0x0,,
,T_C2H_6,6,ro,0x0,,
,T_C2H_5,5,ro,0x0,,
,T_C2H_4,4,ro,0x0,,
,T_C2H_3,3,ro,0x0,,
,T_C2H_2,2,ro,0x0,,
,T_C2H_1,1,ro,0x0,,
,T_C2H_0,0,ro,0x0,,
INTR_C2H_TOGGLE_CLEAR_0_REG,,,,,,
,CLR_T_C2H_31,31,w1sraz,0x0,Card to Host interrupt toggle clear. SW sets corresponding clear bits to 1 to clear respective toggle status bits,
,CLR_T_C2H_30,30,w1sraz,0x0,,
,CLR_T_C2H_29,29,w1sraz,0x0,,
,CLR_T_C2H_28,28,w1sraz,0x0,,
,CLR_T_C2H_27,27,w1sraz,0x0,,
,CLR_T_C2H_26,26,w1sraz,0x0,,
,CLR_T_C2H_25,25,w1sraz,0x0,,
,CLR_T_C2H_24,24,w1sraz,0x0,,
,CLR_T_C2H_23,23,w1sraz,0x0,,
,CLR_T_C2H_22,22,w1sraz,0x0,,
,CLR_T_C2H_21,21,w1sraz,0x0,,
,CLR_T_C2H_20,20,w1sraz,0x0,,
,CLR_T_C2H_19,19,w1sraz,0x0,,
,CLR_T_C2H_18,18,w1sraz,0x0,,
,CLR_T_C2H_17,17,w1sraz,0x0,,
,CLR_T_C2H_16,16,w1sraz,0x0,,
,CLR_T_C2H_15,15,w1sraz,0x0,,
,CLR_T_C2H_14,14,w1sraz,0x0,,
,CLR_T_C2H_13,13,w1sraz,0x0,,
,CLR_T_C2H_12,12,w1sraz,0x0,,
,CLR_T_C2H_11,11,w1sraz,0x0,,
,CLR_T_C2H_10,10,w1sraz,0x0,,
,CLR_T_C2H_9,9,w1sraz,0x0,,
,CLR_T_C2H_8,8,w1sraz,0x0,,
,CLR_T_C2H_7,7,w1sraz,0x0,,
,CLR_T_C2H_6,6,w1sraz,0x0,,
,CLR_T_C2H_5,5,w1sraz,0x0,,
,CLR_T_C2H_4,4,w1sraz,0x0,,
,CLR_T_C2H_3,3,w1sraz,0x0,,
,CLR_T_C2H_2,2,w1sraz,0x0,,
,CLR_T_C2H_1,1,w1sraz,0x0,,
,CLR_T_C2H_0,0,w1sraz,0x0,,
INTR_C2H_TOGGLE_ENABLE_0_REG,,,,,,
,EN_T_C2H_31,31,rw,0x0,Card to Host interrupt toggle enable. SW sets corresponding bits to 1 to enable Interrupt generation towards Host whenever respective C2H INTR bits from DUT toggles. ,
,EN_T_C2H_30,30,rw,0x0,,
,EN_T_C2H_29,29,rw,0x0,,
,EN_T_C2H_28,28,rw,0x0,,
,EN_T_C2H_27,27,rw,0x0,,
,EN_T_C2H_26,26,rw,0x0,,
,EN_T_C2H_25,25,rw,0x0,,
,EN_T_C2H_24,24,rw,0x0,,
,EN_T_C2H_23,23,rw,0x0,,
,EN_T_C2H_22,22,rw,0x0,,
,EN_T_C2H_21,21,rw,0x0,,
,EN_T_C2H_20,20,rw,0x0,,
,EN_T_C2H_19,19,rw,0x0,,
,EN_T_C2H_18,18,rw,0x0,,
,EN_T_C2H_17,17,rw,0x0,,
,EN_T_C2H_16,16,rw,0x0,,
,EN_T_C2H_15,15,rw,0x0,,
,EN_T_C2H_14,14,rw,0x0,,
,EN_T_C2H_13,13,rw,0x0,,
,EN_T_C2H_12,12,rw,0x0,,
,EN_T_C2H_11,11,rw,0x0,,
,EN_T_C2H_10,10,rw,0x0,,
,EN_T_C2H_9,9,rw,0x0,,
,EN_T_C2H_8,8,rw,0x0,,
,EN_T_C2H_7,7,rw,0x0,,
,EN_T_C2H_6,6,rw,0x0,,
,EN_T_C2H_5,5,rw,0x0,,
,EN_T_C2H_4,4,rw,0x0,,
,EN_T_C2H_3,3,rw,0x0,,
,EN_T_C2H_2,2,rw,0x0,,
,EN_T_C2H_1,1,rw,0x0,,
,EN_T_C2H_0,0,rw,0x0,,
C2H_INTR_STATUS_1_REG,,,,,,
,C2H_31,31,ro,0x0,"Card to Host interrupt. HW updates to 1 or 0 for corresponding interrupts
 from DUT.
",
,C2H_30,30,ro,0x0,,
,C2H_29,29,ro,0x0,,
,C2H_28,28,ro,0x0,,
,C2H_27,27,ro,0x0,,
,C2H_26,26,ro,0x0,,
,C2H_25,25,ro,0x0,,
,C2H_24,24,ro,0x0,,
,C2H_23,23,ro,0x0,,
,C2H_22,22,ro,0x0,,
,C2H_21,21,ro,0x0,,
,C2H_20,20,ro,0x0,,
,C2H_19,19,ro,0x0,,
,C2H_18,18,ro,0x0,,
,C2H_17,17,ro,0x0,,
,C2H_16,16,ro,0x0,,
,C2H_15,15,ro,0x0,,
,C2H_14,14,ro,0x0,,
,C2H_13,13,ro,0x0,,
,C2H_12,12,ro,0x0,,
,C2H_11,11,ro,0x0,,
,C2H_10,10,ro,0x0,,
,C2H_9,9,ro,0x0,,
,C2H_8,8,ro,0x0,,
,C2H_7,7,ro,0x0,,
,C2H_6,6,ro,0x0,,
,C2H_5,5,ro,0x0,,
,C2H_4,4,ro,0x0,,
,C2H_3,3,ro,0x0,,
,C2H_2,2,ro,0x0,,
,C2H_1,1,ro,0x0,,
,C2H_0,0,ro,0x0,,
INTR_C2H_TOGGLE_STATUS_1_REG,,,,,,
,T_C2H_31,31,ro,0x0,"Card to Host interrupt toggle status. HW sets corresponding interrupt toggle status to 1 whenever there is any change in INTR Status ( Posedge or Negedge ) from DUT
",
,T_C2H_30,30,ro,0x0,,
,T_C2H_29,29,ro,0x0,,
,T_C2H_28,28,ro,0x0,,
,T_C2H_27,27,ro,0x0,,
,T_C2H_26,26,ro,0x0,,
,T_C2H_25,25,ro,0x0,,
,T_C2H_24,24,ro,0x0,,
,T_C2H_23,23,ro,0x0,,
,T_C2H_22,22,ro,0x0,,
,T_C2H_21,21,ro,0x0,,
,T_C2H_20,20,ro,0x0,,
,T_C2H_19,19,ro,0x0,,
,T_C2H_18,18,ro,0x0,,
,T_C2H_17,17,ro,0x0,,
,T_C2H_16,16,ro,0x0,,
,T_C2H_15,15,ro,0x0,,
,T_C2H_14,14,ro,0x0,,
,T_C2H_13,13,ro,0x0,,
,T_C2H_12,12,ro,0x0,,
,T_C2H_11,11,ro,0x0,,
,T_C2H_10,10,ro,0x0,,
,T_C2H_9,9,ro,0x0,,
,T_C2H_8,8,ro,0x0,,
,T_C2H_7,7,ro,0x0,,
,T_C2H_6,6,ro,0x0,,
,T_C2H_5,5,ro,0x0,,
,T_C2H_4,4,ro,0x0,,
,T_C2H_3,3,ro,0x0,,
,T_C2H_2,2,ro,0x0,,
,T_C2H_1,1,ro,0x0,,
,T_C2H_0,0,ro,0x0,,
INTR_C2H_TOGGLE_CLEAR_1_REG,,,,,,
,CLR_T_C2H_31,31,w1sraz,0x0,Card to Host interrupt toggle clear. SW sets corresponding clear bits to 1 to clear respective toggle status bits,
,CLR_T_C2H_30,30,w1sraz,0x0,,
,CLR_T_C2H_29,29,w1sraz,0x0,,
,CLR_T_C2H_28,28,w1sraz,0x0,,
,CLR_T_C2H_27,27,w1sraz,0x0,,
,CLR_T_C2H_26,26,w1sraz,0x0,,
,CLR_T_C2H_25,25,w1sraz,0x0,,
,CLR_T_C2H_24,24,w1sraz,0x0,,
,CLR_T_C2H_23,23,w1sraz,0x0,,
,CLR_T_C2H_22,22,w1sraz,0x0,,
,CLR_T_C2H_21,21,w1sraz,0x0,,
,CLR_T_C2H_20,20,w1sraz,0x0,,
,CLR_T_C2H_19,19,w1sraz,0x0,,
,CLR_T_C2H_18,18,w1sraz,0x0,,
,CLR_T_C2H_17,17,w1sraz,0x0,,
,CLR_T_C2H_16,16,w1sraz,0x0,,
,CLR_T_C2H_15,15,w1sraz,0x0,,
,CLR_T_C2H_14,14,w1sraz,0x0,,
,CLR_T_C2H_13,13,w1sraz,0x0,,
,CLR_T_C2H_12,12,w1sraz,0x0,,
,CLR_T_C2H_11,11,w1sraz,0x0,,
,CLR_T_C2H_10,10,w1sraz,0x0,,
,CLR_T_C2H_9,9,w1sraz,0x0,,
,CLR_T_C2H_8,8,w1sraz,0x0,,
,CLR_T_C2H_7,7,w1sraz,0x0,,
,CLR_T_C2H_6,6,w1sraz,0x0,,
,CLR_T_C2H_5,5,w1sraz,0x0,,
,CLR_T_C2H_4,4,w1sraz,0x0,,
,CLR_T_C2H_3,3,w1sraz,0x0,,
,CLR_T_C2H_2,2,w1sraz,0x0,,
,CLR_T_C2H_1,1,w1sraz,0x0,,
,CLR_T_C2H_0,0,w1sraz,0x0,,
INTR_C2H_TOGGLE_ENABLE_1_REG,,,,,,
,EN_T_C2H_31,31,rw,0x0,Card to Host interrupt toggle enable. SW sets corresponding bits to 1 to enable Interrupt generation towards Host whenever respective C2H INTR bits from DUT toggles. ,
,EN_T_C2H_30,30,rw,0x0,,
,EN_T_C2H_29,29,rw,0x0,,
,EN_T_C2H_28,28,rw,0x0,,
,EN_T_C2H_27,27,rw,0x0,,
,EN_T_C2H_26,26,rw,0x0,,
,EN_T_C2H_25,25,rw,0x0,,
,EN_T_C2H_24,24,rw,0x0,,
,EN_T_C2H_23,23,rw,0x0,,
,EN_T_C2H_22,22,rw,0x0,,
,EN_T_C2H_21,21,rw,0x0,,
,EN_T_C2H_20,20,rw,0x0,,
,EN_T_C2H_19,19,rw,0x0,,
,EN_T_C2H_18,18,rw,0x0,,
,EN_T_C2H_17,17,rw,0x0,,
,EN_T_C2H_16,16,rw,0x0,,
,EN_T_C2H_15,15,rw,0x0,,
,EN_T_C2H_14,14,rw,0x0,,
,EN_T_C2H_13,13,rw,0x0,,
,EN_T_C2H_12,12,rw,0x0,,
,EN_T_C2H_11,11,rw,0x0,,
,EN_T_C2H_10,10,rw,0x0,,
,EN_T_C2H_9,9,rw,0x0,,
,EN_T_C2H_8,8,rw,0x0,,
,EN_T_C2H_7,7,rw,0x0,,
,EN_T_C2H_6,6,rw,0x0,,
,EN_T_C2H_5,5,rw,0x0,,
,EN_T_C2H_4,4,rw,0x0,,
,EN_T_C2H_3,3,rw,0x0,,
,EN_T_C2H_2,2,rw,0x0,,
,EN_T_C2H_1,1,rw,0x0,,
,EN_T_C2H_0,0,rw,0x0,,
C2H_GPIO_0_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_1_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_2_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_3_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_4_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_5_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_6_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_7_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_8_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_9_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_10_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_11_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_12_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_13_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_14_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
C2H_GPIO_15_REG,,,,,To monitor 32-bit GPIO from FPGA,
,GPIO_31,31,ro,0x0,,
,GPIO_30,30,ro,0x0,,
,GPIO_29,29,ro,0x0,,
,GPIO_28,28,ro,0x0,,
,GPIO_27,27,ro,0x0,,
,GPIO_26,26,ro,0x0,,
,GPIO_25,25,ro,0x0,,
,GPIO_24,24,ro,0x0,,
,GPIO_23,23,ro,0x0,,
,GPIO_22,22,ro,0x0,,
,GPIO_21,21,ro,0x0,,
,GPIO_20,20,ro,0x0,,
,GPIO_19,19,ro,0x0,,
,GPIO_18,18,ro,0x0,,
,GPIO_17,17,ro,0x0,,
,GPIO_16,16,ro,0x0,,
,GPIO_15,15,ro,0x0,,
,GPIO_14,14,ro,0x0,,
,GPIO_13,13,ro,0x0,,
,GPIO_12,12,ro,0x0,,
,GPIO_11,11,ro,0x0,,
,GPIO_10,10,ro,0x0,,
,GPIO_9,9,ro,0x0,,
,GPIO_8,8,ro,0x0,,
,GPIO_7,7,ro,0x0,,
,GPIO_6,6,ro,0x0,,
,GPIO_5,5,ro,0x0,,
,GPIO_4,4,ro,0x0,,
,GPIO_3,3,ro,0x0,,
,GPIO_2,2,ro,0x0,,
,GPIO_1,1,ro,0x0,,
,GPIO_0,0,ro,0x0,,
H2C_GPIO_0_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_1_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_2_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_3_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_4_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_5_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_6_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_7_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_8_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_9_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_10_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_11_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_12_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_13_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_14_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_GPIO_15_REG,,,,,To send 32-bit GPIO from Host to  FPGA,
,GPIO_31,31,rw,0x0,,
,GPIO_30,30,rw,0x0,,
,GPIO_29,29,rw,0x0,,
,GPIO_28,28,rw,0x0,,
,GPIO_27,27,rw,0x0,,
,GPIO_26,26,rw,0x0,,
,GPIO_25,25,rw,0x0,,
,GPIO_24,24,rw,0x0,,
,GPIO_23,23,rw,0x0,,
,GPIO_22,22,rw,0x0,,
,GPIO_21,21,rw,0x0,,
,GPIO_20,20,rw,0x0,,
,GPIO_19,19,rw,0x0,,
,GPIO_18,18,rw,0x0,,
,GPIO_17,17,rw,0x0,,
,GPIO_16,16,rw,0x0,,
,GPIO_15,15,rw,0x0,,
,GPIO_14,14,rw,0x0,,
,GPIO_13,13,rw,0x0,,
,GPIO_12,12,rw,0x0,,
,GPIO_11,11,rw,0x0,,
,GPIO_10,10,rw,0x0,,
,GPIO_9,9,rw,0x0,,
,GPIO_8,8,rw,0x0,,
,GPIO_7,7,rw,0x0,,
,GPIO_6,6,rw,0x0,,
,GPIO_5,5,rw,0x0,,
,GPIO_4,4,rw,0x0,,
,GPIO_3,3,rw,0x0,,
,GPIO_2,2,rw,0x0,,
,GPIO_1,1,rw,0x0,,
,GPIO_0,0,rw,0x0,,
H2C_PULSE_0_REG,,,,,Card to FPGA 1-clock cycle pulse. Writing '1' to this register will generate 1-clock cycle pulse,
,PULSE_31,31,w1sraz,0x0,,
,PULSE_30,30,w1sraz,0x0,,
,PULSE_29,29,w1sraz,0x0,,
,PULSE_28,28,w1sraz,0x0,,
,PULSE_27,27,w1sraz,0x0,,
,PULSE_26,26,w1sraz,0x0,,
,PULSE_25,25,w1sraz,0x0,,
,PULSE_24,24,w1sraz,0x0,,
,PULSE_23,23,w1sraz,0x0,,
,PULSE_22,22,w1sraz,0x0,,
,PULSE_21,21,w1sraz,0x0,,
,PULSE_20,20,w1sraz,0x0,,
,PULSE_19,19,w1sraz,0x0,,
,PULSE_18,18,w1sraz,0x0,,
,PULSE_17,17,w1sraz,0x0,,
,PULSE_16,16,w1sraz,0x0,,
,PULSE_15,15,w1sraz,0x0,,
,PULSE_14,14,w1sraz,0x0,,
,PULSE_13,13,w1sraz,0x0,,
,PULSE_12,12,w1sraz,0x0,,
,PULSE_11,11,w1sraz,0x0,,
,PULSE_10,10,w1sraz,0x0,,
,PULSE_9,9,w1sraz,0x0,,
,PULSE_8,8,w1sraz,0x0,,
,PULSE_7,7,w1sraz,0x0,,
,PULSE_6,6,w1sraz,0x0,,
,PULSE_5,5,w1sraz,0x0,,
,PULSE_4,4,w1sraz,0x0,,
,PULSE_3,3,w1sraz,0x0,,
,PULSE_2,2,w1sraz,0x0,,
,PULSE_1,1,w1sraz,0x0,,
,PULSE_0,0,w1sraz,0x0,,
H2C_PULSE_1_REG,,,,,Card to FPGA 1-clock cycle pulse. Writing '1' to this register will generate 1-clock cycle pulse,
,PULSE_31,31,w1sraz,0x0,,
,PULSE_30,30,w1sraz,0x0,,
,PULSE_29,29,w1sraz,0x0,,
,PULSE_28,28,w1sraz,0x0,,
,PULSE_27,27,w1sraz,0x0,,
,PULSE_26,26,w1sraz,0x0,,
,PULSE_25,25,w1sraz,0x0,,
,PULSE_24,24,w1sraz,0x0,,
,PULSE_23,23,w1sraz,0x0,,
,PULSE_22,22,w1sraz,0x0,,
,PULSE_21,21,w1sraz,0x0,,
,PULSE_20,20,w1sraz,0x0,,
,PULSE_19,19,w1sraz,0x0,,
,PULSE_18,18,w1sraz,0x0,,
,PULSE_17,17,w1sraz,0x0,,
,PULSE_16,16,w1sraz,0x0,,
,PULSE_15,15,w1sraz,0x0,,
,PULSE_14,14,w1sraz,0x0,,
,PULSE_13,13,w1sraz,0x0,,
,PULSE_12,12,w1sraz,0x0,,
,PULSE_11,11,w1sraz,0x0,,
,PULSE_10,10,w1sraz,0x0,,
,PULSE_9,9,w1sraz,0x0,,
,PULSE_8,8,w1sraz,0x0,,
,PULSE_7,7,w1sraz,0x0,,
,PULSE_6,6,w1sraz,0x0,,
,PULSE_5,5,w1sraz,0x0,,
,PULSE_4,4,w1sraz,0x0,,
,PULSE_3,3,w1sraz,0x0,,
,PULSE_2,2,w1sraz,0x0,,
,PULSE_1,1,w1sraz,0x0,,
,PULSE_0,0,w1sraz,0x0,,
AXI_BRIDGE_CONFIG_REG,,,,,,
,RESERVED, 31:14,ro,0x0,,
,EXTEND_WSTRB,13,ro,NA,1: Each WSTRB bit is extended to 8 bits by replicating it. ; 0: WSTRB is not extended,
,RESERVED,12,ro,0x0,,
,ID_WIDTH , 11:4,ro,NA,ID_WIDTH : value of AXI-ID width,
,RESERVED,3,ro,0x0,,
,DATA_WIDTH, 2:0,ro,NA,"DATA_WIDTH : AXI-data width. 
0x0 : 8-bit ;

0x1 : 16-bit ;

0x2 : 32-bit ;

0x3 : 64-bit ;

0x4 : 128-bit ;

0x5 : 256-bit ;

0x6 : 512-bit ;

0x7 : 1024 ;",
AXI_MAX_DESC_REG,,,,,,
,MAX_DESC,31:00:00,ro,NA,,
INTR_STATUS_REG,,,,,,
,RESERVED, 31:4,ro,0x0,,
,COMP,3,ro,0x0,"COMP: This field is set if any of INTR_COMP_STATUS_REG bits are set.
Interrupt for completion of at least one transaction.
SW to read INTR_COMP_STATUS_REG to decode which transactions are complete",NOTE : The only way to clear source of error is to issue SRST of CONFIG_REG.
,C2H,2,ro,0x0,"C2H  : This field is set if any of INTR_C2H_STATUS_REG bits are set. 
SW to read INTR_C2H_STATUS_REG to decode which interrupt occurred.",
,ERROR,1,ro,0x0,"ERROR: Interrupt for system error scenario. 
These are not related to any particular transaction.
 SW to read INTR_ERROR_STATUS_REG to decode type of error. ",
,TXN_AVAIL,0,ro,0x0,"TXN_AVAIL: This field is set if any of INTR_TXN_AVAIL_STATUS_REG  bits are not set.
Interrupt for availability of at least one transaction from DUT. SW to read INTR_TXN_AVAIL_STATUS_REG  to decode which transactions are available.",
INTR_ERROR_STATUS_REG,,,,,,
,RESERVED, 31:2,ro,0x0,,
,ERR_1,1,ro,0x0,"ERR_1 :Error at XDMA slave interface  (this error is only valid for mode-1).

0 : No error ;

1 : Error",
,ERR_0,0,ro,0x0,"ERR_0:  Bridge generates Errors in case of following protocol
violations. 

Incorrect BUSER, BRESP in imm_bresp mode:
In imm_bresp mode, HW bridge provides BRESP of value 'b00' and BUSER of value of
AWUSER to DUT immediately after WR request acceptance from DUT.  If SW provides
the values of BRESP or BUSER other than above two, then HW bridge indicates
error.  

Incorrect WLAST Assertion:
If DUT Asserts incorrect WLAST. ( i.e. for a WR transaction, number of wdata
transfers does not match with awlen) 
0 : No error ;
1 : Error",
INTR_ERROR_CLEAR_REG,,,,,Writing a 1 to this bits clears the respective bit in the INTR_ERROR_STATUS_REG.,
,RESERVED, 31:2,w1sraz,0x0,,
,CLR_ERR_1,1,w1sraz,0x0,,
,CLR_ERR_0,0,w1sraz,0x0,,
INTR_ERROR_ENABLE_REG,,,,,,
,RESERVED, 31:3,ro,0x0,,
,EN_ERR_1,1,ro,0x0,"EN_ERR_1 : 

1 = enables interrupt generation if  ERR_1 bit in INTR_ERROR_STATUS_REG s set
0 = disables interrupt generation",Fields in this register are valid only when corresponding bit is valid in INTR_COMP_STATUS_REG
,EN_ERR_0,0,ro,0x0,"EN_ERR_0 : 

1 = enables interrupt generation if  ERR_0 bit in INTR_ERROR_STATUS_REG s set
0 = disables interrupt generation",
BRIDGE_RD_USER_CONFIG_REG,,,,,,
,RESERVED, 31:20,ro,0x0,,
,RUSER_WIDTH , 19:10,ro,NA,RUSER_WIDTH : value of the AXI-ruser width ,
,ARUSER_WIDTH , 9:0,ro,NA,ARUSER_WIDTH : value of the AXI-aruser width ,
BRIDGE_WR_USER_CONFIG_REG,,,,,,
,RESERVED, 31:30,ro,0x0,,
,BUSER_WIDTH , 29:20,ro,NA,BUSER_WIDTH : value of the AXI-buser width ,
,WUSER_WIDTH , 19:10,ro,NA,WUSER_WIDTH : value of the AXI-wuser width ,
,AWUSER_WIDTH , 9:0,ro,NA,AWUSER_WIDTH : value of the AXI-awuser width ,
OWNERSHIP_REG,,,,,,
,RESERVED, 31:16,ro,0x0,,
,OWNERSHIP, 15:0,ro,0x0,"OWNERSHIP: this bit indicates the current ownership of a particular transaction.

0: Ownership is with SW ;

1: Ownership is with HW ;

",
OWNERSHIP_FLIP_REG,,,,,,
,RESERVED, 31:16,w1sraz,0x0,,
,FLIP, 15:0,w1sraz,0x0,FLIP: SW to write in corresponding Bit to set OWNERSHIP to HW. Writing 1 to this register will update,
,,,,,corresponding bits in OWNERSHIP_REG. Writing 0 will have no effect on OWNERSHIP_REG. Read to this register will always return 0,
STATUS_RESP_REG,,,,,,
,RESP_15, 31:30,rw,0x0,"RESP_N: response from DUT for Nth transaction

In case of write: these bits represents BRESP

In case of read: these bits represents RRSEP. overall R response from DUT in case of read. ",
,RESP_14, 29:28,rw,0x0,,
,RESP_13, 27:26,rw,0x0,,
,RESP_12, 25:24,rw,0x0,,
,RESP_11, 23:22,rw,0x0,,
,RESP_10, 21:20,rw,0x0,,
,RESP_9, 19:18,rw,0x0,,
,RESP_8, 17:16,rw,0x0,,
,RESP_7, 15:14,rw,0x0,,
,RESP_6, 13:12,rw,0x0,,
,RESP_5, 11:10,rw,0x0,,
,RESP_4, 9:8,rw,0x0,,
,RESP_3, 7:6,rw,0x0,,
,RESP_2, 5:4,rw,0x0,,
,RESP_1, 3:2,rw,0x0,,"Note: all descriptor registers are named as DESC_*. ""N"" represents descriptor number (0-15)"
,RESP_0, 1:0,rw,0x0,,
INTR_TXN_AVAIL_STATUS_REG,,,,,,
,RESERVED, 31:16,ro,0x0,,
,AVAIL, 15:0,ro,0x0,"AVAIL: this bit indicates transaction request from DUT is available with Bridge.

0: Transation from DUT is not available ;

1: Transation from DUT is available",
INTR_TXN_AVAIL_CLEAR_REG,,,,,,
,RESERVED, 31:16,w1sraz,0x0,,
,CLR_AVAIL, 15:0,w1sraz,0x0,Writing a 1 to this bits clears the respective bit in the INTR_TXN_AVAIL_STATUS_REG.,
INTR_TXN_AVAIL_ENABLE_REG,,,,,,
,RESERVED, 31:16,rw,0x0,,
,EN_AVAIL, 15:0,rw,0x0,"EN_AVAIL : 

1 = enables interrupt generation if  AVAIL bit in INTR_TXN_AVAIL_STATUS_REG is set ;
0 = disables interrupt generation",
STATUS_RESP_COMP_REG,,,,,,
,RESERVED, 31:16,rw,0x0,,
,RESP_COMP, 15:0,rw,0x0,Each bit represents completion response of corresponding transaction from SW ,
STATUS_BUSY_REG,,,,,,
,RESERVED, 31:16,ro,0x0,,
,BUSY, 15:0,ro,0x0,Busy: this bit indicates that corresponding transaction is in process at DUT interface level,
INTR_COMP_STATUS_REG,,,,,,
,RESERVED, 31:16,ro,0x0,,
,COMP, 15:0,ro,0x0,Each bit represents completion of corresponding transaction. eg. bit 0 for completion of transaction represented by descriptor 0.,
INTR_COMP_CLEAR_REG,,,,,,
,RESERVED, 31:16,w1sraz,0x0,,
,CLR_COMP, 15:0,w1sraz,0x0,Writing a 1 to this bits clears the respective bit in the INTR_COMP_STATUS_REG.,
INTR_COMP_ENABLE_REG,,,,,,
,RESERVED, 31:16,rw,0x0,,
,EN_COMP, 15:0,rw,0x0,"EN_COMP: 

1 = enables interrupt generation if  COMPLETION bit in INTR_COMP_STATUS_REG is set ;
0 = disables interrupt generation",
RESP_ORDER_REG,,,,,Response Order Register for descriptor index. Self clear register. ,
,VALID,31,RW,0x0,VALID shows if DESC_IDX is valid.,
,RESERVED, 30:4,RW,0x0,,
,DESC_IDX, 3:0,RW,0x0,,
RESP_FIFO_FREE_LEVEL_REG,,,,,It represents free space left in the FIFO at given time. Depth of response FIFO is MAX_DESC.,
,RESERVED, 31:5,RO,0x0,,
,LEVEL, 4:0,RO,0x0,,
DESC_N_TXN_TYPE_REG,,,,,,
,RESERVED, 31:2,ro,0x0,,
,WR_STRB,1,ro,0x0,"If WR_STRB bit of register DESC_N_TXN_TYPE_REG is 0, SW can assume all wstrbs as “logic high” .
If WR_STRB bit of register DESC_N_TXN_TYPE_REG is 1, SW needs to read all wstrb in WSTRB_RAM. This is for cases of narrow transfers, unaligned transfers or any kind of wstrb holes(zeros).",
,WR_RD,0,ro,0x0,"
0 : Write Transaction ;

1 : Read Transaction",
DESC_N_SIZE_REG,,,,,,
,TXN_SIZE, 31:0,ro,0x0,"TXN_SIZE: Total number of Bytes to be transferred in a particular transaction.If user datawidth is represented in bits, then

     TXN_SIZE = (user datawidth) * (AXLEN+1) / (8)",
DESC_N_DATA_OFFSET_REG,,,,,,
,RESERVED, 31:14,ro,0x0,,
,ADDR, 13:0,ro,0x0,"For WR, offset addr of WDATA_RAM/WSTRB_RAM. For RD, offset addr of RDATA_RAM.",
DESC_N_DATA_HOST_ADDR_0_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WR or RD DATA. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_DATA_HOST_ADDR_1_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WR or RD DATA. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_DATA_HOST_ADDR_2_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WR or RD DATA. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_DATA_HOST_ADDR_3_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WR or RD DATA. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_WSTRB_HOST_ADDR_0_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WRSTRB. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_WSTRB_HOST_ADDR_1_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WRSTRB. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_WSTRB_HOST_ADDR_2_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WRSTRB. NOTE: Host address should always be 4K Bytes aligned,
DESC_N_WSTRB_HOST_ADDR_3_REG,,,,,,
,ADDR, 31:0,rw,0x0,Host Buffer Address for  WRSTRB. NOTE: Host address should always be 4K Bytes aligned, 31:0 
DESC_N_AXSIZE_REG,,,,,,
,RESERVED, 31:3,ro,0x0,,
,AXSIZE, 2:0,ro,0x0,This is equivalent to AXSIZE in AXI protocol. The maximum number of bytes to transfer in each data transfer in transaction. ,
DESC_N_ATTR_REG,,,,,,
,RESERVED, 31:19,ro,0x0,,
,AXREGION, 18:15,ro,0x0,"AXI3        : RESERVED
AXI4        : [3:0]
AXI4-Lite : RESERVED",
,AXQOS, 14:11,ro,0x0,"AXI3        : RESERVED
AXI4        : [3:0]
AXI4-Lite : RESERVED",
,AXPROT, 10:8,ro,0x0,"AXI3        : [2:0]
AXI4        : [2:0]
AXI4-Lite : [2:0]",
,AXCACHE, 7:4,ro,0x0,"AXI3        : [3:0]
AXI4        : [3:0]
AXI4-Lite : RESERVED",
,AXLOCK,  3:2  ,ro,0x0,"AXI3        : [1:0]
AXI4        : [0:0]
AXI4-Lite : RESERVED",
,AXBURST, 1:0,ro,0x0,"AXI3        : [1:0]
 AXI4        : [1:0]
 AXI4-Lite : RESERVED",
DESC_N_AXADDR_0_REG,,,,,,
,ADDR, 31:0,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXADDR_1_REG,,,,,,
,ADDR, 31:0,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXADDR_2_REG,,,,,,
,ADDR, 31:0,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXADDR_3_REG,,,,,,
,ADDR, 31:0,ro,0x0,DUT address (araddr/awaddr),
DESC_N_AXID_0_REG,,,,,,
,AXID, 31:0,ro,0x0,AXI AXID,
DESC_N_AXID_1_REG,,,,,,
,AXID, 31:0,ro,0x0,AXI AXID,
DESC_N_AXID_2_REG,,,,,,
,AXID, 31:0,ro,0x0,AXI AXID,
DESC_N_AXID_3_REG,,,,,,
,AXID, 31:0,ro,0x0,AXI AXID, 31:0 
DESC_N_AXUSER_0_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 63:32
DESC_N_AXUSER_1_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 95:64
DESC_N_AXUSER_2_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 127:96
DESC_N_AXUSER_3_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 159:128
DESC_N_AXUSER_4_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 191:160
DESC_N_AXUSER_5_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 223:192
DESC_N_AXUSER_6_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 255:224
DESC_N_AXUSER_7_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.",255:224
DESC_N_AXUSER_8_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 287:256
DESC_N_AXUSER_9_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 319:288
DESC_N_AXUSER_10_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 351:320
DESC_N_AXUSER_11_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 383:352
DESC_N_AXUSER_12_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 415:384
DESC_N_AXUSER_13_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 447:416
DESC_N_AXUSER_14_REG,,,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 511:480
DESC_N_AXUSER_15_REG,, ,,,,
,AXUSER, 31:0,ro,0x0,"AXUSER : This field is only valid for AXI4. For all other cases, this field is reserved.", 31:0 
DESC_N_XUSER_0_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 63:32
DESC_N_XUSER_1_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 95:64
DESC_N_XUSER_2_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 127:96
DESC_N_XUSER_3_REG,, ,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 159:128
DESC_N_XUSER_4_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 191:160
DESC_N_XUSER_5_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 223:192
DESC_N_XUSER_6_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 255:224
DESC_N_XUSER_7_REG,, ,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.",255:224
DESC_N_XUSER_8_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 287:256
DESC_N_XUSER_9_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 319:288
DESC_N_XUSER_10_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 351:320
DESC_N_XUSER_11_REG,, ,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 383:352
DESC_N_XUSER_12_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 415:384
DESC_N_XUSER_13_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 447:416
DESC_N_XUSER_14_REG,,,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.", 511:480
DESC_N_XUSER_15_REG,, ,,,,
,XUSER, 31:0,rw,0x0,"XUSER : This field can be BUSER or RUSER based on DESC_N_ATTR_REG(bit-0).This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of RUSER is supported per transaction.","Actual AXI-transaction size = (2^(AXSIZE)) * (AXLEN+1) . This size 

Maximum above size supported by AXI is 4 KB."
DESC_N_WUSER_0_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only constant value of WUSER is supported per transaction.", 63:32
DESC_N_WUSER_1_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 95:64
DESC_N_WUSER_2_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 127:96
DESC_N_WUSER_3_REG,, ,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 159:128
DESC_N_WUSER_4_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 191:160
DESC_N_WUSER_5_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 223:192
DESC_N_WUSER_6_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 255:224
DESC_N_WUSER_7_REG,, ,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.",255:224
DESC_N_WUSER_8_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 287:256
DESC_N_WUSER_9_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 319:288
DESC_N_WUSER_10_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 351:320
DESC_N_WUSER_11_REG,, ,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 383:352
DESC_N_WUSER_12_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 415:384
DESC_N_WUSER_13_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 447:416
DESC_N_WUSER_14_REG,,,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.", 511:480
DESC_N_WUSER_15_REG,, ,,,,
,WUSER, 31:0,ro,0x0,"WUSER : This field is only valid for AXI4. For all other cases, this field is reserved.

Only value of WUSER of Last beat of transaction is latched.",
