MODULE inverter(input)
	VAR
		output : boolean;
	ASSIGN
		init(output) := FALSE;
		next(output) := !input;

MODULE main
	VAR
		gate1 : process inverter(gate3.output);
		gate2 : process inverter(gate1.output);
		gate3 : process inverter(gate2.output);

SPEC AF ((gate1.output = gate2.output) & (gate2.output = gate3.output));
