#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbef610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xbef7a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xbe8010 .functor NOT 1, L_0xc20410, C4<0>, C4<0>, C4<0>;
L_0xc20170 .functor XOR 1, L_0xc20010, L_0xc200d0, C4<0>, C4<0>;
L_0xc20300 .functor XOR 1, L_0xc20170, L_0xc20230, C4<0>, C4<0>;
v0xc1d380_0 .net *"_ivl_10", 0 0, L_0xc20230;  1 drivers
v0xc1d480_0 .net *"_ivl_12", 0 0, L_0xc20300;  1 drivers
v0xc1d560_0 .net *"_ivl_2", 0 0, L_0xc1ff70;  1 drivers
v0xc1d620_0 .net *"_ivl_4", 0 0, L_0xc20010;  1 drivers
v0xc1d700_0 .net *"_ivl_6", 0 0, L_0xc200d0;  1 drivers
v0xc1d830_0 .net *"_ivl_8", 0 0, L_0xc20170;  1 drivers
v0xc1d910_0 .var "clk", 0 0;
v0xc1d9b0_0 .net "f_dut", 0 0, L_0xc1fd80;  1 drivers
v0xc1da50_0 .net "f_ref", 0 0, L_0xc1eb30;  1 drivers
v0xc1daf0_0 .var/2u "stats1", 159 0;
v0xc1db90_0 .var/2u "strobe", 0 0;
v0xc1dc30_0 .net "tb_match", 0 0, L_0xc20410;  1 drivers
v0xc1dcf0_0 .net "tb_mismatch", 0 0, L_0xbe8010;  1 drivers
v0xc1ddb0_0 .net "wavedrom_enable", 0 0, v0xc1b860_0;  1 drivers
v0xc1de50_0 .net "wavedrom_title", 511 0, v0xc1b920_0;  1 drivers
v0xc1df20_0 .net "x1", 0 0, v0xc1b9e0_0;  1 drivers
v0xc1dfc0_0 .net "x2", 0 0, v0xc1ba80_0;  1 drivers
v0xc1e170_0 .net "x3", 0 0, v0xc1bb70_0;  1 drivers
L_0xc1ff70 .concat [ 1 0 0 0], L_0xc1eb30;
L_0xc20010 .concat [ 1 0 0 0], L_0xc1eb30;
L_0xc200d0 .concat [ 1 0 0 0], L_0xc1fd80;
L_0xc20230 .concat [ 1 0 0 0], L_0xc1eb30;
L_0xc20410 .cmp/eeq 1, L_0xc1ff70, L_0xc20300;
S_0xbef930 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xbef7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xbdbe70 .functor NOT 1, v0xc1bb70_0, C4<0>, C4<0>, C4<0>;
L_0xbf0050 .functor AND 1, L_0xbdbe70, v0xc1ba80_0, C4<1>, C4<1>;
L_0xbe8080 .functor NOT 1, v0xc1b9e0_0, C4<0>, C4<0>, C4<0>;
L_0xc1e410 .functor AND 1, L_0xbf0050, L_0xbe8080, C4<1>, C4<1>;
L_0xc1e4e0 .functor NOT 1, v0xc1bb70_0, C4<0>, C4<0>, C4<0>;
L_0xc1e550 .functor AND 1, L_0xc1e4e0, v0xc1ba80_0, C4<1>, C4<1>;
L_0xc1e600 .functor AND 1, L_0xc1e550, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1e6c0 .functor OR 1, L_0xc1e410, L_0xc1e600, C4<0>, C4<0>;
L_0xc1e820 .functor NOT 1, v0xc1ba80_0, C4<0>, C4<0>, C4<0>;
L_0xc1e890 .functor AND 1, v0xc1bb70_0, L_0xc1e820, C4<1>, C4<1>;
L_0xc1e9b0 .functor AND 1, L_0xc1e890, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1ea20 .functor OR 1, L_0xc1e6c0, L_0xc1e9b0, C4<0>, C4<0>;
L_0xc1eba0 .functor AND 1, v0xc1bb70_0, v0xc1ba80_0, C4<1>, C4<1>;
L_0xc1ec10 .functor AND 1, L_0xc1eba0, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1eb30 .functor OR 1, L_0xc1ea20, L_0xc1ec10, C4<0>, C4<0>;
v0xbe8280_0 .net *"_ivl_0", 0 0, L_0xbdbe70;  1 drivers
v0xbe8320_0 .net *"_ivl_10", 0 0, L_0xc1e550;  1 drivers
v0xbdbee0_0 .net *"_ivl_12", 0 0, L_0xc1e600;  1 drivers
v0xc1a1c0_0 .net *"_ivl_14", 0 0, L_0xc1e6c0;  1 drivers
v0xc1a2a0_0 .net *"_ivl_16", 0 0, L_0xc1e820;  1 drivers
v0xc1a3d0_0 .net *"_ivl_18", 0 0, L_0xc1e890;  1 drivers
v0xc1a4b0_0 .net *"_ivl_2", 0 0, L_0xbf0050;  1 drivers
v0xc1a590_0 .net *"_ivl_20", 0 0, L_0xc1e9b0;  1 drivers
v0xc1a670_0 .net *"_ivl_22", 0 0, L_0xc1ea20;  1 drivers
v0xc1a7e0_0 .net *"_ivl_24", 0 0, L_0xc1eba0;  1 drivers
v0xc1a8c0_0 .net *"_ivl_26", 0 0, L_0xc1ec10;  1 drivers
v0xc1a9a0_0 .net *"_ivl_4", 0 0, L_0xbe8080;  1 drivers
v0xc1aa80_0 .net *"_ivl_6", 0 0, L_0xc1e410;  1 drivers
v0xc1ab60_0 .net *"_ivl_8", 0 0, L_0xc1e4e0;  1 drivers
v0xc1ac40_0 .net "f", 0 0, L_0xc1eb30;  alias, 1 drivers
v0xc1ad00_0 .net "x1", 0 0, v0xc1b9e0_0;  alias, 1 drivers
v0xc1adc0_0 .net "x2", 0 0, v0xc1ba80_0;  alias, 1 drivers
v0xc1ae80_0 .net "x3", 0 0, v0xc1bb70_0;  alias, 1 drivers
S_0xc1afc0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xbef7a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xc1b7a0_0 .net "clk", 0 0, v0xc1d910_0;  1 drivers
v0xc1b860_0 .var "wavedrom_enable", 0 0;
v0xc1b920_0 .var "wavedrom_title", 511 0;
v0xc1b9e0_0 .var "x1", 0 0;
v0xc1ba80_0 .var "x2", 0 0;
v0xc1bb70_0 .var "x3", 0 0;
E_0xbea540/0 .event negedge, v0xc1b7a0_0;
E_0xbea540/1 .event posedge, v0xc1b7a0_0;
E_0xbea540 .event/or E_0xbea540/0, E_0xbea540/1;
E_0xbea2d0 .event negedge, v0xc1b7a0_0;
E_0xbd59f0 .event posedge, v0xc1b7a0_0;
S_0xc1b2a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xc1afc0;
 .timescale -12 -12;
v0xc1b4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc1b5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xc1afc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc1bc70 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xbef7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xc1ee40 .functor NOT 1, v0xc1bb70_0, C4<0>, C4<0>, C4<0>;
L_0xc1efc0 .functor NOT 1, v0xc1ba80_0, C4<0>, C4<0>, C4<0>;
L_0xc1f160 .functor AND 1, L_0xc1ee40, L_0xc1efc0, C4<1>, C4<1>;
L_0xc1f270 .functor NOT 1, v0xc1b9e0_0, C4<0>, C4<0>, C4<0>;
L_0xc1f420 .functor AND 1, L_0xc1f160, L_0xc1f270, C4<1>, C4<1>;
L_0xc1f530 .functor NOT 1, v0xc1bb70_0, C4<0>, C4<0>, C4<0>;
L_0xc1f5e0 .functor AND 1, L_0xc1f530, v0xc1ba80_0, C4<1>, C4<1>;
L_0xc1f6a0 .functor AND 1, L_0xc1f5e0, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1f7b0 .functor OR 1, L_0xc1f420, L_0xc1f6a0, C4<0>, C4<0>;
L_0xc1f8c0 .functor NOT 1, v0xc1ba80_0, C4<0>, C4<0>, C4<0>;
L_0xc1f990 .functor AND 1, v0xc1bb70_0, L_0xc1f8c0, C4<1>, C4<1>;
L_0xc1fa00 .functor AND 1, L_0xc1f990, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1fb30 .functor OR 1, L_0xc1f7b0, L_0xc1fa00, C4<0>, C4<0>;
L_0xc1fc40 .functor AND 1, v0xc1bb70_0, v0xc1ba80_0, C4<1>, C4<1>;
L_0xc1fac0 .functor AND 1, L_0xc1fc40, v0xc1b9e0_0, C4<1>, C4<1>;
L_0xc1fd80 .functor OR 1, L_0xc1fb30, L_0xc1fac0, C4<0>, C4<0>;
v0xc1be80_0 .net *"_ivl_0", 0 0, L_0xc1ee40;  1 drivers
v0xc1bf60_0 .net *"_ivl_10", 0 0, L_0xc1f530;  1 drivers
v0xc1c040_0 .net *"_ivl_12", 0 0, L_0xc1f5e0;  1 drivers
v0xc1c130_0 .net *"_ivl_14", 0 0, L_0xc1f6a0;  1 drivers
v0xc1c210_0 .net *"_ivl_16", 0 0, L_0xc1f7b0;  1 drivers
v0xc1c340_0 .net *"_ivl_18", 0 0, L_0xc1f8c0;  1 drivers
v0xc1c420_0 .net *"_ivl_2", 0 0, L_0xc1efc0;  1 drivers
v0xc1c500_0 .net *"_ivl_20", 0 0, L_0xc1f990;  1 drivers
v0xc1c5e0_0 .net *"_ivl_22", 0 0, L_0xc1fa00;  1 drivers
v0xc1c750_0 .net *"_ivl_24", 0 0, L_0xc1fb30;  1 drivers
v0xc1c830_0 .net *"_ivl_26", 0 0, L_0xc1fc40;  1 drivers
v0xc1c910_0 .net *"_ivl_28", 0 0, L_0xc1fac0;  1 drivers
v0xc1c9f0_0 .net *"_ivl_4", 0 0, L_0xc1f160;  1 drivers
v0xc1cad0_0 .net *"_ivl_6", 0 0, L_0xc1f270;  1 drivers
v0xc1cbb0_0 .net *"_ivl_8", 0 0, L_0xc1f420;  1 drivers
v0xc1cc90_0 .net "f", 0 0, L_0xc1fd80;  alias, 1 drivers
v0xc1cd50_0 .net "x1", 0 0, v0xc1b9e0_0;  alias, 1 drivers
v0xc1cf00_0 .net "x2", 0 0, v0xc1ba80_0;  alias, 1 drivers
v0xc1cff0_0 .net "x3", 0 0, v0xc1bb70_0;  alias, 1 drivers
S_0xc1d160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xbef7a0;
 .timescale -12 -12;
E_0xbea790 .event anyedge, v0xc1db90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc1db90_0;
    %nor/r;
    %assign/vec4 v0xc1db90_0, 0;
    %wait E_0xbea790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc1afc0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc1b9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc1ba80_0, 0;
    %assign/vec4 v0xc1bb70_0, 0;
    %wait E_0xbea2d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbd59f0;
    %load/vec4 v0xc1bb70_0;
    %load/vec4 v0xc1ba80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xc1b9e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xc1b9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc1ba80_0, 0;
    %assign/vec4 v0xc1bb70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xbea2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc1b5a0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbea540;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xc1b9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc1ba80_0, 0;
    %assign/vec4 v0xc1bb70_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xbef7a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1d910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc1db90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xbef7a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xc1d910_0;
    %inv;
    %store/vec4 v0xc1d910_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xbef7a0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc1b7a0_0, v0xc1dcf0_0, v0xc1e170_0, v0xc1dfc0_0, v0xc1df20_0, v0xc1da50_0, v0xc1d9b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xbef7a0;
T_7 ;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xbef7a0;
T_8 ;
    %wait E_0xbea540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc1daf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1daf0_0, 4, 32;
    %load/vec4 v0xc1dc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1daf0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc1daf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1daf0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xc1da50_0;
    %load/vec4 v0xc1da50_0;
    %load/vec4 v0xc1d9b0_0;
    %xor;
    %load/vec4 v0xc1da50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1daf0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xc1daf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc1daf0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can1_depth10/human/truthtable1/iter3/response0/top_module.sv";
