Loading plugins phase: Elapsed time ==> 0s.174ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -d CY8C4245PVI-482 -s C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (1010 SPS) differs from the desired sample rate (1000 SPS) due to the clock configuration in the DWR.
 * C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.669ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.065ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 Revelite_Batt_PSoC4.v -verilog
======================================================================

======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 Revelite_Batt_PSoC4.v -verilog
======================================================================

======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 -verilog Revelite_Batt_PSoC4.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 29 17:02:24 2025


======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   vpp
Options  :    -yv2 -q10 Revelite_Batt_PSoC4.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Oct 29 17:02:24 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Revelite_Batt_PSoC4.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 -verilog Revelite_Batt_PSoC4.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 29 17:02:24 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\codegentemp\Revelite_Batt_PSoC4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\codegentemp\Revelite_Batt_PSoC4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.

tovif:  No errors.


======================================================================
Compiling:  Revelite_Batt_PSoC4.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 -verilog Revelite_Batt_PSoC4.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 29 17:02:24 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\codegentemp\Revelite_Batt_PSoC4.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\codegentemp\Revelite_Batt_PSoC4.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC:Net_3125\
	\ADC:Net_3126\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_43
	Net_44
	Net_45
	Net_46
	Net_47
	Net_48
	Net_49
	Net_52
	Net_53
	Net_60
	\I2CM:Net_1257\
	\I2CM:uncfg_rx_irq\
	\I2CM:Net_1099\
	\I2CM:Net_1258\
	Net_95
	Net_96
	Net_97
	Net_98
	Net_99
	Net_100
	Net_101
	Net_104
	Net_105
	Net_112


Deleted 30 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:Net_82\ to \PWM_1:Net_66\
Aliasing \PWM_1:Net_72\ to \PWM_1:Net_66\
Aliasing tmpOE__PWM1_net_0 to \PWM_1:Net_69\
Aliasing zero to \PWM_1:Net_66\
Aliasing one to \PWM_1:Net_69\
Aliasing \PWM_2:Net_81\ to \PWM_1:Net_81\
Aliasing \PWM_2:Net_69\ to \PWM_1:Net_69\
Aliasing \PWM_2:Net_66\ to \PWM_1:Net_66\
Aliasing \PWM_2:Net_82\ to \PWM_1:Net_66\
Aliasing \PWM_2:Net_72\ to \PWM_1:Net_66\
Aliasing tmpOE__PWM2_net_0 to \PWM_1:Net_69\
Aliasing \ADC:Net_3107\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3106\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3105\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3104\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3103\ to \PWM_1:Net_66\
Aliasing \ADC:tmpOE__Bypass_net_0\ to \PWM_1:Net_69\
Aliasing \ADC:Net_3207_1\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3207_0\ to \PWM_1:Net_66\
Aliasing \ADC:Net_3235\ to \PWM_1:Net_66\
Aliasing tmpOE__VSENSE_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__VBUS_SENSE_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__B_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__BATT_NTC_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__THERM_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__A_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__VBAT_SENSE_net_0 to \PWM_1:Net_69\
Aliasing \UART:select_s_wire\ to \PWM_1:Net_66\
Aliasing \UART:sclk_s_wire\ to \PWM_1:Net_66\
Aliasing \UART:mosi_s_wire\ to \PWM_1:Net_66\
Aliasing \UART:miso_m_wire\ to \PWM_1:Net_66\
Aliasing \UART:tmpOE__tx_net_0\ to \PWM_1:Net_69\
Aliasing \UART:tmpOE__rx_net_0\ to \PWM_1:Net_69\
Aliasing \UART:cts_wire\ to \PWM_1:Net_66\
Aliasing tmpOE__ACTLED_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__ERRLED_net_0 to \PWM_1:Net_69\
Aliasing \QuadDec:Net_75\ to \PWM_1:Net_66\
Aliasing \QuadDec:Net_66\ to \PWM_1:Net_66\
Aliasing \QuadDec:Net_82\ to \PWM_1:Net_66\
Aliasing \I2CM:select_s_wire\ to \PWM_1:Net_66\
Aliasing \I2CM:rx_wire\ to \PWM_1:Net_66\
Aliasing \I2CM:sclk_s_wire\ to \PWM_1:Net_66\
Aliasing \I2CM:mosi_s_wire\ to \PWM_1:Net_66\
Aliasing \I2CM:miso_m_wire\ to \PWM_1:Net_66\
Aliasing \I2CM:tmpOE__sda_net_0\ to \PWM_1:Net_69\
Aliasing \I2CM:tmpOE__scl_net_0\ to \PWM_1:Net_69\
Aliasing \I2CM:cts_wire\ to \PWM_1:Net_66\
Aliasing tmpOE__OC_FLAG_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__USB_INT_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__LATCH_INT_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__CHRG_OK_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__CMP_OUT_net_0 to \PWM_1:Net_69\
Aliasing tmpOE__OTG_VAP_net_0 to \PWM_1:Net_69\
Removing Lhs of wire \PWM_1:Net_81\[1] = Net_80[13]
Removing Lhs of wire \PWM_1:Net_75\[2] = Net_78[9]
Removing Lhs of wire \PWM_1:Net_82\[5] = \PWM_1:Net_66\[4]
Removing Lhs of wire \PWM_1:Net_72\[6] = \PWM_1:Net_66\[4]
Removing Rhs of wire tmpOE__PWM1_net_0[16] = \PWM_1:Net_69\[3]
Removing Rhs of wire zero[20] = \PWM_1:Net_66\[4]
Removing Lhs of wire one[21] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \PWM_2:Net_81\[24] = Net_80[13]
Removing Lhs of wire \PWM_2:Net_75\[25] = Net_92[32]
Removing Lhs of wire \PWM_2:Net_69\[26] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \PWM_2:Net_66\[27] = zero[20]
Removing Lhs of wire \PWM_2:Net_82\[28] = zero[20]
Removing Lhs of wire \PWM_2:Net_72\[29] = zero[20]
Removing Lhs of wire tmpOE__PWM2_net_0[37] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \ADC:Net_3107\[123] = zero[20]
Removing Lhs of wire \ADC:Net_3106\[124] = zero[20]
Removing Lhs of wire \ADC:Net_3105\[125] = zero[20]
Removing Lhs of wire \ADC:Net_3104\[126] = zero[20]
Removing Lhs of wire \ADC:Net_3103\[127] = zero[20]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[129] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \ADC:Net_17\[184] = \ADC:Net_1845\[45]
Removing Lhs of wire \ADC:Net_3207_1\[206] = zero[20]
Removing Lhs of wire \ADC:Net_3207_0\[207] = zero[20]
Removing Lhs of wire \ADC:Net_3235\[208] = zero[20]
Removing Lhs of wire tmpOE__VSENSE_net_0[275] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__VBUS_SENSE_net_0[281] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__B_net_0[289] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__BATT_NTC_net_0[295] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__THERM_net_0[301] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__A_net_0[307] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__VBAT_SENSE_net_0[313] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \UART:select_s_wire\[320] = zero[20]
Removing Rhs of wire \UART:rx_wire\[321] = \UART:Net_1268\[322]
Removing Lhs of wire \UART:Net_1170\[325] = \UART:Net_847\[319]
Removing Lhs of wire \UART:sclk_s_wire\[326] = zero[20]
Removing Lhs of wire \UART:mosi_s_wire\[327] = zero[20]
Removing Lhs of wire \UART:miso_m_wire\[328] = zero[20]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[330] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[339] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \UART:cts_wire\[343] = zero[20]
Removing Lhs of wire tmpOE__ACTLED_net_0[370] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__ERRLED_net_0[376] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \QuadDec:Net_81\[382] = Net_68[287]
Removing Lhs of wire \QuadDec:Net_75\[383] = zero[20]
Removing Lhs of wire \QuadDec:Net_69\[384] = Net_69[308]
Removing Lhs of wire \QuadDec:Net_66\[385] = zero[20]
Removing Lhs of wire \QuadDec:Net_82\[386] = zero[20]
Removing Lhs of wire \QuadDec:Net_72\[387] = Net_75[290]
Removing Lhs of wire \I2CM:select_s_wire\[396] = zero[20]
Removing Lhs of wire \I2CM:rx_wire\[397] = zero[20]
Removing Lhs of wire \I2CM:Net_1170\[400] = \I2CM:Net_847\[395]
Removing Lhs of wire \I2CM:sclk_s_wire\[401] = zero[20]
Removing Lhs of wire \I2CM:mosi_s_wire\[402] = zero[20]
Removing Lhs of wire \I2CM:miso_m_wire\[403] = zero[20]
Removing Lhs of wire \I2CM:tmpOE__sda_net_0\[405] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \I2CM:tmpOE__scl_net_0\[411] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire \I2CM:cts_wire\[420] = zero[20]
Removing Lhs of wire tmpOE__OC_FLAG_net_0[446] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__USB_INT_net_0[456] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__LATCH_INT_net_0[461] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__CHRG_OK_net_0[466] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__CMP_OUT_net_0[472] = tmpOE__PWM1_net_0[16]
Removing Lhs of wire tmpOE__OTG_VAP_net_0[478] = tmpOE__PWM1_net_0[16]

------------------------------------------------------
Aliased 0 equations, 63 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -dcpsoc3 Revelite_Batt_PSoC4.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.556ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 29 October 2025 17:02:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\jimvr\WarpWorking\Revelite_Batt\Revelite_Batt_PSoC4.cydsn\Revelite_Batt_PSoC4.cyprj -d CY8C4245PVI-482 Revelite_Batt_PSoC4.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 8: Automatic-assigning  clock 'Clock_1'. Signal=Net_80_ff8
    Fixed Function Clock 9: Automatic-assigning  clock 'Clock_1'. Signal=Net_80_ff9
    Fixed Function Clock 2: Automatic-assigning  clock 'I2CM_SCBCLK'. Signal=\I2CM:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff7\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
    Fixed Function Clock 10: Automatic-assigning  clock 'Clock_2'. Signal=Net_68_ff10
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PWM1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM1(0)__PA ,
            pin_input => Net_3 ,
            pad => PWM1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWM2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM2(0)__PA ,
            pin_input => Net_13 ,
            pad => PWM2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_3225\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = VSENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VSENSE(0)__PA ,
            analog_term => Net_25 ,
            pad => VSENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VBUS_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VBUS_SENSE(0)__PA ,
            analog_term => Net_26 ,
            pad => VBUS_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            fb => Net_75 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BATT_NTC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BATT_NTC(0)__PA ,
            analog_term => Net_182 ,
            pad => BATT_NTC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = THERM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => THERM(0)__PA ,
            analog_term => Net_173 ,
            pad => THERM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A(0)__PA ,
            fb => Net_69 ,
            pad => A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VBAT_SENSE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VBAT_SENSE(0)__PA ,
            analog_term => Net_212 ,
            pad => VBAT_SENSE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ACTLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ACTLED(0)__PA ,
            pad => ACTLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ERRLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ERRLED(0)__PA ,
            pad => ERRLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:sda(0)\__PA ,
            fb => Net_110 ,
            pad => \I2CM:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:scl(0)\__PA ,
            fb => Net_109 ,
            pad => \I2CM:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = OC_FLAG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OC_FLAG(0)__PA ,
            pad => OC_FLAG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = USB_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => USB_INT(0)__PA ,
            fb => Net_222 ,
            pad => USB_INT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LATCH_INT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LATCH_INT(0)__PA ,
            fb => Net_220 ,
            pad => LATCH_INT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CHRG_OK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CHRG_OK(0)__PA ,
            pad => CHRG_OK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CMP_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CMP_OUT(0)__PA ,
            pad => CMP_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OTG_VAP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OTG_VAP(0)__PA ,
            pad => OTG_VAP(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DIM_isr
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_93 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Encoder_isr
        PORT MAP (
            interrupt => Net_70 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_222 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =LATCH_isr
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   24 :    0 :   24 : 100.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   32 :   32 :  0.00 %
  Unique P-terms              :    0 :   64 :   64 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    4 :    4 :  0.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    0 :    4 :    4 :  0.00 %
Comparator/Opamp              :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.038ms
Tech Mapping phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
PWM1(0)                             : [IOP=(1)][IoId=(2)]                
PWM2(0)                             : [IOP=(1)][IoId=(0)]                
\ADC:Bypass(0)\                     : [IOP=(1)][IoId=(7)]                
VSENSE(0)                           : [IOP=(2)][IoId=(2)]                
VBUS_SENSE(0)                       : [IOP=(2)][IoId=(7)]                
B(0)                                : [IOP=(0)][IoId=(2)]                
BATT_NTC(0)                         : [IOP=(2)][IoId=(5)]                
THERM(0)                            : [IOP=(2)][IoId=(6)]                
A(0)                                : [IOP=(0)][IoId=(0)]                
VBAT_SENSE(0)                       : [IOP=(2)][IoId=(4)]                
\UART:tx(0)\                        : [IOP=(4)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(4)][IoId=(0)]                
ACTLED(0)                           : [IOP=(4)][IoId=(2)]                
ERRLED(0)                           : [IOP=(4)][IoId=(3)]                
\I2CM:sda(0)\                       : [IOP=(3)][IoId=(1)]                
\I2CM:scl(0)\                       : [IOP=(3)][IoId=(0)]                
OC_FLAG(0)                          : [IOP=(1)][IoId=(1)]                
USB_INT(0)                          : [IOP=(2)][IoId=(3)]                
LATCH_INT(0)                        : [IOP=(0)][IoId=(1)]                
CHRG_OK(0)                          : [IOP=(0)][IoId=(7)]                
CMP_OUT(0)                          : [IOP=(0)][IoId=(3)]                
OTG_VAP(0)                          : [IOP=(0)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   
\I2CM:SCB\                          : SCB_[FFB(SCB,1)]                   
\PWM_1:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,3)]               
\PWM_2:cy_m0s8_tcpwm_1\             : TCPWM_[FFB(TCPWM,2)]               
\QuadDec:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.0842606s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.233ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0242882 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_173 {
    p2_6
  }
  Net: Net_182 {
    p2_5
  }
  Net: Net_212 {
    p2_4
  }
  Net: Net_25 {
    p2_2
  }
  Net: Net_26 {
    p2_7
  }
  Net: \ADC:Net_1851\ {
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:Net_3225\ {
    p1_7
    swh_1
    Net_2120
  }
  Net: \ADC:mux_bus_minus_0\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_minus_2\ {
  }
  Net: \ADC:mux_bus_minus_3\ {
  }
  Net: \ADC:mux_bus_minus_4\ {
  }
  Net: \ADC:mux_bus_minus_5\ {
  }
  Net: \ADC:mux_bus_plus_5\ {
  }
  Net: \ADC:muxout_plus\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw2
    SARMUX0_sw7
    SARMUX0_sw6
    SARMUX0_sw5
    SARMUX0_sw4
  }
  Net: \ADC:muxout_minus\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p2_6                                             -> Net_173
  p2_5                                             -> Net_182
  p2_4                                             -> Net_212
  p2_2                                             -> Net_25
  p2_7                                             -> Net_26
  p1_7                                             -> \ADC:Net_3225\
  swh_1                                            -> \ADC:Net_3225\
  Net_2120                                         -> \ADC:Net_3225\
  sarmux_vplus                                     -> \ADC:muxout_plus\
  SARMUX0_sw2                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw7                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw6                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw5                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw4                                      -> AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC:muxout_minus\
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC:muxout_plus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_25
      Outer: SARMUX0_sw2
      Inner: __open__
      Path {
        SARMUX0_sw2
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_26
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 2 {
      Net:   Net_173
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 3 {
      Net:   Net_182
      Outer: SARMUX0_sw5
      Inner: __open__
      Path {
        SARMUX0_sw5
        p2_5
      }
    }
    Arm: 4 {
      Net:   Net_212
      Outer: SARMUX0_sw4
      Inner: __open__
      Path {
        SARMUX0_sw4
        p2_4
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC:muxout_minus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC:Net_1851\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =LATCH_isr
        PORT MAP (
            interrupt => Net_220 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_222 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => Net_93 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =Encoder_isr
        PORT MAP (
            interrupt => Net_70 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(19)] 
    interrupt: Name =DIM_isr
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A(0)__PA ,
        fb => Net_69 ,
        pad => A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LATCH_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LATCH_INT(0)__PA ,
        fb => Net_220 ,
        pad => LATCH_INT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        fb => Net_75 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CMP_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CMP_OUT(0)__PA ,
        pad => CMP_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = OTG_VAP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OTG_VAP(0)__PA ,
        pad => OTG_VAP(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CHRG_OK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CHRG_OK(0)__PA ,
        pad => CHRG_OK(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM2(0)__PA ,
        pin_input => Net_13 ,
        pad => PWM2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OC_FLAG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OC_FLAG(0)__PA ,
        pad => OC_FLAG(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWM1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM1(0)__PA ,
        pin_input => Net_3 ,
        pad => PWM1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_3225\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = VSENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VSENSE(0)__PA ,
        analog_term => Net_25 ,
        pad => VSENSE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = USB_INT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => USB_INT(0)__PA ,
        fb => Net_222 ,
        pad => USB_INT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VBAT_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VBAT_SENSE(0)__PA ,
        analog_term => Net_212 ,
        pad => VBAT_SENSE(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BATT_NTC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BATT_NTC(0)__PA ,
        analog_term => Net_182 ,
        pad => BATT_NTC(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = THERM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => THERM(0)__PA ,
        analog_term => Net_173 ,
        pad => THERM(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VBUS_SENSE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VBUS_SENSE(0)__PA ,
        analog_term => Net_26 ,
        pad => VBUS_SENSE(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:scl(0)\__PA ,
        fb => Net_109 ,
        pad => \I2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:sda(0)\__PA ,
        fb => Net_110 ,
        pad => \I2CM:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ACTLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ACTLED(0)__PA ,
        pad => ACTLED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ERRLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ERRLED(0)__PA ,
        pad => ERRLED(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_8 => Net_80_ff8 ,
            ff_div_9 => Net_80_ff9 ,
            ff_div_2 => \I2CM:Net_847_ff2\ ,
            ff_div_7 => \ADC:Net_1845_ff7\ ,
            ff_div_3 => \UART:Net_847_ff3\ ,
            ff_div_10 => Net_68_ff10 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_41 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_59 ,
            tr_rx_req => Net_50 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2CM:SCB\
        PORT MAP (
            clock => \I2CM:Net_847_ff2\ ,
            interrupt => Net_93 ,
            uart_tx => \I2CM:tx_wire\ ,
            uart_rts => \I2CM:rts_wire\ ,
            mosi_m => \I2CM:mosi_m_wire\ ,
            select_m_3 => \I2CM:select_m_wire_3\ ,
            select_m_2 => \I2CM:select_m_wire_2\ ,
            select_m_1 => \I2CM:select_m_wire_1\ ,
            select_m_0 => \I2CM:select_m_wire_0\ ,
            sclk_m => \I2CM:sclk_m_wire\ ,
            miso_s => \I2CM:miso_s_wire\ ,
            i2c_scl => Net_109 ,
            i2c_sda => Net_110 ,
            tr_tx_req => Net_111 ,
            tr_rx_req => Net_102 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\QuadDec:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_68_ff10 ,
            capture => zero ,
            count => Net_69 ,
            reload => zero ,
            stop => zero ,
            start => Net_75 ,
            tr_underflow => Net_77 ,
            tr_overflow => Net_73 ,
            tr_compare_match => Net_67 ,
            line => Net_71 ,
            line_compl => Net_72 ,
            interrupt => Net_70 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,2): 
    m0s8tcpwmcell: Name =\PWM_2:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_80_ff9 ,
            capture => Net_92 ,
            count => tmpOE__PWM1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_19 ,
            tr_overflow => Net_15 ,
            tr_compare_match => Net_92 ,
            line => Net_13 ,
            line_compl => Net_14 ,
            interrupt => Net_12 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,3): 
    m0s8tcpwmcell: Name =\PWM_1:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_80_ff8 ,
            capture => Net_78 ,
            count => tmpOE__PWM1_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_9 ,
            tr_overflow => Net_5 ,
            tr_compare_match => Net_78 ,
            line => Net_3 ,
            line_compl => Net_4 ,
            interrupt => Net_2 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => \ADC:muxout_plus\ ,
            vminus => \ADC:muxout_minus\ ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff7\ ,
            sample_done => Net_210 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            eos_intr => Net_209 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_8\
        PORT MAP (
            muxin_plus_4 => Net_212 ,
            muxin_plus_3 => Net_182 ,
            muxin_plus_2 => Net_173 ,
            muxin_plus_1 => Net_26 ,
            muxin_plus_0 => Net_25 ,
            muxin_minus_4 => \ADC:mux_bus_minus_4\ ,
            muxin_minus_3 => \ADC:mux_bus_minus_3\ ,
            muxin_minus_2 => \ADC:mux_bus_minus_2\ ,
            muxin_minus_1 => \ADC:mux_bus_minus_1\ ,
            muxin_minus_0 => \ADC:mux_bus_minus_0\ ,
            cmn_neg_0 => \ADC:Net_1851\ ,
            vout_plus => \ADC:muxout_plus\ ,
            vout_minus => \ADC:muxout_minus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "00000"
            muxin_width = 5
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |            A(0) | FB(Net_69)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |    LATCH_INT(0) | FB(Net_220)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |            B(0) | FB(Net_75)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      CMP_OUT(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      OTG_VAP(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      CHRG_OK(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |         PWM2(0) | In(Net_13)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      OC_FLAG(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         PWM1(0) | In(Net_3)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \ADC:Bypass(0)\ | Analog(\ADC:Net_3225\)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   2 |   2 |     * |      NONE |      HI_Z_ANALOG |       VSENSE(0) | Analog(Net_25)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      USB_INT(0) | FB(Net_222)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   VBAT_SENSE(0) | Analog(Net_212)
     |   5 |     * |      NONE |      HI_Z_ANALOG |     BATT_NTC(0) | Analog(Net_182)
     |   6 |     * |      NONE |      HI_Z_ANALOG |        THERM(0) | Analog(Net_173)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   VBUS_SENSE(0) | Analog(Net_26)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |   \I2CM:scl(0)\ | FB(Net_109)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |   \I2CM:sda(0)\ | FB(Net_110)
-----+-----+-------+-----------+------------------+-----------------+-----------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |    \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |    \UART:tx(0)\ | In(\UART:tx_wire\)
     |   2 |     * |      NONE |         CMOS_OUT |       ACTLED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |       ERRLED(0) | 
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.024ms
Digital Placement phase: Elapsed time ==> 0s.636ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Revelite_Batt_PSoC4_r.vh2" --pcf-path "Revelite_Batt_PSoC4.pco" --des-name "Revelite_Batt_PSoC4" --dsf-path "Revelite_Batt_PSoC4.dsf" --sdc-path "Revelite_Batt_PSoC4.sdc" --lib-path "Revelite_Batt_PSoC4_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.507ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Revelite_Batt_PSoC4_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.269ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.234ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.384ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.384ms
API generation phase: Elapsed time ==> 3s.450ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
