# Project 7 
Design and verify a N bit decoder.

## Interface Definition
The module should have the following interface:

```verilog
input         [N-1:0] a  
input         enable

output reg    [2**N-1:0] y
```
