|MiniProject_DE270_Top
CLOCK_50 => CLOCK_50.IN5
SW_17 => Reset_n.IN14
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN2
SW[11] => SW[11].IN2
SW[12] => SW[12].IN2
SW[13] => SW[13].IN2
SW[14] => SW[14].IN3
SW[15] => SW[15].IN2
SW[16] => SW[16].IN2
KEY[0] => LEDG[0].DATAIN
KEY[0] => LEDG[1].DATAIN
KEY[0] => _.IN1
KEY[1] => LEDG[2].DATAIN
KEY[1] => LEDG[3].DATAIN
KEY[1] => _.IN1
KEY[2] => LEDG[4].DATAIN
KEY[2] => LEDG[5].DATAIN
KEY[2] => _.IN1
KEY[3] => LEDG[6].DATAIN
KEY[3] => LEDG[7].DATAIN
KEY[3] => _.IN1
LEDR_17 <= Reset_n.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDG[0] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
HEX0_D[0] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[1] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[2] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[3] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[4] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[5] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX0_D[6] <= BCD2SSD:BCD2SSD_inst0.SSDOut
HEX1_D[0] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[1] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[2] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[3] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[4] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[5] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX1_D[6] <= BCD2SSD:BCD2SSD_inst1.SSDOut
HEX2_D[0] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[1] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[2] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[3] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[4] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[5] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX2_D[6] <= BCD2SSD:BCD2SSD_inst2.SSDOut
HEX3_D[0] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[1] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[2] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[3] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[4] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[5] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX3_D[6] <= BCD2SSD:BCD2SSD_inst3.SSDOut
HEX4_D[0] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[1] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[2] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[3] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[4] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[5] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX4_D[6] <= BCD2SSD:BCD2SSD_inst4.SSDOut
HEX5_D[0] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[1] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[2] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[3] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[4] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[5] <= BCD2SSD:BCD2SSD_inst5.SSDOut
HEX5_D[6] <= BCD2SSD:BCD2SSD_inst5.SSDOut
VGA_CLK <= VIDEO_PLL:VIDEO_PLL_inst.c1
VGA_HS <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_HSYNC
VGA_VS <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_VSYNC
VGA_BLANK <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_BLANK
VGA_SYNC <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_SYNC
VGA_R[0] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[1] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[2] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[3] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[4] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[5] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[6] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[7] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[8] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_R[9] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_R
VGA_G[0] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[1] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[2] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[3] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[4] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[5] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[6] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[7] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[8] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_G[9] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_G
VGA_B[0] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[1] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[2] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[3] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[4] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[5] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[6] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[7] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[8] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
VGA_B[9] <= VGA_LCD_Driver:VGA_LCD_Driver_inst.VGA_B
ADC_CLKA <= ADC:ADC_inst.ADC_CLKA
ADC_CLKB <= ADC:ADC_inst.ADC_CLKB
ADC_DA[0] => ADC_DA[0].IN1
ADC_DA[1] => ADC_DA[1].IN1
ADC_DA[2] => ADC_DA[2].IN1
ADC_DA[3] => ADC_DA[3].IN1
ADC_DA[4] => ADC_DA[4].IN1
ADC_DA[5] => ADC_DA[5].IN1
ADC_DA[6] => ADC_DA[6].IN1
ADC_DA[7] => ADC_DA[7].IN1
ADC_DA[8] => ADC_DA[8].IN1
ADC_DA[9] => ADC_DA[9].IN1
ADC_DA[10] => ADC_DA[10].IN1
ADC_DA[11] => ADC_DA[11].IN1
ADC_DA[12] => ADC_DA[12].IN1
ADC_DA[13] => ADC_DA[13].IN1
ADC_OTRA => ADC_OTRA.IN1
ADC_OEA <= ADC:ADC_inst.ADC_OEA
ADC_DB[0] => ADC_DB[0].IN1
ADC_DB[1] => ADC_DB[1].IN1
ADC_DB[2] => ADC_DB[2].IN1
ADC_DB[3] => ADC_DB[3].IN1
ADC_DB[4] => ADC_DB[4].IN1
ADC_DB[5] => ADC_DB[5].IN1
ADC_DB[6] => ADC_DB[6].IN1
ADC_DB[7] => ADC_DB[7].IN1
ADC_DB[8] => ADC_DB[8].IN1
ADC_DB[9] => ADC_DB[9].IN1
ADC_DB[10] => ADC_DB[10].IN1
ADC_DB[11] => ADC_DB[11].IN1
ADC_DB[12] => ADC_DB[12].IN1
ADC_DB[13] => ADC_DB[13].IN1
ADC_OTRB => ADC_OTRB.IN1
ADC_OEB <= ADC:ADC_inst.ADC_OEB
ADC_PWDN_AB <= ADC:ADC_inst.ADC_PWDN_AB
DAC_CLKA <= DAC:DAC_inst.DAC_CLKA
DAC_CLKB <= DAC:DAC_inst.DAC_CLKB
DAC_DA[0] <= DAC:DAC_inst.DAC_DA
DAC_DA[1] <= DAC:DAC_inst.DAC_DA
DAC_DA[2] <= DAC:DAC_inst.DAC_DA
DAC_DA[3] <= DAC:DAC_inst.DAC_DA
DAC_DA[4] <= DAC:DAC_inst.DAC_DA
DAC_DA[5] <= DAC:DAC_inst.DAC_DA
DAC_DA[6] <= DAC:DAC_inst.DAC_DA
DAC_DA[7] <= DAC:DAC_inst.DAC_DA
DAC_DA[8] <= DAC:DAC_inst.DAC_DA
DAC_DA[9] <= DAC:DAC_inst.DAC_DA
DAC_DA[10] <= DAC:DAC_inst.DAC_DA
DAC_DA[11] <= DAC:DAC_inst.DAC_DA
DAC_DA[12] <= DAC:DAC_inst.DAC_DA
DAC_DA[13] <= DAC:DAC_inst.DAC_DA
DAC_WRTA <= DAC:DAC_inst.DAC_WRTA
DAC_DB[0] <= DAC:DAC_inst.DAC_DB
DAC_DB[1] <= DAC:DAC_inst.DAC_DB
DAC_DB[2] <= DAC:DAC_inst.DAC_DB
DAC_DB[3] <= DAC:DAC_inst.DAC_DB
DAC_DB[4] <= DAC:DAC_inst.DAC_DB
DAC_DB[5] <= DAC:DAC_inst.DAC_DB
DAC_DB[6] <= DAC:DAC_inst.DAC_DB
DAC_DB[7] <= DAC:DAC_inst.DAC_DB
DAC_DB[8] <= DAC:DAC_inst.DAC_DB
DAC_DB[9] <= DAC:DAC_inst.DAC_DB
DAC_DB[10] <= DAC:DAC_inst.DAC_DB
DAC_DB[11] <= DAC:DAC_inst.DAC_DB
DAC_DB[12] <= DAC:DAC_inst.DAC_DB
DAC_DB[13] <= DAC:DAC_inst.DAC_DB
DAC_WRTB <= DAC:DAC_inst.DAC_WRTB
DAC_MODE <= DAC:DAC_inst.DAC_MODE


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst0
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst1
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst2
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst3
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst4
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|BCD2SSD:BCD2SSD_inst5
SSDOut[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
SSDOut[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
BCDIn[0] => Decoder0.IN3
BCDIn[1] => Decoder0.IN2
BCDIn[2] => Decoder0.IN1
BCDIn[3] => Decoder0.IN0


|MiniProject_DE270_Top|VIDEO_PLL:VIDEO_PLL_inst
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|MiniProject_DE270_Top|VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MiniProject_DE270_Top|UIController:UIController_inst
Clock => INC_q.CLK
Clock => DIG4_TRG_MODE_q[0].CLK
Clock => DIG4_TRG_MODE_q[1].CLK
Clock => DIG4_TRG_MODE_q[2].CLK
Clock => DIG4_TRG_LVL_q[0].CLK
Clock => DIG4_PDCC_q[0].CLK
Clock => DIG4_PDCC_q[1].CLK
Clock => DIG4_PDCC_q[2].CLK
Clock => DIG4_PDCC_q[3].CLK
Clock => DIG4_PDCC_q[4].CLK
Clock => DIG4_PDCC_q[5].CLK
Clock => DIG4_PDCC_q[6].CLK
Clock => DIG4_PDCC_q[7].CLK
Clock => DIG4_PDCC_q[8].CLK
Clock => DIG4_PDCC_q[9].CLK
Clock => DIG4_PAT_q[0].CLK
Clock => DIG4_PAT_q[1].CLK
Clock => DIG4_PAT_q[2].CLK
Clock => DIG4_PAT_q[3].CLK
Clock => DIG4_PAT_q[4].CLK
Clock => DIG4_PAT_q[5].CLK
Clock => DIG4_PAT_q[6].CLK
Clock => DIG4_PAT_q[7].CLK
Clock => DIG4_PAT_q[8].CLK
Clock => DIG4_PAT_q[9].CLK
Clock => DIG4_VSHIFT_q[0].CLK
Clock => DIG4_VSHIFT_q[1].CLK
Clock => DIG4_VSHIFT_q[2].CLK
Clock => DIG4_VSHIFT_q[3].CLK
Clock => DIG4_VSHIFT_q[4].CLK
Clock => DIG4_VSHIFT_q[5].CLK
Clock => DIG4_VSHIFT_q[6].CLK
Clock => DIG4_VSHIFT_q[7].CLK
Clock => DIG4_TDIV_q[0].CLK
Clock => DIG3_TRG_MODE_q[0].CLK
Clock => DIG3_TRG_MODE_q[1].CLK
Clock => DIG3_TRG_MODE_q[2].CLK
Clock => DIG3_TRG_LVL_q[0].CLK
Clock => DIG3_PDCC_q[0].CLK
Clock => DIG3_PDCC_q[1].CLK
Clock => DIG3_PDCC_q[2].CLK
Clock => DIG3_PDCC_q[3].CLK
Clock => DIG3_PDCC_q[4].CLK
Clock => DIG3_PDCC_q[5].CLK
Clock => DIG3_PDCC_q[6].CLK
Clock => DIG3_PDCC_q[7].CLK
Clock => DIG3_PDCC_q[8].CLK
Clock => DIG3_PDCC_q[9].CLK
Clock => DIG3_PAT_q[0].CLK
Clock => DIG3_PAT_q[1].CLK
Clock => DIG3_PAT_q[2].CLK
Clock => DIG3_PAT_q[3].CLK
Clock => DIG3_PAT_q[4].CLK
Clock => DIG3_PAT_q[5].CLK
Clock => DIG3_PAT_q[6].CLK
Clock => DIG3_PAT_q[7].CLK
Clock => DIG3_PAT_q[8].CLK
Clock => DIG3_PAT_q[9].CLK
Clock => DIG3_VSHIFT_q[0].CLK
Clock => DIG3_VSHIFT_q[1].CLK
Clock => DIG3_VSHIFT_q[2].CLK
Clock => DIG3_VSHIFT_q[3].CLK
Clock => DIG3_VSHIFT_q[4].CLK
Clock => DIG3_VSHIFT_q[5].CLK
Clock => DIG3_VSHIFT_q[6].CLK
Clock => DIG3_VSHIFT_q[7].CLK
Clock => DIG3_TDIV_q[0].CLK
Clock => DIG2_TRG_MODE_q[0].CLK
Clock => DIG2_TRG_MODE_q[1].CLK
Clock => DIG2_TRG_MODE_q[2].CLK
Clock => DIG2_TRG_LVL_q[0].CLK
Clock => DIG2_PDCC_q[0].CLK
Clock => DIG2_PDCC_q[1].CLK
Clock => DIG2_PDCC_q[2].CLK
Clock => DIG2_PDCC_q[3].CLK
Clock => DIG2_PDCC_q[4].CLK
Clock => DIG2_PDCC_q[5].CLK
Clock => DIG2_PDCC_q[6].CLK
Clock => DIG2_PDCC_q[7].CLK
Clock => DIG2_PDCC_q[8].CLK
Clock => DIG2_PDCC_q[9].CLK
Clock => DIG2_PAT_q[0].CLK
Clock => DIG2_PAT_q[1].CLK
Clock => DIG2_PAT_q[2].CLK
Clock => DIG2_PAT_q[3].CLK
Clock => DIG2_PAT_q[4].CLK
Clock => DIG2_PAT_q[5].CLK
Clock => DIG2_PAT_q[6].CLK
Clock => DIG2_PAT_q[7].CLK
Clock => DIG2_PAT_q[8].CLK
Clock => DIG2_PAT_q[9].CLK
Clock => DIG2_VSHIFT_q[0].CLK
Clock => DIG2_VSHIFT_q[1].CLK
Clock => DIG2_VSHIFT_q[2].CLK
Clock => DIG2_VSHIFT_q[3].CLK
Clock => DIG2_VSHIFT_q[4].CLK
Clock => DIG2_VSHIFT_q[5].CLK
Clock => DIG2_VSHIFT_q[6].CLK
Clock => DIG2_VSHIFT_q[7].CLK
Clock => DIG2_TDIV_q[0].CLK
Clock => DIG1_TRG_MODE_q[0].CLK
Clock => DIG1_TRG_MODE_q[1].CLK
Clock => DIG1_TRG_MODE_q[2].CLK
Clock => DIG1_TRG_LVL_q[0].CLK
Clock => DIG1_PDCC_q[0].CLK
Clock => DIG1_PDCC_q[1].CLK
Clock => DIG1_PDCC_q[2].CLK
Clock => DIG1_PDCC_q[3].CLK
Clock => DIG1_PDCC_q[4].CLK
Clock => DIG1_PDCC_q[5].CLK
Clock => DIG1_PDCC_q[6].CLK
Clock => DIG1_PDCC_q[7].CLK
Clock => DIG1_PDCC_q[8].CLK
Clock => DIG1_PDCC_q[9].CLK
Clock => DIG1_PAT_q[0].CLK
Clock => DIG1_PAT_q[1].CLK
Clock => DIG1_PAT_q[2].CLK
Clock => DIG1_PAT_q[3].CLK
Clock => DIG1_PAT_q[4].CLK
Clock => DIG1_PAT_q[5].CLK
Clock => DIG1_PAT_q[6].CLK
Clock => DIG1_PAT_q[7].CLK
Clock => DIG1_PAT_q[8].CLK
Clock => DIG1_PAT_q[9].CLK
Clock => DIG1_VSHIFT_q[0].CLK
Clock => DIG1_VSHIFT_q[1].CLK
Clock => DIG1_VSHIFT_q[2].CLK
Clock => DIG1_VSHIFT_q[3].CLK
Clock => DIG1_VSHIFT_q[4].CLK
Clock => DIG1_VSHIFT_q[5].CLK
Clock => DIG1_VSHIFT_q[6].CLK
Clock => DIG1_VSHIFT_q[7].CLK
Clock => DIG1_TDIV_q[0].CLK
Clock => ADC2_TRG_MODE_q[0].CLK
Clock => ADC2_TRG_MODE_q[1].CLK
Clock => ADC2_TRG_MODE_q[2].CLK
Clock => ADC2_TRG_LVL_q[0].CLK
Clock => ADC2_TRG_LVL_q[1].CLK
Clock => ADC2_TRG_LVL_q[2].CLK
Clock => ADC2_TRG_LVL_q[3].CLK
Clock => ADC2_TRG_LVL_q[4].CLK
Clock => ADC2_TRG_LVL_q[5].CLK
Clock => ADC2_TRG_LVL_q[6].CLK
Clock => ADC2_TRG_LVL_q[7].CLK
Clock => ADC2_TRG_LVL_q[8].CLK
Clock => ADC2_TRG_LVL_q[9].CLK
Clock => ADC2_VSHIFT_q[0].CLK
Clock => ADC2_VSHIFT_q[1].CLK
Clock => ADC2_VSHIFT_q[2].CLK
Clock => ADC2_VSHIFT_q[3].CLK
Clock => ADC2_VSHIFT_q[4].CLK
Clock => ADC2_VSHIFT_q[5].CLK
Clock => ADC2_VSHIFT_q[6].CLK
Clock => ADC2_VSHIFT_q[7].CLK
Clock => ADC2_VDIV_q[0].CLK
Clock => ADC2_VDIV_q[1].CLK
Clock => ADC2_TDIV_q[0].CLK
Clock => ADC1_TRG_MODE_q[0].CLK
Clock => ADC1_TRG_MODE_q[1].CLK
Clock => ADC1_TRG_MODE_q[2].CLK
Clock => ADC1_TRG_LVL_q[0].CLK
Clock => ADC1_TRG_LVL_q[1].CLK
Clock => ADC1_TRG_LVL_q[2].CLK
Clock => ADC1_TRG_LVL_q[3].CLK
Clock => ADC1_TRG_LVL_q[4].CLK
Clock => ADC1_TRG_LVL_q[5].CLK
Clock => ADC1_TRG_LVL_q[6].CLK
Clock => ADC1_TRG_LVL_q[7].CLK
Clock => ADC1_TRG_LVL_q[8].CLK
Clock => ADC1_TRG_LVL_q[9].CLK
Clock => ADC1_VSHIFT_q[0].CLK
Clock => ADC1_VSHIFT_q[1].CLK
Clock => ADC1_VSHIFT_q[2].CLK
Clock => ADC1_VSHIFT_q[3].CLK
Clock => ADC1_VSHIFT_q[4].CLK
Clock => ADC1_VSHIFT_q[5].CLK
Clock => ADC1_VSHIFT_q[6].CLK
Clock => ADC1_VSHIFT_q[7].CLK
Clock => ADC1_VDIV_q[0].CLK
Clock => ADC1_VDIV_q[1].CLK
Clock => ADC1_TDIV_q[0].CLK
Clock => INPUT_SELECT_q[0].CLK
Clock => INPUT_SELECT_q[1].CLK
Clock => DISP_HMRK2_q[0].CLK
Clock => DISP_HMRK2_q[1].CLK
Clock => DISP_HMRK2_q[2].CLK
Clock => DISP_HMRK2_q[3].CLK
Clock => DISP_HMRK2_q[4].CLK
Clock => DISP_HMRK2_q[5].CLK
Clock => DISP_HMRK2_q[6].CLK
Clock => DISP_HMRK2_q[7].CLK
Clock => DISP_HMRK2_q[8].CLK
Clock => DISP_HMRK1_q[0].CLK
Clock => DISP_HMRK1_q[1].CLK
Clock => DISP_HMRK1_q[2].CLK
Clock => DISP_HMRK1_q[3].CLK
Clock => DISP_HMRK1_q[4].CLK
Clock => DISP_HMRK1_q[5].CLK
Clock => DISP_HMRK1_q[6].CLK
Clock => DISP_HMRK1_q[7].CLK
Clock => DISP_HMRK1_q[8].CLK
Clock => DISP_VMRK2_q[0].CLK
Clock => DISP_VMRK2_q[1].CLK
Clock => DISP_VMRK2_q[2].CLK
Clock => DISP_VMRK2_q[3].CLK
Clock => DISP_VMRK2_q[4].CLK
Clock => DISP_VMRK2_q[5].CLK
Clock => DISP_VMRK2_q[6].CLK
Clock => DISP_VMRK2_q[7].CLK
Clock => DISP_VMRK2_q[8].CLK
Clock => DISP_VMRK1_q[0].CLK
Clock => DISP_VMRK1_q[1].CLK
Clock => DISP_VMRK1_q[2].CLK
Clock => DISP_VMRK1_q[3].CLK
Clock => DISP_VMRK1_q[4].CLK
Clock => DISP_VMRK1_q[5].CLK
Clock => DISP_VMRK1_q[6].CLK
Clock => DISP_VMRK1_q[7].CLK
Clock => DISP_VMRK1_q[8].CLK
Clock => DEC_q.CLK
Reset_n => DIG4_TRG_MODE_q[0].ACLR
Reset_n => DIG4_TRG_MODE_q[1].ACLR
Reset_n => DIG4_TRG_MODE_q[2].ACLR
Reset_n => DIG4_TRG_LVL_q[0].ACLR
Reset_n => DIG4_PDCC_q[0].ACLR
Reset_n => DIG4_PDCC_q[1].ACLR
Reset_n => DIG4_PDCC_q[2].ACLR
Reset_n => DIG4_PDCC_q[3].ACLR
Reset_n => DIG4_PDCC_q[4].ACLR
Reset_n => DIG4_PDCC_q[5].ACLR
Reset_n => DIG4_PDCC_q[6].ACLR
Reset_n => DIG4_PDCC_q[7].ACLR
Reset_n => DIG4_PDCC_q[8].ACLR
Reset_n => DIG4_PDCC_q[9].ACLR
Reset_n => DIG4_PAT_q[0].ACLR
Reset_n => DIG4_PAT_q[1].ACLR
Reset_n => DIG4_PAT_q[2].ACLR
Reset_n => DIG4_PAT_q[3].ACLR
Reset_n => DIG4_PAT_q[4].ACLR
Reset_n => DIG4_PAT_q[5].ACLR
Reset_n => DIG4_PAT_q[6].ACLR
Reset_n => DIG4_PAT_q[7].ACLR
Reset_n => DIG4_PAT_q[8].ACLR
Reset_n => DIG4_PAT_q[9].ACLR
Reset_n => DIG4_VSHIFT_q[0].ACLR
Reset_n => DIG4_VSHIFT_q[1].ACLR
Reset_n => DIG4_VSHIFT_q[2].ACLR
Reset_n => DIG4_VSHIFT_q[3].PRESET
Reset_n => DIG4_VSHIFT_q[4].PRESET
Reset_n => DIG4_VSHIFT_q[5].PRESET
Reset_n => DIG4_VSHIFT_q[6].PRESET
Reset_n => DIG4_VSHIFT_q[7].ACLR
Reset_n => DIG4_TDIV_q[0].ACLR
Reset_n => DIG3_TRG_MODE_q[0].ACLR
Reset_n => DIG3_TRG_MODE_q[1].ACLR
Reset_n => DIG3_TRG_MODE_q[2].ACLR
Reset_n => DIG3_TRG_LVL_q[0].ACLR
Reset_n => DIG3_PDCC_q[0].ACLR
Reset_n => DIG3_PDCC_q[1].ACLR
Reset_n => DIG3_PDCC_q[2].ACLR
Reset_n => DIG3_PDCC_q[3].ACLR
Reset_n => DIG3_PDCC_q[4].ACLR
Reset_n => DIG3_PDCC_q[5].ACLR
Reset_n => DIG3_PDCC_q[6].ACLR
Reset_n => DIG3_PDCC_q[7].ACLR
Reset_n => DIG3_PDCC_q[8].ACLR
Reset_n => DIG3_PDCC_q[9].ACLR
Reset_n => DIG3_PAT_q[0].ACLR
Reset_n => DIG3_PAT_q[1].ACLR
Reset_n => DIG3_PAT_q[2].ACLR
Reset_n => DIG3_PAT_q[3].ACLR
Reset_n => DIG3_PAT_q[4].ACLR
Reset_n => DIG3_PAT_q[5].ACLR
Reset_n => DIG3_PAT_q[6].ACLR
Reset_n => DIG3_PAT_q[7].ACLR
Reset_n => DIG3_PAT_q[8].ACLR
Reset_n => DIG3_PAT_q[9].ACLR
Reset_n => DIG3_VSHIFT_q[0].ACLR
Reset_n => DIG3_VSHIFT_q[1].ACLR
Reset_n => DIG3_VSHIFT_q[2].ACLR
Reset_n => DIG3_VSHIFT_q[3].PRESET
Reset_n => DIG3_VSHIFT_q[4].PRESET
Reset_n => DIG3_VSHIFT_q[5].PRESET
Reset_n => DIG3_VSHIFT_q[6].PRESET
Reset_n => DIG3_VSHIFT_q[7].ACLR
Reset_n => DIG3_TDIV_q[0].ACLR
Reset_n => DIG2_TRG_MODE_q[0].ACLR
Reset_n => DIG2_TRG_MODE_q[1].ACLR
Reset_n => DIG2_TRG_MODE_q[2].ACLR
Reset_n => DIG2_TRG_LVL_q[0].ACLR
Reset_n => DIG2_PDCC_q[0].ACLR
Reset_n => DIG2_PDCC_q[1].ACLR
Reset_n => DIG2_PDCC_q[2].ACLR
Reset_n => DIG2_PDCC_q[3].ACLR
Reset_n => DIG2_PDCC_q[4].ACLR
Reset_n => DIG2_PDCC_q[5].ACLR
Reset_n => DIG2_PDCC_q[6].ACLR
Reset_n => DIG2_PDCC_q[7].ACLR
Reset_n => DIG2_PDCC_q[8].ACLR
Reset_n => DIG2_PDCC_q[9].ACLR
Reset_n => DIG2_PAT_q[0].ACLR
Reset_n => DIG2_PAT_q[1].ACLR
Reset_n => DIG2_PAT_q[2].ACLR
Reset_n => DIG2_PAT_q[3].ACLR
Reset_n => DIG2_PAT_q[4].ACLR
Reset_n => DIG2_PAT_q[5].ACLR
Reset_n => DIG2_PAT_q[6].ACLR
Reset_n => DIG2_PAT_q[7].ACLR
Reset_n => DIG2_PAT_q[8].ACLR
Reset_n => DIG2_PAT_q[9].ACLR
Reset_n => DIG2_VSHIFT_q[0].ACLR
Reset_n => DIG2_VSHIFT_q[1].ACLR
Reset_n => DIG2_VSHIFT_q[2].ACLR
Reset_n => DIG2_VSHIFT_q[3].PRESET
Reset_n => DIG2_VSHIFT_q[4].PRESET
Reset_n => DIG2_VSHIFT_q[5].PRESET
Reset_n => DIG2_VSHIFT_q[6].PRESET
Reset_n => DIG2_VSHIFT_q[7].ACLR
Reset_n => DIG2_TDIV_q[0].ACLR
Reset_n => DIG1_TRG_MODE_q[0].ACLR
Reset_n => DIG1_TRG_MODE_q[1].ACLR
Reset_n => DIG1_TRG_MODE_q[2].ACLR
Reset_n => DIG1_TRG_LVL_q[0].ACLR
Reset_n => DIG1_PDCC_q[0].ACLR
Reset_n => DIG1_PDCC_q[1].ACLR
Reset_n => DIG1_PDCC_q[2].ACLR
Reset_n => DIG1_PDCC_q[3].ACLR
Reset_n => DIG1_PDCC_q[4].ACLR
Reset_n => DIG1_PDCC_q[5].ACLR
Reset_n => DIG1_PDCC_q[6].ACLR
Reset_n => DIG1_PDCC_q[7].ACLR
Reset_n => DIG1_PDCC_q[8].ACLR
Reset_n => DIG1_PDCC_q[9].ACLR
Reset_n => DIG1_PAT_q[0].ACLR
Reset_n => DIG1_PAT_q[1].ACLR
Reset_n => DIG1_PAT_q[2].ACLR
Reset_n => DIG1_PAT_q[3].ACLR
Reset_n => DIG1_PAT_q[4].ACLR
Reset_n => DIG1_PAT_q[5].ACLR
Reset_n => DIG1_PAT_q[6].ACLR
Reset_n => DIG1_PAT_q[7].ACLR
Reset_n => DIG1_PAT_q[8].ACLR
Reset_n => DIG1_PAT_q[9].ACLR
Reset_n => DIG1_VSHIFT_q[0].ACLR
Reset_n => DIG1_VSHIFT_q[1].ACLR
Reset_n => DIG1_VSHIFT_q[2].ACLR
Reset_n => DIG1_VSHIFT_q[3].PRESET
Reset_n => DIG1_VSHIFT_q[4].PRESET
Reset_n => DIG1_VSHIFT_q[5].PRESET
Reset_n => DIG1_VSHIFT_q[6].PRESET
Reset_n => DIG1_VSHIFT_q[7].ACLR
Reset_n => DIG1_TDIV_q[0].ACLR
Reset_n => ADC2_TRG_MODE_q[0].ACLR
Reset_n => ADC2_TRG_MODE_q[1].ACLR
Reset_n => ADC2_TRG_MODE_q[2].ACLR
Reset_n => ADC2_TRG_LVL_q[0].ACLR
Reset_n => ADC2_TRG_LVL_q[1].ACLR
Reset_n => ADC2_TRG_LVL_q[2].ACLR
Reset_n => ADC2_TRG_LVL_q[3].ACLR
Reset_n => ADC2_TRG_LVL_q[4].ACLR
Reset_n => ADC2_TRG_LVL_q[5].ACLR
Reset_n => ADC2_TRG_LVL_q[6].ACLR
Reset_n => ADC2_TRG_LVL_q[7].ACLR
Reset_n => ADC2_TRG_LVL_q[8].ACLR
Reset_n => ADC2_TRG_LVL_q[9].ACLR
Reset_n => ADC2_VSHIFT_q[0].ACLR
Reset_n => ADC2_VSHIFT_q[1].ACLR
Reset_n => ADC2_VSHIFT_q[2].ACLR
Reset_n => ADC2_VSHIFT_q[3].PRESET
Reset_n => ADC2_VSHIFT_q[4].PRESET
Reset_n => ADC2_VSHIFT_q[5].PRESET
Reset_n => ADC2_VSHIFT_q[6].PRESET
Reset_n => ADC2_VSHIFT_q[7].ACLR
Reset_n => ADC2_VDIV_q[0].ACLR
Reset_n => ADC2_VDIV_q[1].ACLR
Reset_n => ADC2_TDIV_q[0].ACLR
Reset_n => ADC1_TRG_MODE_q[0].ACLR
Reset_n => ADC1_TRG_MODE_q[1].ACLR
Reset_n => ADC1_TRG_MODE_q[2].ACLR
Reset_n => ADC1_TRG_LVL_q[0].ACLR
Reset_n => ADC1_TRG_LVL_q[1].ACLR
Reset_n => ADC1_TRG_LVL_q[2].ACLR
Reset_n => ADC1_TRG_LVL_q[3].ACLR
Reset_n => ADC1_TRG_LVL_q[4].ACLR
Reset_n => ADC1_TRG_LVL_q[5].ACLR
Reset_n => ADC1_TRG_LVL_q[6].ACLR
Reset_n => ADC1_TRG_LVL_q[7].ACLR
Reset_n => ADC1_TRG_LVL_q[8].ACLR
Reset_n => ADC1_TRG_LVL_q[9].ACLR
Reset_n => ADC1_VSHIFT_q[0].ACLR
Reset_n => ADC1_VSHIFT_q[1].ACLR
Reset_n => ADC1_VSHIFT_q[2].ACLR
Reset_n => ADC1_VSHIFT_q[3].PRESET
Reset_n => ADC1_VSHIFT_q[4].PRESET
Reset_n => ADC1_VSHIFT_q[5].PRESET
Reset_n => ADC1_VSHIFT_q[6].PRESET
Reset_n => ADC1_VSHIFT_q[7].ACLR
Reset_n => ADC1_VDIV_q[0].ACLR
Reset_n => ADC1_VDIV_q[1].ACLR
Reset_n => ADC1_TDIV_q[0].ACLR
Reset_n => INPUT_SELECT_q[0].ACLR
Reset_n => INPUT_SELECT_q[1].ACLR
Reset_n => DISP_HMRK2_q[0].ACLR
Reset_n => DISP_HMRK2_q[1].ACLR
Reset_n => DISP_HMRK2_q[2].ACLR
Reset_n => DISP_HMRK2_q[3].ACLR
Reset_n => DISP_HMRK2_q[4].ACLR
Reset_n => DISP_HMRK2_q[5].ACLR
Reset_n => DISP_HMRK2_q[6].ACLR
Reset_n => DISP_HMRK2_q[7].ACLR
Reset_n => DISP_HMRK2_q[8].ACLR
Reset_n => DISP_HMRK1_q[0].ACLR
Reset_n => DISP_HMRK1_q[1].ACLR
Reset_n => DISP_HMRK1_q[2].ACLR
Reset_n => DISP_HMRK1_q[3].ACLR
Reset_n => DISP_HMRK1_q[4].ACLR
Reset_n => DISP_HMRK1_q[5].ACLR
Reset_n => DISP_HMRK1_q[6].ACLR
Reset_n => DISP_HMRK1_q[7].ACLR
Reset_n => DISP_HMRK1_q[8].ACLR
Reset_n => DISP_VMRK2_q[0].ACLR
Reset_n => DISP_VMRK2_q[1].ACLR
Reset_n => DISP_VMRK2_q[2].ACLR
Reset_n => DISP_VMRK2_q[3].ACLR
Reset_n => DISP_VMRK2_q[4].ACLR
Reset_n => DISP_VMRK2_q[5].ACLR
Reset_n => DISP_VMRK2_q[6].ACLR
Reset_n => DISP_VMRK2_q[7].ACLR
Reset_n => DISP_VMRK2_q[8].ACLR
Reset_n => DISP_VMRK1_q[0].ACLR
Reset_n => DISP_VMRK1_q[1].ACLR
Reset_n => DISP_VMRK1_q[2].ACLR
Reset_n => DISP_VMRK1_q[3].ACLR
Reset_n => DISP_VMRK1_q[4].ACLR
Reset_n => DISP_VMRK1_q[5].ACLR
Reset_n => DISP_VMRK1_q[6].ACLR
Reset_n => DISP_VMRK1_q[7].ACLR
Reset_n => DISP_VMRK1_q[8].ACLR
Reset_n => DEC_q.ACLR
Reset_n => INC_q.ENA
REG[0] => Mux0.IN124
REG[0] => Mux1.IN120
REG[0] => Mux2.IN114
REG[0] => Mux3.IN114
REG[0] => Mux4.IN114
REG[0] => Mux5.IN114
REG[0] => Mux6.IN114
REG[0] => Mux7.IN108
REG[0] => Mux8.IN105
REG[0] => Mux9.IN95
REG[0] => Decoder0.IN6
REG[1] => Mux0.IN123
REG[1] => Mux1.IN119
REG[1] => Mux2.IN113
REG[1] => Mux3.IN113
REG[1] => Mux4.IN113
REG[1] => Mux5.IN113
REG[1] => Mux6.IN113
REG[1] => Mux7.IN107
REG[1] => Mux8.IN104
REG[1] => Mux9.IN94
REG[1] => Decoder0.IN5
REG[2] => Mux0.IN122
REG[2] => Mux1.IN118
REG[2] => Mux2.IN112
REG[2] => Mux3.IN112
REG[2] => Mux4.IN112
REG[2] => Mux5.IN112
REG[2] => Mux6.IN112
REG[2] => Mux7.IN106
REG[2] => Mux8.IN103
REG[2] => Mux9.IN93
REG[2] => Decoder0.IN4
REG[3] => Mux0.IN121
REG[3] => Mux1.IN117
REG[3] => Mux2.IN111
REG[3] => Mux3.IN111
REG[3] => Mux4.IN111
REG[3] => Mux5.IN111
REG[3] => Mux6.IN111
REG[3] => Mux7.IN105
REG[3] => Mux8.IN102
REG[3] => Mux9.IN92
REG[3] => Decoder0.IN3
REG[4] => Mux0.IN120
REG[4] => Mux1.IN116
REG[4] => Mux2.IN110
REG[4] => Mux3.IN110
REG[4] => Mux4.IN110
REG[4] => Mux5.IN110
REG[4] => Mux6.IN110
REG[4] => Mux7.IN104
REG[4] => Mux8.IN101
REG[4] => Mux9.IN91
REG[4] => Decoder0.IN2
REG[5] => Mux0.IN119
REG[5] => Mux1.IN115
REG[5] => Mux2.IN109
REG[5] => Mux3.IN109
REG[5] => Mux4.IN109
REG[5] => Mux5.IN109
REG[5] => Mux6.IN109
REG[5] => Mux7.IN103
REG[5] => Mux8.IN100
REG[5] => Mux9.IN90
REG[5] => Decoder0.IN1
REG[6] => Mux0.IN118
REG[6] => Mux1.IN114
REG[6] => Mux2.IN108
REG[6] => Mux3.IN108
REG[6] => Mux4.IN108
REG[6] => Mux5.IN108
REG[6] => Mux6.IN108
REG[6] => Mux7.IN102
REG[6] => Mux8.IN99
REG[6] => Mux9.IN89
REG[6] => Decoder0.IN0
VALUE_D[0] => DISP_VMRK1_d.DATAB
VALUE_D[0] => DISP_VMRK2_d.DATAB
VALUE_D[0] => DISP_HMRK1_d.DATAB
VALUE_D[0] => DISP_HMRK2_d.DATAB
VALUE_D[0] => INPUT_SELECT_d.DATAB
VALUE_D[0] => ADC1_TDIV_d.DATAB
VALUE_D[0] => ADC1_VDIV_d.DATAB
VALUE_D[0] => ADC1_VSHIFT_d.DATAB
VALUE_D[0] => ADC1_TRG_LVL_d.DATAB
VALUE_D[0] => ADC1_TRG_MODE_d.DATAB
VALUE_D[0] => ADC2_TDIV_d.DATAB
VALUE_D[0] => ADC2_VDIV_d.DATAB
VALUE_D[0] => ADC2_VSHIFT_d.DATAB
VALUE_D[0] => ADC2_TRG_LVL_d.DATAB
VALUE_D[0] => ADC2_TRG_MODE_d.DATAB
VALUE_D[0] => DIG1_TDIV_d.DATAB
VALUE_D[0] => DIG1_VSHIFT_d.DATAB
VALUE_D[0] => DIG1_PAT_d.DATAB
VALUE_D[0] => DIG1_PDCC_d.DATAB
VALUE_D[0] => DIG1_TRG_LVL_d.DATAB
VALUE_D[0] => DIG1_TRG_MODE_d.DATAB
VALUE_D[0] => DIG2_TDIV_d.DATAB
VALUE_D[0] => DIG2_VSHIFT_d.DATAB
VALUE_D[0] => DIG2_PAT_d.DATAB
VALUE_D[0] => DIG2_PDCC_d.DATAB
VALUE_D[0] => DIG2_TRG_LVL_d.DATAB
VALUE_D[0] => DIG2_TRG_MODE_d.DATAB
VALUE_D[0] => DIG3_TDIV_d.DATAB
VALUE_D[0] => DIG3_VSHIFT_d.DATAB
VALUE_D[0] => DIG3_PAT_d.DATAB
VALUE_D[0] => DIG3_PDCC_d.DATAB
VALUE_D[0] => DIG3_TRG_LVL_d.DATAB
VALUE_D[0] => DIG3_TRG_MODE_d.DATAB
VALUE_D[0] => DIG4_TDIV_d.DATAB
VALUE_D[0] => DIG4_VSHIFT_d.DATAB
VALUE_D[0] => DIG4_PAT_d.DATAB
VALUE_D[0] => DIG4_PDCC_d.DATAB
VALUE_D[0] => DIG4_TRG_LVL_d.DATAB
VALUE_D[0] => DIG4_TRG_MODE_d.DATAB
VALUE_D[1] => DISP_VMRK1_d.DATAB
VALUE_D[1] => DISP_VMRK2_d.DATAB
VALUE_D[1] => DISP_HMRK1_d.DATAB
VALUE_D[1] => DISP_HMRK2_d.DATAB
VALUE_D[1] => INPUT_SELECT_d.DATAB
VALUE_D[1] => ADC1_VDIV_d.DATAB
VALUE_D[1] => ADC1_VSHIFT_d.DATAB
VALUE_D[1] => ADC1_TRG_LVL_d.DATAB
VALUE_D[1] => ADC1_TRG_MODE_d.DATAB
VALUE_D[1] => ADC2_VDIV_d.DATAB
VALUE_D[1] => ADC2_VSHIFT_d.DATAB
VALUE_D[1] => ADC2_TRG_LVL_d.DATAB
VALUE_D[1] => ADC2_TRG_MODE_d.DATAB
VALUE_D[1] => DIG1_VSHIFT_d.DATAB
VALUE_D[1] => DIG1_PAT_d.DATAB
VALUE_D[1] => DIG1_PDCC_d.DATAB
VALUE_D[1] => DIG1_TRG_MODE_d.DATAB
VALUE_D[1] => DIG2_VSHIFT_d.DATAB
VALUE_D[1] => DIG2_PAT_d.DATAB
VALUE_D[1] => DIG2_PDCC_d.DATAB
VALUE_D[1] => DIG2_TRG_MODE_d.DATAB
VALUE_D[1] => DIG3_VSHIFT_d.DATAB
VALUE_D[1] => DIG3_PAT_d.DATAB
VALUE_D[1] => DIG3_PDCC_d.DATAB
VALUE_D[1] => DIG3_TRG_MODE_d.DATAB
VALUE_D[1] => DIG4_VSHIFT_d.DATAB
VALUE_D[1] => DIG4_PAT_d.DATAB
VALUE_D[1] => DIG4_PDCC_d.DATAB
VALUE_D[1] => DIG4_TRG_MODE_d.DATAB
VALUE_D[2] => DISP_VMRK1_d.DATAB
VALUE_D[2] => DISP_VMRK2_d.DATAB
VALUE_D[2] => DISP_HMRK1_d.DATAB
VALUE_D[2] => DISP_HMRK2_d.DATAB
VALUE_D[2] => ADC1_VSHIFT_d.DATAB
VALUE_D[2] => ADC1_TRG_LVL_d.DATAB
VALUE_D[2] => ADC1_TRG_MODE_d.DATAB
VALUE_D[2] => ADC2_VSHIFT_d.DATAB
VALUE_D[2] => ADC2_TRG_LVL_d.DATAB
VALUE_D[2] => ADC2_TRG_MODE_d.DATAB
VALUE_D[2] => DIG1_VSHIFT_d.DATAB
VALUE_D[2] => DIG1_PAT_d.DATAB
VALUE_D[2] => DIG1_PDCC_d.DATAB
VALUE_D[2] => DIG1_TRG_MODE_d.DATAB
VALUE_D[2] => DIG2_VSHIFT_d.DATAB
VALUE_D[2] => DIG2_PAT_d.DATAB
VALUE_D[2] => DIG2_PDCC_d.DATAB
VALUE_D[2] => DIG2_TRG_MODE_d.DATAB
VALUE_D[2] => DIG3_VSHIFT_d.DATAB
VALUE_D[2] => DIG3_PAT_d.DATAB
VALUE_D[2] => DIG3_PDCC_d.DATAB
VALUE_D[2] => DIG3_TRG_MODE_d.DATAB
VALUE_D[2] => DIG4_VSHIFT_d.DATAB
VALUE_D[2] => DIG4_PAT_d.DATAB
VALUE_D[2] => DIG4_PDCC_d.DATAB
VALUE_D[2] => DIG4_TRG_MODE_d.DATAB
VALUE_D[3] => DISP_VMRK1_d.DATAB
VALUE_D[3] => DISP_VMRK2_d.DATAB
VALUE_D[3] => DISP_HMRK1_d.DATAB
VALUE_D[3] => DISP_HMRK2_d.DATAB
VALUE_D[3] => ADC1_VSHIFT_d.DATAB
VALUE_D[3] => ADC1_TRG_LVL_d.DATAB
VALUE_D[3] => ADC2_VSHIFT_d.DATAB
VALUE_D[3] => ADC2_TRG_LVL_d.DATAB
VALUE_D[3] => DIG1_VSHIFT_d.DATAB
VALUE_D[3] => DIG1_PAT_d.DATAB
VALUE_D[3] => DIG1_PDCC_d.DATAB
VALUE_D[3] => DIG2_VSHIFT_d.DATAB
VALUE_D[3] => DIG2_PAT_d.DATAB
VALUE_D[3] => DIG2_PDCC_d.DATAB
VALUE_D[3] => DIG3_VSHIFT_d.DATAB
VALUE_D[3] => DIG3_PAT_d.DATAB
VALUE_D[3] => DIG3_PDCC_d.DATAB
VALUE_D[3] => DIG4_VSHIFT_d.DATAB
VALUE_D[3] => DIG4_PAT_d.DATAB
VALUE_D[3] => DIG4_PDCC_d.DATAB
VALUE_D[4] => DISP_VMRK1_d.DATAB
VALUE_D[4] => DISP_VMRK2_d.DATAB
VALUE_D[4] => DISP_HMRK1_d.DATAB
VALUE_D[4] => DISP_HMRK2_d.DATAB
VALUE_D[4] => ADC1_VSHIFT_d.DATAB
VALUE_D[4] => ADC1_TRG_LVL_d.DATAB
VALUE_D[4] => ADC2_VSHIFT_d.DATAB
VALUE_D[4] => ADC2_TRG_LVL_d.DATAB
VALUE_D[4] => DIG1_VSHIFT_d.DATAB
VALUE_D[4] => DIG1_PAT_d.DATAB
VALUE_D[4] => DIG1_PDCC_d.DATAB
VALUE_D[4] => DIG2_VSHIFT_d.DATAB
VALUE_D[4] => DIG2_PAT_d.DATAB
VALUE_D[4] => DIG2_PDCC_d.DATAB
VALUE_D[4] => DIG3_VSHIFT_d.DATAB
VALUE_D[4] => DIG3_PAT_d.DATAB
VALUE_D[4] => DIG3_PDCC_d.DATAB
VALUE_D[4] => DIG4_VSHIFT_d.DATAB
VALUE_D[4] => DIG4_PAT_d.DATAB
VALUE_D[4] => DIG4_PDCC_d.DATAB
VALUE_D[5] => DISP_VMRK1_d.DATAB
VALUE_D[5] => DISP_VMRK2_d.DATAB
VALUE_D[5] => DISP_HMRK1_d.DATAB
VALUE_D[5] => DISP_HMRK2_d.DATAB
VALUE_D[5] => ADC1_VSHIFT_d.DATAB
VALUE_D[5] => ADC1_TRG_LVL_d.DATAB
VALUE_D[5] => ADC2_VSHIFT_d.DATAB
VALUE_D[5] => ADC2_TRG_LVL_d.DATAB
VALUE_D[5] => DIG1_VSHIFT_d.DATAB
VALUE_D[5] => DIG1_PAT_d.DATAB
VALUE_D[5] => DIG1_PDCC_d.DATAB
VALUE_D[5] => DIG2_VSHIFT_d.DATAB
VALUE_D[5] => DIG2_PAT_d.DATAB
VALUE_D[5] => DIG2_PDCC_d.DATAB
VALUE_D[5] => DIG3_VSHIFT_d.DATAB
VALUE_D[5] => DIG3_PAT_d.DATAB
VALUE_D[5] => DIG3_PDCC_d.DATAB
VALUE_D[5] => DIG4_VSHIFT_d.DATAB
VALUE_D[5] => DIG4_PAT_d.DATAB
VALUE_D[5] => DIG4_PDCC_d.DATAB
VALUE_D[6] => DISP_VMRK1_d.DATAB
VALUE_D[6] => DISP_VMRK2_d.DATAB
VALUE_D[6] => DISP_HMRK1_d.DATAB
VALUE_D[6] => DISP_HMRK2_d.DATAB
VALUE_D[6] => ADC1_VSHIFT_d.DATAB
VALUE_D[6] => ADC1_TRG_LVL_d.DATAB
VALUE_D[6] => ADC2_VSHIFT_d.DATAB
VALUE_D[6] => ADC2_TRG_LVL_d.DATAB
VALUE_D[6] => DIG1_VSHIFT_d.DATAB
VALUE_D[6] => DIG1_PAT_d.DATAB
VALUE_D[6] => DIG1_PDCC_d.DATAB
VALUE_D[6] => DIG2_VSHIFT_d.DATAB
VALUE_D[6] => DIG2_PAT_d.DATAB
VALUE_D[6] => DIG2_PDCC_d.DATAB
VALUE_D[6] => DIG3_VSHIFT_d.DATAB
VALUE_D[6] => DIG3_PAT_d.DATAB
VALUE_D[6] => DIG3_PDCC_d.DATAB
VALUE_D[6] => DIG4_VSHIFT_d.DATAB
VALUE_D[6] => DIG4_PAT_d.DATAB
VALUE_D[6] => DIG4_PDCC_d.DATAB
VALUE_D[7] => DISP_VMRK1_d.DATAB
VALUE_D[7] => DISP_VMRK2_d.DATAB
VALUE_D[7] => DISP_HMRK1_d.DATAB
VALUE_D[7] => DISP_HMRK2_d.DATAB
VALUE_D[7] => ADC1_VSHIFT_d.DATAB
VALUE_D[7] => ADC1_TRG_LVL_d.DATAB
VALUE_D[7] => ADC2_VSHIFT_d.DATAB
VALUE_D[7] => ADC2_TRG_LVL_d.DATAB
VALUE_D[7] => DIG1_VSHIFT_d.DATAB
VALUE_D[7] => DIG1_PAT_d.DATAB
VALUE_D[7] => DIG1_PDCC_d.DATAB
VALUE_D[7] => DIG2_VSHIFT_d.DATAB
VALUE_D[7] => DIG2_PAT_d.DATAB
VALUE_D[7] => DIG2_PDCC_d.DATAB
VALUE_D[7] => DIG3_VSHIFT_d.DATAB
VALUE_D[7] => DIG3_PAT_d.DATAB
VALUE_D[7] => DIG3_PDCC_d.DATAB
VALUE_D[7] => DIG4_VSHIFT_d.DATAB
VALUE_D[7] => DIG4_PAT_d.DATAB
VALUE_D[7] => DIG4_PDCC_d.DATAB
VALUE_D[8] => DISP_VMRK1_d.DATAB
VALUE_D[8] => DISP_VMRK2_d.DATAB
VALUE_D[8] => DISP_HMRK1_d.DATAB
VALUE_D[8] => DISP_HMRK2_d.DATAB
VALUE_D[8] => ADC1_TRG_LVL_d.DATAB
VALUE_D[8] => ADC2_TRG_LVL_d.DATAB
VALUE_D[8] => DIG1_PAT_d.DATAB
VALUE_D[8] => DIG1_PDCC_d.DATAB
VALUE_D[8] => DIG2_PAT_d.DATAB
VALUE_D[8] => DIG2_PDCC_d.DATAB
VALUE_D[8] => DIG3_PAT_d.DATAB
VALUE_D[8] => DIG3_PDCC_d.DATAB
VALUE_D[8] => DIG4_PAT_d.DATAB
VALUE_D[8] => DIG4_PDCC_d.DATAB
VALUE_D[9] => ADC1_TRG_LVL_d.DATAB
VALUE_D[9] => ADC2_TRG_LVL_d.DATAB
VALUE_D[9] => DIG1_PAT_d.DATAB
VALUE_D[9] => DIG1_PDCC_d.DATAB
VALUE_D[9] => DIG2_PAT_d.DATAB
VALUE_D[9] => DIG2_PDCC_d.DATAB
VALUE_D[9] => DIG3_PAT_d.DATAB
VALUE_D[9] => DIG3_PDCC_d.DATAB
VALUE_D[9] => DIG4_PAT_d.DATAB
VALUE_D[9] => DIG4_PDCC_d.DATAB
VALUE_Q[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[8] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
VALUE_Q[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK1_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_VMRK2_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK1_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => DISP_HMRK2_d.OUTPUTSELECT
SET => INPUT_SELECT_d.OUTPUTSELECT
SET => INPUT_SELECT_d.OUTPUTSELECT
SET => ADC1_TDIV_d.OUTPUTSELECT
SET => ADC1_VDIV_d.OUTPUTSELECT
SET => ADC1_VDIV_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_VSHIFT_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_LVL_d.OUTPUTSELECT
SET => ADC1_TRG_MODE_d.OUTPUTSELECT
SET => ADC1_TRG_MODE_d.OUTPUTSELECT
SET => ADC1_TRG_MODE_d.OUTPUTSELECT
SET => ADC2_TDIV_d.OUTPUTSELECT
SET => ADC2_VDIV_d.OUTPUTSELECT
SET => ADC2_VDIV_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_VSHIFT_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_LVL_d.OUTPUTSELECT
SET => ADC2_TRG_MODE_d.OUTPUTSELECT
SET => ADC2_TRG_MODE_d.OUTPUTSELECT
SET => ADC2_TRG_MODE_d.OUTPUTSELECT
SET => DIG1_TDIV_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_VSHIFT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PAT_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_PDCC_d.OUTPUTSELECT
SET => DIG1_TRG_LVL_d.OUTPUTSELECT
SET => DIG1_TRG_MODE_d.OUTPUTSELECT
SET => DIG1_TRG_MODE_d.OUTPUTSELECT
SET => DIG1_TRG_MODE_d.OUTPUTSELECT
SET => DIG2_TDIV_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_VSHIFT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PAT_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_PDCC_d.OUTPUTSELECT
SET => DIG2_TRG_LVL_d.OUTPUTSELECT
SET => DIG2_TRG_MODE_d.OUTPUTSELECT
SET => DIG2_TRG_MODE_d.OUTPUTSELECT
SET => DIG2_TRG_MODE_d.OUTPUTSELECT
SET => DIG3_TDIV_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_VSHIFT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PAT_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_PDCC_d.OUTPUTSELECT
SET => DIG3_TRG_LVL_d.OUTPUTSELECT
SET => DIG3_TRG_MODE_d.OUTPUTSELECT
SET => DIG3_TRG_MODE_d.OUTPUTSELECT
SET => DIG3_TRG_MODE_d.OUTPUTSELECT
SET => DIG4_TDIV_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_VSHIFT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PAT_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_PDCC_d.OUTPUTSELECT
SET => DIG4_TRG_LVL_d.OUTPUTSELECT
SET => DIG4_TRG_MODE_d.OUTPUTSELECT
SET => DIG4_TRG_MODE_d.OUTPUTSELECT
SET => DIG4_TRG_MODE_d.OUTPUTSELECT
SET => DIG1_CFG.DATAA
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK1_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_VMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK1_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => DISP_HMRK2_d.OUTPUTSELECT
CLR => INPUT_SELECT_d.OUTPUTSELECT
CLR => INPUT_SELECT_d.OUTPUTSELECT
CLR => ADC1_TDIV_d.OUTPUTSELECT
CLR => ADC1_VDIV_d.OUTPUTSELECT
CLR => ADC1_VDIV_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_VSHIFT_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_LVL_d.OUTPUTSELECT
CLR => ADC1_TRG_MODE_d.OUTPUTSELECT
CLR => ADC1_TRG_MODE_d.OUTPUTSELECT
CLR => ADC1_TRG_MODE_d.OUTPUTSELECT
CLR => ADC2_TDIV_d.OUTPUTSELECT
CLR => ADC2_VDIV_d.OUTPUTSELECT
CLR => ADC2_VDIV_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_VSHIFT_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_LVL_d.OUTPUTSELECT
CLR => ADC2_TRG_MODE_d.OUTPUTSELECT
CLR => ADC2_TRG_MODE_d.OUTPUTSELECT
CLR => ADC2_TRG_MODE_d.OUTPUTSELECT
CLR => DIG1_TDIV_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_VSHIFT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PAT_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_PDCC_d.OUTPUTSELECT
CLR => DIG1_CFG.OUTPUTSELECT
CLR => DIG1_TRG_LVL_d.OUTPUTSELECT
CLR => DIG1_TRG_MODE_d.OUTPUTSELECT
CLR => DIG1_TRG_MODE_d.OUTPUTSELECT
CLR => DIG1_TRG_MODE_d.OUTPUTSELECT
CLR => DIG2_TDIV_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_VSHIFT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PAT_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_PDCC_d.OUTPUTSELECT
CLR => DIG2_TRG_LVL_d.OUTPUTSELECT
CLR => DIG2_TRG_MODE_d.OUTPUTSELECT
CLR => DIG2_TRG_MODE_d.OUTPUTSELECT
CLR => DIG2_TRG_MODE_d.OUTPUTSELECT
CLR => DIG3_TDIV_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_VSHIFT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PAT_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_PDCC_d.OUTPUTSELECT
CLR => DIG3_TRG_LVL_d.OUTPUTSELECT
CLR => DIG3_TRG_MODE_d.OUTPUTSELECT
CLR => DIG3_TRG_MODE_d.OUTPUTSELECT
CLR => DIG3_TRG_MODE_d.OUTPUTSELECT
CLR => DIG4_TDIV_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_VSHIFT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PAT_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_PDCC_d.OUTPUTSELECT
CLR => DIG4_TRG_LVL_d.OUTPUTSELECT
CLR => DIG4_TRG_MODE_d.OUTPUTSELECT
CLR => DIG4_TRG_MODE_d.OUTPUTSELECT
CLR => DIG4_TRG_MODE_d.OUTPUTSELECT
INC => INC_p.OUTPUTSELECT
INC => INC_q.DATAIN
DEC => DEC_p.OUTPUTSELECT
DEC => DEC_q.DATAIN
DISP_VMRK1[0] <= DISP_VMRK1_q[0].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[1] <= DISP_VMRK1_q[1].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[2] <= DISP_VMRK1_q[2].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[3] <= DISP_VMRK1_q[3].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[4] <= DISP_VMRK1_q[4].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[5] <= DISP_VMRK1_q[5].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[6] <= DISP_VMRK1_q[6].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[7] <= DISP_VMRK1_q[7].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[8] <= DISP_VMRK1_q[8].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[0] <= DISP_VMRK2_q[0].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[1] <= DISP_VMRK2_q[1].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[2] <= DISP_VMRK2_q[2].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[3] <= DISP_VMRK2_q[3].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[4] <= DISP_VMRK2_q[4].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[5] <= DISP_VMRK2_q[5].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[6] <= DISP_VMRK2_q[6].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[7] <= DISP_VMRK2_q[7].DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK2[8] <= DISP_VMRK2_q[8].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[0] <= DISP_HMRK1_q[0].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[1] <= DISP_HMRK1_q[1].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[2] <= DISP_HMRK1_q[2].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[3] <= DISP_HMRK1_q[3].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[4] <= DISP_HMRK1_q[4].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[5] <= DISP_HMRK1_q[5].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[6] <= DISP_HMRK1_q[6].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[7] <= DISP_HMRK1_q[7].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK1[8] <= DISP_HMRK1_q[8].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[0] <= DISP_HMRK2_q[0].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[1] <= DISP_HMRK2_q[1].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[2] <= DISP_HMRK2_q[2].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[3] <= DISP_HMRK2_q[3].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[4] <= DISP_HMRK2_q[4].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[5] <= DISP_HMRK2_q[5].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[6] <= DISP_HMRK2_q[6].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[7] <= DISP_HMRK2_q[7].DB_MAX_OUTPUT_PORT_TYPE
DISP_HMRK2[8] <= DISP_HMRK2_q[8].DB_MAX_OUTPUT_PORT_TYPE
INPUT_SELECT[0] <= INPUT_SELECT_q[0].DB_MAX_OUTPUT_PORT_TYPE
INPUT_SELECT[1] <= INPUT_SELECT_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TDIV[0] <= ADC1_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VDIV[0] <= ADC1_VDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VDIV[1] <= ADC1_VDIV_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[0] <= ADC1_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[1] <= ADC1_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[2] <= ADC1_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[3] <= ADC1_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[4] <= ADC1_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[5] <= ADC1_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[6] <= ADC1_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
ADC1_VSHIFT[7] <= ADC1_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[0] <= <VCC>
ADC1_TRG_LVL[1] <= <VCC>
ADC1_TRG_LVL[2] <= <VCC>
ADC1_TRG_LVL[3] <= <VCC>
ADC1_TRG_LVL[4] <= ADC1_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[5] <= ADC1_TRG_LVL_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[6] <= ADC1_TRG_LVL_q[2].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[7] <= ADC1_TRG_LVL_q[3].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[8] <= ADC1_TRG_LVL_q[4].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[9] <= ADC1_TRG_LVL_q[5].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[10] <= ADC1_TRG_LVL_q[6].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[11] <= ADC1_TRG_LVL_q[7].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[12] <= ADC1_TRG_LVL_q[8].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_LVL[13] <= ADC1_TRG_LVL_q[9].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_MODE[0] <= ADC1_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_MODE[1] <= ADC1_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC1_TRG_MODE[2] <= ADC1_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TDIV[0] <= ADC2_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VDIV[0] <= ADC2_VDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VDIV[1] <= ADC2_VDIV_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[0] <= ADC2_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[1] <= ADC2_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[2] <= ADC2_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[3] <= ADC2_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[4] <= ADC2_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[5] <= ADC2_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[6] <= ADC2_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
ADC2_VSHIFT[7] <= ADC2_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[0] <= <VCC>
ADC2_TRG_LVL[1] <= <VCC>
ADC2_TRG_LVL[2] <= <VCC>
ADC2_TRG_LVL[3] <= <VCC>
ADC2_TRG_LVL[4] <= ADC2_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[5] <= ADC2_TRG_LVL_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[6] <= ADC2_TRG_LVL_q[2].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[7] <= ADC2_TRG_LVL_q[3].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[8] <= ADC2_TRG_LVL_q[4].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[9] <= ADC2_TRG_LVL_q[5].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[10] <= ADC2_TRG_LVL_q[6].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[11] <= ADC2_TRG_LVL_q[7].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[12] <= ADC2_TRG_LVL_q[8].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_LVL[13] <= ADC2_TRG_LVL_q[9].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_MODE[0] <= ADC2_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_MODE[1] <= ADC2_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
ADC2_TRG_MODE[2] <= ADC2_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG1_TDIV[0] <= DIG1_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[0] <= DIG1_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[1] <= DIG1_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[2] <= DIG1_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[3] <= DIG1_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[4] <= DIG1_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[5] <= DIG1_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[6] <= DIG1_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG1_VSHIFT[7] <= DIG1_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[0] <= DIG1_PAT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[1] <= DIG1_PAT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[2] <= DIG1_PAT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[3] <= DIG1_PAT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[4] <= DIG1_PAT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[5] <= DIG1_PAT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[6] <= DIG1_PAT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[7] <= DIG1_PAT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[8] <= DIG1_PAT_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PAT[9] <= DIG1_PAT_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[0] <= DIG1_PDCC_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[1] <= DIG1_PDCC_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[2] <= DIG1_PDCC_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[3] <= DIG1_PDCC_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[4] <= DIG1_PDCC_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[5] <= DIG1_PDCC_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[6] <= DIG1_PDCC_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[7] <= DIG1_PDCC_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[8] <= DIG1_PDCC_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG1_PDCC[9] <= DIG1_PDCC_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG1_CFG <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
DIG1_TRG_LVL[0] <= DIG1_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_TRG_MODE[0] <= DIG1_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG1_TRG_MODE[1] <= DIG1_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG1_TRG_MODE[2] <= DIG1_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG2_TDIV[0] <= DIG2_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[0] <= DIG2_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[1] <= DIG2_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[2] <= DIG2_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[3] <= DIG2_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[4] <= DIG2_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[5] <= DIG2_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[6] <= DIG2_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG2_VSHIFT[7] <= DIG2_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[0] <= DIG2_PAT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[1] <= DIG2_PAT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[2] <= DIG2_PAT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[3] <= DIG2_PAT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[4] <= DIG2_PAT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[5] <= DIG2_PAT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[6] <= DIG2_PAT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[7] <= DIG2_PAT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[8] <= DIG2_PAT_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PAT[9] <= DIG2_PAT_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[0] <= DIG2_PDCC_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[1] <= DIG2_PDCC_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[2] <= DIG2_PDCC_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[3] <= DIG2_PDCC_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[4] <= DIG2_PDCC_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[5] <= DIG2_PDCC_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[6] <= DIG2_PDCC_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[7] <= DIG2_PDCC_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[8] <= DIG2_PDCC_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG2_PDCC[9] <= DIG2_PDCC_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG2_CFG <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
DIG2_TRG_LVL[0] <= DIG2_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_TRG_MODE[0] <= DIG2_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG2_TRG_MODE[1] <= DIG2_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG2_TRG_MODE[2] <= DIG2_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG3_TDIV[0] <= DIG3_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[0] <= DIG3_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[1] <= DIG3_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[2] <= DIG3_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[3] <= DIG3_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[4] <= DIG3_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[5] <= DIG3_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[6] <= DIG3_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG3_VSHIFT[7] <= DIG3_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[0] <= DIG3_PAT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[1] <= DIG3_PAT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[2] <= DIG3_PAT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[3] <= DIG3_PAT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[4] <= DIG3_PAT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[5] <= DIG3_PAT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[6] <= DIG3_PAT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[7] <= DIG3_PAT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[8] <= DIG3_PAT_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PAT[9] <= DIG3_PAT_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[0] <= DIG3_PDCC_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[1] <= DIG3_PDCC_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[2] <= DIG3_PDCC_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[3] <= DIG3_PDCC_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[4] <= DIG3_PDCC_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[5] <= DIG3_PDCC_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[6] <= DIG3_PDCC_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[7] <= DIG3_PDCC_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[8] <= DIG3_PDCC_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG3_PDCC[9] <= DIG3_PDCC_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG3_CFG <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
DIG3_TRG_LVL[0] <= DIG3_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_TRG_MODE[0] <= DIG3_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG3_TRG_MODE[1] <= DIG3_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG3_TRG_MODE[2] <= DIG3_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG4_TDIV[0] <= DIG4_TDIV_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[0] <= DIG4_VSHIFT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[1] <= DIG4_VSHIFT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[2] <= DIG4_VSHIFT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[3] <= DIG4_VSHIFT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[4] <= DIG4_VSHIFT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[5] <= DIG4_VSHIFT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[6] <= DIG4_VSHIFT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG4_VSHIFT[7] <= DIG4_VSHIFT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[0] <= DIG4_PAT_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[1] <= DIG4_PAT_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[2] <= DIG4_PAT_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[3] <= DIG4_PAT_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[4] <= DIG4_PAT_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[5] <= DIG4_PAT_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[6] <= DIG4_PAT_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[7] <= DIG4_PAT_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[8] <= DIG4_PAT_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PAT[9] <= DIG4_PAT_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[0] <= DIG4_PDCC_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[1] <= DIG4_PDCC_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[2] <= DIG4_PDCC_q[2].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[3] <= DIG4_PDCC_q[3].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[4] <= DIG4_PDCC_q[4].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[5] <= DIG4_PDCC_q[5].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[6] <= DIG4_PDCC_q[6].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[7] <= DIG4_PDCC_q[7].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[8] <= DIG4_PDCC_q[8].DB_MAX_OUTPUT_PORT_TYPE
DIG4_PDCC[9] <= DIG4_PDCC_q[9].DB_MAX_OUTPUT_PORT_TYPE
DIG4_CFG <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
DIG4_TRG_LVL[0] <= DIG4_TRG_LVL_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_TRG_MODE[0] <= DIG4_TRG_MODE_q[0].DB_MAX_OUTPUT_PORT_TYPE
DIG4_TRG_MODE[1] <= DIG4_TRG_MODE_q[1].DB_MAX_OUTPUT_PORT_TYPE
DIG4_TRG_MODE[2] <= DIG4_TRG_MODE_q[2].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|DSGEN:DSGEN1_inst
Clock => PC_q[0].CLK
Clock => PC_q[1].CLK
Clock => PC_q[2].CLK
Clock => PC_q[3].CLK
Clock => CC_q[0].CLK
Clock => CC_q[1].CLK
Clock => CC_q[2].CLK
Clock => CC_q[3].CLK
Clock => CC_q[4].CLK
Clock => CC_q[5].CLK
Clock => CC_q[6].CLK
Clock => CC_q[7].CLK
Clock => CC_q[8].CLK
Clock => CC_q[9].CLK
Clock => Signal_q[0].CLK
Clock => PeriodDelay_q[0].CLK
Clock => PeriodDelay_q[1].CLK
Clock => PeriodDelay_q[2].CLK
Clock => PeriodDelay_q[3].CLK
Clock => PeriodDelay_q[4].CLK
Clock => PeriodDelay_q[5].CLK
Clock => PeriodDelay_q[6].CLK
Clock => PeriodDelay_q[7].CLK
Clock => PeriodDelay_q[8].CLK
Clock => PeriodDelay_q[9].CLK
Clock => Pattern_q[0].CLK
Clock => Pattern_q[1].CLK
Clock => Pattern_q[2].CLK
Clock => Pattern_q[3].CLK
Clock => Pattern_q[4].CLK
Clock => Pattern_q[5].CLK
Clock => Pattern_q[6].CLK
Clock => Pattern_q[7].CLK
Clock => Pattern_q[8].CLK
Clock => Pattern_q[9].CLK
Clock => State_q~1.DATAIN
Reset_n => PC_q[0].ACLR
Reset_n => PC_q[1].ACLR
Reset_n => PC_q[2].ACLR
Reset_n => PC_q[3].ACLR
Reset_n => CC_q[0].ACLR
Reset_n => CC_q[1].ACLR
Reset_n => CC_q[2].ACLR
Reset_n => CC_q[3].ACLR
Reset_n => CC_q[4].ACLR
Reset_n => CC_q[5].ACLR
Reset_n => CC_q[6].ACLR
Reset_n => CC_q[7].ACLR
Reset_n => CC_q[8].ACLR
Reset_n => CC_q[9].ACLR
Reset_n => Signal_q[0].ACLR
Reset_n => PeriodDelay_q[0].ACLR
Reset_n => PeriodDelay_q[1].ACLR
Reset_n => PeriodDelay_q[2].ACLR
Reset_n => PeriodDelay_q[3].ACLR
Reset_n => PeriodDelay_q[4].ACLR
Reset_n => PeriodDelay_q[5].ACLR
Reset_n => PeriodDelay_q[6].ACLR
Reset_n => PeriodDelay_q[7].ACLR
Reset_n => PeriodDelay_q[8].ACLR
Reset_n => PeriodDelay_q[9].ACLR
Reset_n => Pattern_q[0].ACLR
Reset_n => Pattern_q[1].ACLR
Reset_n => Pattern_q[2].ACLR
Reset_n => Pattern_q[3].ACLR
Reset_n => Pattern_q[4].ACLR
Reset_n => Pattern_q[5].ACLR
Reset_n => Pattern_q[6].ACLR
Reset_n => Pattern_q[7].ACLR
Reset_n => Pattern_q[8].ACLR
Reset_n => Pattern_q[9].ACLR
Reset_n => State_q~3.DATAIN
Configure => Pattern_q[9].ENA
Configure => Pattern_q[8].ENA
Configure => Pattern_q[7].ENA
Configure => Pattern_q[6].ENA
Configure => Pattern_q[5].ENA
Configure => Pattern_q[4].ENA
Configure => Pattern_q[3].ENA
Configure => Pattern_q[2].ENA
Configure => Pattern_q[1].ENA
Configure => Pattern_q[0].ENA
Configure => PeriodDelay_q[9].ENA
Configure => PeriodDelay_q[8].ENA
Configure => PeriodDelay_q[7].ENA
Configure => PeriodDelay_q[6].ENA
Configure => PeriodDelay_q[5].ENA
Configure => PeriodDelay_q[4].ENA
Configure => PeriodDelay_q[3].ENA
Configure => PeriodDelay_q[2].ENA
Configure => PeriodDelay_q[1].ENA
Configure => PeriodDelay_q[0].ENA
Pattern[0] => Pattern_q[0].DATAIN
Pattern[1] => Pattern_q[1].DATAIN
Pattern[2] => Pattern_q[2].DATAIN
Pattern[3] => Pattern_q[3].DATAIN
Pattern[4] => Pattern_q[4].DATAIN
Pattern[5] => Pattern_q[5].DATAIN
Pattern[6] => Pattern_q[6].DATAIN
Pattern[7] => Pattern_q[7].DATAIN
Pattern[8] => Pattern_q[8].DATAIN
Pattern[9] => Pattern_q[9].DATAIN
PeriodDelay[0] => PeriodDelay_q[0].DATAIN
PeriodDelay[1] => PeriodDelay_q[1].DATAIN
PeriodDelay[2] => PeriodDelay_q[2].DATAIN
PeriodDelay[3] => PeriodDelay_q[3].DATAIN
PeriodDelay[4] => PeriodDelay_q[4].DATAIN
PeriodDelay[5] => PeriodDelay_q[5].DATAIN
PeriodDelay[6] => PeriodDelay_q[6].DATAIN
PeriodDelay[7] => PeriodDelay_q[7].DATAIN
PeriodDelay[8] => PeriodDelay_q[8].DATAIN
PeriodDelay[9] => PeriodDelay_q[9].DATAIN
SignalOut[0] <= Signal_q[0].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|DSGEN:DSGEN2_inst
Clock => PC_q[0].CLK
Clock => PC_q[1].CLK
Clock => PC_q[2].CLK
Clock => PC_q[3].CLK
Clock => CC_q[0].CLK
Clock => CC_q[1].CLK
Clock => CC_q[2].CLK
Clock => CC_q[3].CLK
Clock => CC_q[4].CLK
Clock => CC_q[5].CLK
Clock => CC_q[6].CLK
Clock => CC_q[7].CLK
Clock => CC_q[8].CLK
Clock => CC_q[9].CLK
Clock => Signal_q[0].CLK
Clock => PeriodDelay_q[0].CLK
Clock => PeriodDelay_q[1].CLK
Clock => PeriodDelay_q[2].CLK
Clock => PeriodDelay_q[3].CLK
Clock => PeriodDelay_q[4].CLK
Clock => PeriodDelay_q[5].CLK
Clock => PeriodDelay_q[6].CLK
Clock => PeriodDelay_q[7].CLK
Clock => PeriodDelay_q[8].CLK
Clock => PeriodDelay_q[9].CLK
Clock => Pattern_q[0].CLK
Clock => Pattern_q[1].CLK
Clock => Pattern_q[2].CLK
Clock => Pattern_q[3].CLK
Clock => Pattern_q[4].CLK
Clock => Pattern_q[5].CLK
Clock => Pattern_q[6].CLK
Clock => Pattern_q[7].CLK
Clock => Pattern_q[8].CLK
Clock => Pattern_q[9].CLK
Clock => State_q~1.DATAIN
Reset_n => PC_q[0].ACLR
Reset_n => PC_q[1].ACLR
Reset_n => PC_q[2].ACLR
Reset_n => PC_q[3].ACLR
Reset_n => CC_q[0].ACLR
Reset_n => CC_q[1].ACLR
Reset_n => CC_q[2].ACLR
Reset_n => CC_q[3].ACLR
Reset_n => CC_q[4].ACLR
Reset_n => CC_q[5].ACLR
Reset_n => CC_q[6].ACLR
Reset_n => CC_q[7].ACLR
Reset_n => CC_q[8].ACLR
Reset_n => CC_q[9].ACLR
Reset_n => Signal_q[0].ACLR
Reset_n => PeriodDelay_q[0].ACLR
Reset_n => PeriodDelay_q[1].ACLR
Reset_n => PeriodDelay_q[2].ACLR
Reset_n => PeriodDelay_q[3].ACLR
Reset_n => PeriodDelay_q[4].ACLR
Reset_n => PeriodDelay_q[5].ACLR
Reset_n => PeriodDelay_q[6].ACLR
Reset_n => PeriodDelay_q[7].ACLR
Reset_n => PeriodDelay_q[8].ACLR
Reset_n => PeriodDelay_q[9].ACLR
Reset_n => Pattern_q[0].ACLR
Reset_n => Pattern_q[1].ACLR
Reset_n => Pattern_q[2].ACLR
Reset_n => Pattern_q[3].ACLR
Reset_n => Pattern_q[4].ACLR
Reset_n => Pattern_q[5].ACLR
Reset_n => Pattern_q[6].ACLR
Reset_n => Pattern_q[7].ACLR
Reset_n => Pattern_q[8].ACLR
Reset_n => Pattern_q[9].ACLR
Reset_n => State_q~3.DATAIN
Configure => Pattern_q[9].ENA
Configure => Pattern_q[8].ENA
Configure => Pattern_q[7].ENA
Configure => Pattern_q[6].ENA
Configure => Pattern_q[5].ENA
Configure => Pattern_q[4].ENA
Configure => Pattern_q[3].ENA
Configure => Pattern_q[2].ENA
Configure => Pattern_q[1].ENA
Configure => Pattern_q[0].ENA
Configure => PeriodDelay_q[9].ENA
Configure => PeriodDelay_q[8].ENA
Configure => PeriodDelay_q[7].ENA
Configure => PeriodDelay_q[6].ENA
Configure => PeriodDelay_q[5].ENA
Configure => PeriodDelay_q[4].ENA
Configure => PeriodDelay_q[3].ENA
Configure => PeriodDelay_q[2].ENA
Configure => PeriodDelay_q[1].ENA
Configure => PeriodDelay_q[0].ENA
Pattern[0] => Pattern_q[0].DATAIN
Pattern[1] => Pattern_q[1].DATAIN
Pattern[2] => Pattern_q[2].DATAIN
Pattern[3] => Pattern_q[3].DATAIN
Pattern[4] => Pattern_q[4].DATAIN
Pattern[5] => Pattern_q[5].DATAIN
Pattern[6] => Pattern_q[6].DATAIN
Pattern[7] => Pattern_q[7].DATAIN
Pattern[8] => Pattern_q[8].DATAIN
Pattern[9] => Pattern_q[9].DATAIN
PeriodDelay[0] => PeriodDelay_q[0].DATAIN
PeriodDelay[1] => PeriodDelay_q[1].DATAIN
PeriodDelay[2] => PeriodDelay_q[2].DATAIN
PeriodDelay[3] => PeriodDelay_q[3].DATAIN
PeriodDelay[4] => PeriodDelay_q[4].DATAIN
PeriodDelay[5] => PeriodDelay_q[5].DATAIN
PeriodDelay[6] => PeriodDelay_q[6].DATAIN
PeriodDelay[7] => PeriodDelay_q[7].DATAIN
PeriodDelay[8] => PeriodDelay_q[8].DATAIN
PeriodDelay[9] => PeriodDelay_q[9].DATAIN
SignalOut[0] <= Signal_q[0].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|DSGEN:DSGEN3_inst
Clock => PC_q[0].CLK
Clock => PC_q[1].CLK
Clock => PC_q[2].CLK
Clock => PC_q[3].CLK
Clock => CC_q[0].CLK
Clock => CC_q[1].CLK
Clock => CC_q[2].CLK
Clock => CC_q[3].CLK
Clock => CC_q[4].CLK
Clock => CC_q[5].CLK
Clock => CC_q[6].CLK
Clock => CC_q[7].CLK
Clock => CC_q[8].CLK
Clock => CC_q[9].CLK
Clock => Signal_q[0].CLK
Clock => PeriodDelay_q[0].CLK
Clock => PeriodDelay_q[1].CLK
Clock => PeriodDelay_q[2].CLK
Clock => PeriodDelay_q[3].CLK
Clock => PeriodDelay_q[4].CLK
Clock => PeriodDelay_q[5].CLK
Clock => PeriodDelay_q[6].CLK
Clock => PeriodDelay_q[7].CLK
Clock => PeriodDelay_q[8].CLK
Clock => PeriodDelay_q[9].CLK
Clock => Pattern_q[0].CLK
Clock => Pattern_q[1].CLK
Clock => Pattern_q[2].CLK
Clock => Pattern_q[3].CLK
Clock => Pattern_q[4].CLK
Clock => Pattern_q[5].CLK
Clock => Pattern_q[6].CLK
Clock => Pattern_q[7].CLK
Clock => Pattern_q[8].CLK
Clock => Pattern_q[9].CLK
Clock => State_q~1.DATAIN
Reset_n => PC_q[0].ACLR
Reset_n => PC_q[1].ACLR
Reset_n => PC_q[2].ACLR
Reset_n => PC_q[3].ACLR
Reset_n => CC_q[0].ACLR
Reset_n => CC_q[1].ACLR
Reset_n => CC_q[2].ACLR
Reset_n => CC_q[3].ACLR
Reset_n => CC_q[4].ACLR
Reset_n => CC_q[5].ACLR
Reset_n => CC_q[6].ACLR
Reset_n => CC_q[7].ACLR
Reset_n => CC_q[8].ACLR
Reset_n => CC_q[9].ACLR
Reset_n => Signal_q[0].ACLR
Reset_n => PeriodDelay_q[0].ACLR
Reset_n => PeriodDelay_q[1].ACLR
Reset_n => PeriodDelay_q[2].ACLR
Reset_n => PeriodDelay_q[3].ACLR
Reset_n => PeriodDelay_q[4].ACLR
Reset_n => PeriodDelay_q[5].ACLR
Reset_n => PeriodDelay_q[6].ACLR
Reset_n => PeriodDelay_q[7].ACLR
Reset_n => PeriodDelay_q[8].ACLR
Reset_n => PeriodDelay_q[9].ACLR
Reset_n => Pattern_q[0].ACLR
Reset_n => Pattern_q[1].ACLR
Reset_n => Pattern_q[2].ACLR
Reset_n => Pattern_q[3].ACLR
Reset_n => Pattern_q[4].ACLR
Reset_n => Pattern_q[5].ACLR
Reset_n => Pattern_q[6].ACLR
Reset_n => Pattern_q[7].ACLR
Reset_n => Pattern_q[8].ACLR
Reset_n => Pattern_q[9].ACLR
Reset_n => State_q~3.DATAIN
Configure => Pattern_q[9].ENA
Configure => Pattern_q[8].ENA
Configure => Pattern_q[7].ENA
Configure => Pattern_q[6].ENA
Configure => Pattern_q[5].ENA
Configure => Pattern_q[4].ENA
Configure => Pattern_q[3].ENA
Configure => Pattern_q[2].ENA
Configure => Pattern_q[1].ENA
Configure => Pattern_q[0].ENA
Configure => PeriodDelay_q[9].ENA
Configure => PeriodDelay_q[8].ENA
Configure => PeriodDelay_q[7].ENA
Configure => PeriodDelay_q[6].ENA
Configure => PeriodDelay_q[5].ENA
Configure => PeriodDelay_q[4].ENA
Configure => PeriodDelay_q[3].ENA
Configure => PeriodDelay_q[2].ENA
Configure => PeriodDelay_q[1].ENA
Configure => PeriodDelay_q[0].ENA
Pattern[0] => Pattern_q[0].DATAIN
Pattern[1] => Pattern_q[1].DATAIN
Pattern[2] => Pattern_q[2].DATAIN
Pattern[3] => Pattern_q[3].DATAIN
Pattern[4] => Pattern_q[4].DATAIN
Pattern[5] => Pattern_q[5].DATAIN
Pattern[6] => Pattern_q[6].DATAIN
Pattern[7] => Pattern_q[7].DATAIN
Pattern[8] => Pattern_q[8].DATAIN
Pattern[9] => Pattern_q[9].DATAIN
PeriodDelay[0] => PeriodDelay_q[0].DATAIN
PeriodDelay[1] => PeriodDelay_q[1].DATAIN
PeriodDelay[2] => PeriodDelay_q[2].DATAIN
PeriodDelay[3] => PeriodDelay_q[3].DATAIN
PeriodDelay[4] => PeriodDelay_q[4].DATAIN
PeriodDelay[5] => PeriodDelay_q[5].DATAIN
PeriodDelay[6] => PeriodDelay_q[6].DATAIN
PeriodDelay[7] => PeriodDelay_q[7].DATAIN
PeriodDelay[8] => PeriodDelay_q[8].DATAIN
PeriodDelay[9] => PeriodDelay_q[9].DATAIN
SignalOut[0] <= Signal_q[0].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|DSGEN:DSGEN4_inst
Clock => PC_q[0].CLK
Clock => PC_q[1].CLK
Clock => PC_q[2].CLK
Clock => PC_q[3].CLK
Clock => CC_q[0].CLK
Clock => CC_q[1].CLK
Clock => CC_q[2].CLK
Clock => CC_q[3].CLK
Clock => CC_q[4].CLK
Clock => CC_q[5].CLK
Clock => CC_q[6].CLK
Clock => CC_q[7].CLK
Clock => CC_q[8].CLK
Clock => CC_q[9].CLK
Clock => Signal_q[0].CLK
Clock => PeriodDelay_q[0].CLK
Clock => PeriodDelay_q[1].CLK
Clock => PeriodDelay_q[2].CLK
Clock => PeriodDelay_q[3].CLK
Clock => PeriodDelay_q[4].CLK
Clock => PeriodDelay_q[5].CLK
Clock => PeriodDelay_q[6].CLK
Clock => PeriodDelay_q[7].CLK
Clock => PeriodDelay_q[8].CLK
Clock => PeriodDelay_q[9].CLK
Clock => Pattern_q[0].CLK
Clock => Pattern_q[1].CLK
Clock => Pattern_q[2].CLK
Clock => Pattern_q[3].CLK
Clock => Pattern_q[4].CLK
Clock => Pattern_q[5].CLK
Clock => Pattern_q[6].CLK
Clock => Pattern_q[7].CLK
Clock => Pattern_q[8].CLK
Clock => Pattern_q[9].CLK
Clock => State_q~1.DATAIN
Reset_n => PC_q[0].ACLR
Reset_n => PC_q[1].ACLR
Reset_n => PC_q[2].ACLR
Reset_n => PC_q[3].ACLR
Reset_n => CC_q[0].ACLR
Reset_n => CC_q[1].ACLR
Reset_n => CC_q[2].ACLR
Reset_n => CC_q[3].ACLR
Reset_n => CC_q[4].ACLR
Reset_n => CC_q[5].ACLR
Reset_n => CC_q[6].ACLR
Reset_n => CC_q[7].ACLR
Reset_n => CC_q[8].ACLR
Reset_n => CC_q[9].ACLR
Reset_n => Signal_q[0].ACLR
Reset_n => PeriodDelay_q[0].ACLR
Reset_n => PeriodDelay_q[1].ACLR
Reset_n => PeriodDelay_q[2].ACLR
Reset_n => PeriodDelay_q[3].ACLR
Reset_n => PeriodDelay_q[4].ACLR
Reset_n => PeriodDelay_q[5].ACLR
Reset_n => PeriodDelay_q[6].ACLR
Reset_n => PeriodDelay_q[7].ACLR
Reset_n => PeriodDelay_q[8].ACLR
Reset_n => PeriodDelay_q[9].ACLR
Reset_n => Pattern_q[0].ACLR
Reset_n => Pattern_q[1].ACLR
Reset_n => Pattern_q[2].ACLR
Reset_n => Pattern_q[3].ACLR
Reset_n => Pattern_q[4].ACLR
Reset_n => Pattern_q[5].ACLR
Reset_n => Pattern_q[6].ACLR
Reset_n => Pattern_q[7].ACLR
Reset_n => Pattern_q[8].ACLR
Reset_n => Pattern_q[9].ACLR
Reset_n => State_q~3.DATAIN
Configure => Pattern_q[9].ENA
Configure => Pattern_q[8].ENA
Configure => Pattern_q[7].ENA
Configure => Pattern_q[6].ENA
Configure => Pattern_q[5].ENA
Configure => Pattern_q[4].ENA
Configure => Pattern_q[3].ENA
Configure => Pattern_q[2].ENA
Configure => Pattern_q[1].ENA
Configure => Pattern_q[0].ENA
Configure => PeriodDelay_q[9].ENA
Configure => PeriodDelay_q[8].ENA
Configure => PeriodDelay_q[7].ENA
Configure => PeriodDelay_q[6].ENA
Configure => PeriodDelay_q[5].ENA
Configure => PeriodDelay_q[4].ENA
Configure => PeriodDelay_q[3].ENA
Configure => PeriodDelay_q[2].ENA
Configure => PeriodDelay_q[1].ENA
Configure => PeriodDelay_q[0].ENA
Pattern[0] => Pattern_q[0].DATAIN
Pattern[1] => Pattern_q[1].DATAIN
Pattern[2] => Pattern_q[2].DATAIN
Pattern[3] => Pattern_q[3].DATAIN
Pattern[4] => Pattern_q[4].DATAIN
Pattern[5] => Pattern_q[5].DATAIN
Pattern[6] => Pattern_q[6].DATAIN
Pattern[7] => Pattern_q[7].DATAIN
Pattern[8] => Pattern_q[8].DATAIN
Pattern[9] => Pattern_q[9].DATAIN
PeriodDelay[0] => PeriodDelay_q[0].DATAIN
PeriodDelay[1] => PeriodDelay_q[1].DATAIN
PeriodDelay[2] => PeriodDelay_q[2].DATAIN
PeriodDelay[3] => PeriodDelay_q[3].DATAIN
PeriodDelay[4] => PeriodDelay_q[4].DATAIN
PeriodDelay[5] => PeriodDelay_q[5].DATAIN
PeriodDelay[6] => PeriodDelay_q[6].DATAIN
PeriodDelay[7] => PeriodDelay_q[7].DATAIN
PeriodDelay[8] => PeriodDelay_q[8].DATAIN
PeriodDelay[9] => PeriodDelay_q[9].DATAIN
SignalOut[0] <= Signal_q[0].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|SCDAQ:DIG1_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:DIG1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_D[0] => LessThan1.IN2
DAQ_D[0] => LessThan2.IN2
DAQ_D[0] => SR[1][0].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:DIG1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[0]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|SCDAQ:DIG2_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:DIG2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_D[0] => LessThan1.IN2
DAQ_D[0] => LessThan2.IN2
DAQ_D[0] => SR[1][0].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:DIG2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[0]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|SCDAQ:DIG3_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:DIG3_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_D[0] => LessThan1.IN2
DAQ_D[0] => LessThan2.IN2
DAQ_D[0] => SR[1][0].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:DIG3_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[0]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|SCDAQ:DIG4_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:DIG4_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_D[0] => LessThan1.IN2
DAQ_D[0] => LessThan2.IN2
DAQ_D[0] => SR[1][0].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:DIG4_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[0]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|ASGEN:ASGEN_inst
Clock => CC[0].CLK
Clock => CC[1].CLK
Clock => CC[2].CLK
Clock => CC[3].CLK
Clock => CC[4].CLK
Clock => CC[5].CLK
Clock => CC[6].CLK
Clock => CC[7].CLK
Clock => CC[8].CLK
Clock => CC[9].CLK
Clock => Signal_q[0].CLK
Clock => Signal_q[1].CLK
Clock => Signal_q[2].CLK
Clock => Signal_q[3].CLK
Clock => Signal_q[4].CLK
Clock => Signal_q[5].CLK
Clock => Signal_q[6].CLK
Clock => Signal_q[7].CLK
Clock => Signal_q[8].CLK
Clock => Signal_q[9].CLK
Clock => Signal_q[10].CLK
Clock => Signal_q[11].CLK
Clock => Signal_q[12].CLK
Clock => Signal_q[13].CLK
Clock => State_q~1.DATAIN
Reset_n => CC[0].ACLR
Reset_n => CC[1].ACLR
Reset_n => CC[2].ACLR
Reset_n => CC[3].ACLR
Reset_n => CC[4].ACLR
Reset_n => CC[5].ACLR
Reset_n => CC[6].ACLR
Reset_n => CC[7].ACLR
Reset_n => CC[8].ACLR
Reset_n => CC[9].ACLR
Reset_n => Signal_q[0].PRESET
Reset_n => Signal_q[1].PRESET
Reset_n => Signal_q[2].PRESET
Reset_n => Signal_q[3].PRESET
Reset_n => Signal_q[4].PRESET
Reset_n => Signal_q[5].PRESET
Reset_n => Signal_q[6].ACLR
Reset_n => Signal_q[7].ACLR
Reset_n => Signal_q[8].ACLR
Reset_n => Signal_q[9].ACLR
Reset_n => Signal_q[10].ACLR
Reset_n => Signal_q[11].ACLR
Reset_n => Signal_q[12].ACLR
Reset_n => Signal_q[13].ACLR
Reset_n => State_q~3.DATAIN
SignalOut[0] <= Signal_q[0].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[1] <= Signal_q[1].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[2] <= Signal_q[2].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[3] <= Signal_q[3].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[4] <= Signal_q[4].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[5] <= Signal_q[5].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[6] <= Signal_q[6].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[7] <= Signal_q[7].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[8] <= Signal_q[8].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[9] <= Signal_q[9].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[10] <= Signal_q[10].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[11] <= Signal_q[11].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[12] <= Signal_q[12].DB_MAX_OUTPUT_PORT_TYPE
SignalOut[13] <= Signal_q[13].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|ADC:ADC_inst
ADC_CLK => ADC_DATA_B[0]~reg0.CLK
ADC_CLK => ADC_DATA_B[1]~reg0.CLK
ADC_CLK => ADC_DATA_B[2]~reg0.CLK
ADC_CLK => ADC_DATA_B[3]~reg0.CLK
ADC_CLK => ADC_DATA_B[4]~reg0.CLK
ADC_CLK => ADC_DATA_B[5]~reg0.CLK
ADC_CLK => ADC_DATA_B[6]~reg0.CLK
ADC_CLK => ADC_DATA_B[7]~reg0.CLK
ADC_CLK => ADC_DATA_B[8]~reg0.CLK
ADC_CLK => ADC_DATA_B[9]~reg0.CLK
ADC_CLK => ADC_DATA_B[10]~reg0.CLK
ADC_CLK => ADC_DATA_B[11]~reg0.CLK
ADC_CLK => ADC_DATA_B[12]~reg0.CLK
ADC_CLK => ADC_DATA_B[13]~reg0.CLK
ADC_CLK => ADC_DATA_A[0]~reg0.CLK
ADC_CLK => ADC_DATA_A[1]~reg0.CLK
ADC_CLK => ADC_DATA_A[2]~reg0.CLK
ADC_CLK => ADC_DATA_A[3]~reg0.CLK
ADC_CLK => ADC_DATA_A[4]~reg0.CLK
ADC_CLK => ADC_DATA_A[5]~reg0.CLK
ADC_CLK => ADC_DATA_A[6]~reg0.CLK
ADC_CLK => ADC_DATA_A[7]~reg0.CLK
ADC_CLK => ADC_DATA_A[8]~reg0.CLK
ADC_CLK => ADC_DATA_A[9]~reg0.CLK
ADC_CLK => ADC_DATA_A[10]~reg0.CLK
ADC_CLK => ADC_DATA_A[11]~reg0.CLK
ADC_CLK => ADC_DATA_A[12]~reg0.CLK
ADC_CLK => ADC_DATA_A[13]~reg0.CLK
ADC_CLK => ADC_CLKA.DATAIN
ADC_CLK => ADC_CLKB.DATAIN
ADC_CLKA <= ADC_CLK.DB_MAX_OUTPUT_PORT_TYPE
ADC_CLKB <= ADC_CLK.DB_MAX_OUTPUT_PORT_TYPE
ADC_DA[0] => ADC_DATA_A[0]~reg0.DATAIN
ADC_DA[1] => ADC_DATA_A[1]~reg0.DATAIN
ADC_DA[2] => ADC_DATA_A[2]~reg0.DATAIN
ADC_DA[3] => ADC_DATA_A[3]~reg0.DATAIN
ADC_DA[4] => ADC_DATA_A[4]~reg0.DATAIN
ADC_DA[5] => ADC_DATA_A[5]~reg0.DATAIN
ADC_DA[6] => ADC_DATA_A[6]~reg0.DATAIN
ADC_DA[7] => ADC_DATA_A[7]~reg0.DATAIN
ADC_DA[8] => ADC_DATA_A[8]~reg0.DATAIN
ADC_DA[9] => ADC_DATA_A[9]~reg0.DATAIN
ADC_DA[10] => ADC_DATA_A[10]~reg0.DATAIN
ADC_DA[11] => ADC_DATA_A[11]~reg0.DATAIN
ADC_DA[12] => ADC_DATA_A[12]~reg0.DATAIN
ADC_DA[13] => ADC_DATA_A[13]~reg0.DATAIN
ADC_OTRA => ~NO_FANOUT~
ADC_OEA <= <GND>
ADC_DB[0] => ADC_DATA_B[0]~reg0.DATAIN
ADC_DB[1] => ADC_DATA_B[1]~reg0.DATAIN
ADC_DB[2] => ADC_DATA_B[2]~reg0.DATAIN
ADC_DB[3] => ADC_DATA_B[3]~reg0.DATAIN
ADC_DB[4] => ADC_DATA_B[4]~reg0.DATAIN
ADC_DB[5] => ADC_DATA_B[5]~reg0.DATAIN
ADC_DB[6] => ADC_DATA_B[6]~reg0.DATAIN
ADC_DB[7] => ADC_DATA_B[7]~reg0.DATAIN
ADC_DB[8] => ADC_DATA_B[8]~reg0.DATAIN
ADC_DB[9] => ADC_DATA_B[9]~reg0.DATAIN
ADC_DB[10] => ADC_DATA_B[10]~reg0.DATAIN
ADC_DB[11] => ADC_DATA_B[11]~reg0.DATAIN
ADC_DB[12] => ADC_DATA_B[12]~reg0.DATAIN
ADC_DB[13] => ADC_DATA_B[13]~reg0.DATAIN
ADC_OTRB => ~NO_FANOUT~
ADC_OEB <= <GND>
ADC_PWDN_AB <= <VCC>
ADC_DATA_A[0] <= ADC_DATA_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[1] <= ADC_DATA_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[2] <= ADC_DATA_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[3] <= ADC_DATA_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[4] <= ADC_DATA_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[5] <= ADC_DATA_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[6] <= ADC_DATA_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[7] <= ADC_DATA_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[8] <= ADC_DATA_A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[9] <= ADC_DATA_A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[10] <= ADC_DATA_A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[11] <= ADC_DATA_A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[12] <= ADC_DATA_A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_A[13] <= ADC_DATA_A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[0] <= ADC_DATA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[1] <= ADC_DATA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[2] <= ADC_DATA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[3] <= ADC_DATA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[4] <= ADC_DATA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[5] <= ADC_DATA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[6] <= ADC_DATA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[7] <= ADC_DATA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[8] <= ADC_DATA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[9] <= ADC_DATA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[10] <= ADC_DATA_B[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[11] <= ADC_DATA_B[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[12] <= ADC_DATA_B[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ADC_DATA_B[13] <= ADC_DATA_B[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|DAC:DAC_inst
DAC_CLK => DAC_DB[0]~reg0.CLK
DAC_CLK => DAC_DB[1]~reg0.CLK
DAC_CLK => DAC_DB[2]~reg0.CLK
DAC_CLK => DAC_DB[3]~reg0.CLK
DAC_CLK => DAC_DB[4]~reg0.CLK
DAC_CLK => DAC_DB[5]~reg0.CLK
DAC_CLK => DAC_DB[6]~reg0.CLK
DAC_CLK => DAC_DB[7]~reg0.CLK
DAC_CLK => DAC_DB[8]~reg0.CLK
DAC_CLK => DAC_DB[9]~reg0.CLK
DAC_CLK => DAC_DB[10]~reg0.CLK
DAC_CLK => DAC_DB[11]~reg0.CLK
DAC_CLK => DAC_DB[12]~reg0.CLK
DAC_CLK => DAC_DB[13]~reg0.CLK
DAC_CLK => DAC_DA[0]~reg0.CLK
DAC_CLK => DAC_DA[1]~reg0.CLK
DAC_CLK => DAC_DA[2]~reg0.CLK
DAC_CLK => DAC_DA[3]~reg0.CLK
DAC_CLK => DAC_DA[4]~reg0.CLK
DAC_CLK => DAC_DA[5]~reg0.CLK
DAC_CLK => DAC_DA[6]~reg0.CLK
DAC_CLK => DAC_DA[7]~reg0.CLK
DAC_CLK => DAC_DA[8]~reg0.CLK
DAC_CLK => DAC_DA[9]~reg0.CLK
DAC_CLK => DAC_DA[10]~reg0.CLK
DAC_CLK => DAC_DA[11]~reg0.CLK
DAC_CLK => DAC_DA[12]~reg0.CLK
DAC_CLK => DAC_DA[13]~reg0.CLK
DAC_CLK => DAC_WRTA.DATAIN
DAC_CLK => DAC_CLKA.DATAIN
DAC_CLK => DAC_WRTB.DATAIN
DAC_CLK => DAC_CLKB.DATAIN
DAC_CLKA <= DAC_CLK.DB_MAX_OUTPUT_PORT_TYPE
DAC_CLKB <= DAC_CLK.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[0] <= DAC_DA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[1] <= DAC_DA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[2] <= DAC_DA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[3] <= DAC_DA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[4] <= DAC_DA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[5] <= DAC_DA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[6] <= DAC_DA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[7] <= DAC_DA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[8] <= DAC_DA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[9] <= DAC_DA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[10] <= DAC_DA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[11] <= DAC_DA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[12] <= DAC_DA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DA[13] <= DAC_DA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_WRTA <= DAC_CLK.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[0] <= DAC_DB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[1] <= DAC_DB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[2] <= DAC_DB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[3] <= DAC_DB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[4] <= DAC_DB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[5] <= DAC_DB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[6] <= DAC_DB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[7] <= DAC_DB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[8] <= DAC_DB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[9] <= DAC_DB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[10] <= DAC_DB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[11] <= DAC_DB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[12] <= DAC_DB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_DB[13] <= DAC_DB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DAC_WRTB <= DAC_CLK.DB_MAX_OUTPUT_PORT_TYPE
DAC_MODE <= <VCC>
DAC_DATA_A[0] => DAC_DA[0]~reg0.DATAIN
DAC_DATA_A[1] => DAC_DA[1]~reg0.DATAIN
DAC_DATA_A[2] => DAC_DA[2]~reg0.DATAIN
DAC_DATA_A[3] => DAC_DA[3]~reg0.DATAIN
DAC_DATA_A[4] => DAC_DA[4]~reg0.DATAIN
DAC_DATA_A[5] => DAC_DA[5]~reg0.DATAIN
DAC_DATA_A[6] => DAC_DA[6]~reg0.DATAIN
DAC_DATA_A[7] => DAC_DA[7]~reg0.DATAIN
DAC_DATA_A[8] => DAC_DA[8]~reg0.DATAIN
DAC_DATA_A[9] => DAC_DA[9]~reg0.DATAIN
DAC_DATA_A[10] => DAC_DA[10]~reg0.DATAIN
DAC_DATA_A[11] => DAC_DA[11]~reg0.DATAIN
DAC_DATA_A[12] => DAC_DA[12]~reg0.DATAIN
DAC_DATA_A[13] => DAC_DA[13]~reg0.DATAIN
DAC_DATA_B[0] => DAC_DB[0]~reg0.DATAIN
DAC_DATA_B[1] => DAC_DB[1]~reg0.DATAIN
DAC_DATA_B[2] => DAC_DB[2]~reg0.DATAIN
DAC_DATA_B[3] => DAC_DB[3]~reg0.DATAIN
DAC_DATA_B[4] => DAC_DB[4]~reg0.DATAIN
DAC_DATA_B[5] => DAC_DB[5]~reg0.DATAIN
DAC_DATA_B[6] => DAC_DB[6]~reg0.DATAIN
DAC_DATA_B[7] => DAC_DB[7]~reg0.DATAIN
DAC_DATA_B[8] => DAC_DB[8]~reg0.DATAIN
DAC_DATA_B[9] => DAC_DB[9]~reg0.DATAIN
DAC_DATA_B[10] => DAC_DB[10]~reg0.DATAIN
DAC_DATA_B[11] => DAC_DB[11]~reg0.DATAIN
DAC_DATA_B[12] => DAC_DB[12]~reg0.DATAIN
DAC_DATA_B[13] => DAC_DB[13]~reg0.DATAIN


|MiniProject_DE270_Top|SCDAQ:ADC1_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
DAQ_D[1] => DAQ_D[1].IN1
DAQ_D[2] => DAQ_D[2].IN1
DAQ_D[3] => DAQ_D[3].IN1
DAQ_D[4] => DAQ_D[4].IN1
DAQ_D[5] => DAQ_D[5].IN1
DAQ_D[6] => DAQ_D[6].IN1
DAQ_D[7] => DAQ_D[7].IN1
DAQ_D[8] => DAQ_D[8].IN1
DAQ_D[9] => DAQ_D[9].IN1
DAQ_D[10] => DAQ_D[10].IN1
DAQ_D[11] => DAQ_D[11].IN1
DAQ_D[12] => DAQ_D[12].IN1
DAQ_D[13] => DAQ_D[13].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
TRG_LVL[1] => TRG_LVL[1].IN1
TRG_LVL[2] => TRG_LVL[2].IN1
TRG_LVL[3] => TRG_LVL[3].IN1
TRG_LVL[4] => TRG_LVL[4].IN1
TRG_LVL[5] => TRG_LVL[5].IN1
TRG_LVL[6] => TRG_LVL[6].IN1
TRG_LVL[7] => TRG_LVL[7].IN1
TRG_LVL[8] => TRG_LVL[8].IN1
TRG_LVL[9] => TRG_LVL[9].IN1
TRG_LVL[10] => TRG_LVL[10].IN1
TRG_LVL[11] => TRG_LVL[11].IN1
TRG_LVL[12] => TRG_LVL[12].IN1
TRG_LVL[13] => TRG_LVL[13].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[1] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[2] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[3] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[4] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[5] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[6] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[7] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[8] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[9] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[10] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[11] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[12] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[13] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:ADC1_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
Reset_n => SR[1][1].ACLR
Reset_n => SR[1][2].ACLR
Reset_n => SR[1][3].ACLR
Reset_n => SR[1][4].ACLR
Reset_n => SR[1][5].ACLR
Reset_n => SR[1][6].ACLR
Reset_n => SR[1][7].ACLR
Reset_n => SR[1][8].ACLR
Reset_n => SR[1][9].ACLR
Reset_n => SR[1][10].ACLR
Reset_n => SR[1][11].ACLR
Reset_n => SR[1][12].ACLR
Reset_n => SR[1][13].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_Clock => SR[1][1].CLK
DAQ_Clock => SR[1][2].CLK
DAQ_Clock => SR[1][3].CLK
DAQ_Clock => SR[1][4].CLK
DAQ_Clock => SR[1][5].CLK
DAQ_Clock => SR[1][6].CLK
DAQ_Clock => SR[1][7].CLK
DAQ_Clock => SR[1][8].CLK
DAQ_Clock => SR[1][9].CLK
DAQ_Clock => SR[1][10].CLK
DAQ_Clock => SR[1][11].CLK
DAQ_Clock => SR[1][12].CLK
DAQ_Clock => SR[1][13].CLK
DAQ_D[0] => LessThan1.IN28
DAQ_D[0] => LessThan2.IN28
DAQ_D[0] => SR[1][0].DATAIN
DAQ_D[1] => LessThan1.IN27
DAQ_D[1] => LessThan2.IN27
DAQ_D[1] => SR[1][1].DATAIN
DAQ_D[2] => LessThan1.IN26
DAQ_D[2] => LessThan2.IN26
DAQ_D[2] => SR[1][2].DATAIN
DAQ_D[3] => LessThan1.IN25
DAQ_D[3] => LessThan2.IN25
DAQ_D[3] => SR[1][3].DATAIN
DAQ_D[4] => LessThan1.IN24
DAQ_D[4] => LessThan2.IN24
DAQ_D[4] => SR[1][4].DATAIN
DAQ_D[5] => LessThan1.IN23
DAQ_D[5] => LessThan2.IN23
DAQ_D[5] => SR[1][5].DATAIN
DAQ_D[6] => LessThan1.IN22
DAQ_D[6] => LessThan2.IN22
DAQ_D[6] => SR[1][6].DATAIN
DAQ_D[7] => LessThan1.IN21
DAQ_D[7] => LessThan2.IN21
DAQ_D[7] => SR[1][7].DATAIN
DAQ_D[8] => LessThan1.IN20
DAQ_D[8] => LessThan2.IN20
DAQ_D[8] => SR[1][8].DATAIN
DAQ_D[9] => LessThan1.IN19
DAQ_D[9] => LessThan2.IN19
DAQ_D[9] => SR[1][9].DATAIN
DAQ_D[10] => LessThan1.IN18
DAQ_D[10] => LessThan2.IN18
DAQ_D[10] => SR[1][10].DATAIN
DAQ_D[11] => LessThan1.IN17
DAQ_D[11] => LessThan2.IN17
DAQ_D[11] => SR[1][11].DATAIN
DAQ_D[12] => LessThan1.IN16
DAQ_D[12] => LessThan2.IN16
DAQ_D[12] => SR[1][12].DATAIN
DAQ_D[13] => LessThan1.IN15
DAQ_D[13] => LessThan2.IN15
DAQ_D[13] => SR[1][13].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[1] <= SR[1][1].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[2] <= SR[1][2].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[3] <= SR[1][3].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[4] <= SR[1][4].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[5] <= SR[1][5].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[6] <= SR[1][6].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[7] <= SR[1][7].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[8] <= SR[1][8].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[9] <= SR[1][9].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[10] <= SR[1][10].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[11] <= SR[1][11].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[12] <= SR[1][12].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[13] <= SR[1][13].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN14
TRG_LVL[1] => LessThan0.IN13
TRG_LVL[2] => LessThan0.IN12
TRG_LVL[3] => LessThan0.IN11
TRG_LVL[4] => LessThan0.IN10
TRG_LVL[5] => LessThan0.IN9
TRG_LVL[6] => LessThan0.IN8
TRG_LVL[7] => LessThan0.IN7
TRG_LVL[8] => LessThan0.IN6
TRG_LVL[9] => LessThan0.IN5
TRG_LVL[10] => LessThan0.IN4
TRG_LVL[11] => LessThan0.IN3
TRG_LVL[12] => LessThan0.IN2
TRG_LVL[13] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:ADC1_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[1]~reg0.ENA
Reset_n => RDO_Q[0]~reg0.ENA
Reset_n => RDO_Q[2]~reg0.ENA
Reset_n => RDO_Q[3]~reg0.ENA
Reset_n => RDO_Q[4]~reg0.ENA
Reset_n => RDO_Q[5]~reg0.ENA
Reset_n => RDO_Q[6]~reg0.ENA
Reset_n => RDO_Q[7]~reg0.ENA
Reset_n => RDO_Q[8]~reg0.ENA
Reset_n => RDO_Q[9]~reg0.ENA
Reset_n => RDO_Q[10]~reg0.ENA
Reset_n => RDO_Q[11]~reg0.ENA
Reset_n => RDO_Q[12]~reg0.ENA
Reset_n => RDO_Q[13]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[13].CLK
DAQ_Clock => RAM.data_a[12].CLK
DAQ_Clock => RAM.data_a[11].CLK
DAQ_Clock => RAM.data_a[10].CLK
DAQ_Clock => RAM.data_a[9].CLK
DAQ_Clock => RAM.data_a[8].CLK
DAQ_Clock => RAM.data_a[7].CLK
DAQ_Clock => RAM.data_a[6].CLK
DAQ_Clock => RAM.data_a[5].CLK
DAQ_Clock => RAM.data_a[4].CLK
DAQ_Clock => RAM.data_a[3].CLK
DAQ_Clock => RAM.data_a[2].CLK
DAQ_Clock => RAM.data_a[1].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_D[1] => RAM.data_a[1].DATAIN
DAQ_D[1] => RAM.DATAIN1
DAQ_D[2] => RAM.data_a[2].DATAIN
DAQ_D[2] => RAM.DATAIN2
DAQ_D[3] => RAM.data_a[3].DATAIN
DAQ_D[3] => RAM.DATAIN3
DAQ_D[4] => RAM.data_a[4].DATAIN
DAQ_D[4] => RAM.DATAIN4
DAQ_D[5] => RAM.data_a[5].DATAIN
DAQ_D[5] => RAM.DATAIN5
DAQ_D[6] => RAM.data_a[6].DATAIN
DAQ_D[6] => RAM.DATAIN6
DAQ_D[7] => RAM.data_a[7].DATAIN
DAQ_D[7] => RAM.DATAIN7
DAQ_D[8] => RAM.data_a[8].DATAIN
DAQ_D[8] => RAM.DATAIN8
DAQ_D[9] => RAM.data_a[9].DATAIN
DAQ_D[9] => RAM.DATAIN9
DAQ_D[10] => RAM.data_a[10].DATAIN
DAQ_D[10] => RAM.DATAIN10
DAQ_D[11] => RAM.data_a[11].DATAIN
DAQ_D[11] => RAM.DATAIN11
DAQ_D[12] => RAM.data_a[12].DATAIN
DAQ_D[12] => RAM.DATAIN12
DAQ_D[13] => RAM.data_a[13].DATAIN
DAQ_D[13] => RAM.DATAIN13
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Q[1]~reg0.CLK
RDO_Clock => RDO_Q[2]~reg0.CLK
RDO_Clock => RDO_Q[3]~reg0.CLK
RDO_Clock => RDO_Q[4]~reg0.CLK
RDO_Clock => RDO_Q[5]~reg0.CLK
RDO_Clock => RDO_Q[6]~reg0.CLK
RDO_Clock => RDO_Q[7]~reg0.CLK
RDO_Clock => RDO_Q[8]~reg0.CLK
RDO_Clock => RDO_Q[9]~reg0.CLK
RDO_Clock => RDO_Q[10]~reg0.CLK
RDO_Clock => RDO_Q[11]~reg0.CLK
RDO_Clock => RDO_Q[12]~reg0.CLK
RDO_Clock => RDO_Q[13]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[1] <= RDO_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[2] <= RDO_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[3] <= RDO_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[4] <= RDO_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[5] <= RDO_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[6] <= RDO_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[7] <= RDO_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[8] <= RDO_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[9] <= RDO_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[10] <= RDO_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[11] <= RDO_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[12] <= RDO_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[13] <= RDO_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|SCDAQ:ADC2_SCDAQ_inst
Reset_n => Reset_n.IN2
DAQ_Clock => DAQ_Clock.IN2
DAQ_D[0] => DAQ_D[0].IN1
DAQ_D[1] => DAQ_D[1].IN1
DAQ_D[2] => DAQ_D[2].IN1
DAQ_D[3] => DAQ_D[3].IN1
DAQ_D[4] => DAQ_D[4].IN1
DAQ_D[5] => DAQ_D[5].IN1
DAQ_D[6] => DAQ_D[6].IN1
DAQ_D[7] => DAQ_D[7].IN1
DAQ_D[8] => DAQ_D[8].IN1
DAQ_D[9] => DAQ_D[9].IN1
DAQ_D[10] => DAQ_D[10].IN1
DAQ_D[11] => DAQ_D[11].IN1
DAQ_D[12] => DAQ_D[12].IN1
DAQ_D[13] => DAQ_D[13].IN1
TRG_MODE[0] => TRG_MODE[0].IN1
TRG_MODE[1] => TRG_MODE[1].IN1
TRG_MODE[2] => TRG_MODE[2].IN1
TRG_LVL[0] => TRG_LVL[0].IN1
TRG_LVL[1] => TRG_LVL[1].IN1
TRG_LVL[2] => TRG_LVL[2].IN1
TRG_LVL[3] => TRG_LVL[3].IN1
TRG_LVL[4] => TRG_LVL[4].IN1
TRG_LVL[5] => TRG_LVL[5].IN1
TRG_LVL[6] => TRG_LVL[6].IN1
TRG_LVL[7] => TRG_LVL[7].IN1
TRG_LVL[8] => TRG_LVL[8].IN1
TRG_LVL[9] => TRG_LVL[9].IN1
TRG_LVL[10] => TRG_LVL[10].IN1
TRG_LVL[11] => TRG_LVL[11].IN1
TRG_LVL[12] => TRG_LVL[12].IN1
TRG_LVL[13] => TRG_LVL[13].IN1
RDO_Clock => RDO_Clock.IN1
RDO_Add[0] => RDO_Add[0].IN1
RDO_Add[1] => RDO_Add[1].IN1
RDO_Add[2] => RDO_Add[2].IN1
RDO_Add[3] => RDO_Add[3].IN1
RDO_Add[4] => RDO_Add[4].IN1
RDO_Add[5] => RDO_Add[5].IN1
RDO_Add[6] => RDO_Add[6].IN1
RDO_Add[7] => RDO_Add[7].IN1
RDO_Add[8] => RDO_Add[8].IN1
RDO_Req => RDO_Req.IN1
RDO_Ack <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Ack
RDO_Q[0] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[1] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[2] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[3] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[4] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[5] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[6] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[7] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[8] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[9] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[10] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[11] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[12] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Q[13] <= SCDAQ_BUF:SCDAQ_BUF_inst.RDO_Q
RDO_Done => RDO_Done.IN1


|MiniProject_DE270_Top|SCDAQ:ADC2_SCDAQ_inst|SCDAQ_CTP:SCDAQ_CTP_inst
Reset_n => SR[1][0].ACLR
Reset_n => SR[1][1].ACLR
Reset_n => SR[1][2].ACLR
Reset_n => SR[1][3].ACLR
Reset_n => SR[1][4].ACLR
Reset_n => SR[1][5].ACLR
Reset_n => SR[1][6].ACLR
Reset_n => SR[1][7].ACLR
Reset_n => SR[1][8].ACLR
Reset_n => SR[1][9].ACLR
Reset_n => SR[1][10].ACLR
Reset_n => SR[1][11].ACLR
Reset_n => SR[1][12].ACLR
Reset_n => SR[1][13].ACLR
DAQ_Clock => SR[1][0].CLK
DAQ_Clock => SR[1][1].CLK
DAQ_Clock => SR[1][2].CLK
DAQ_Clock => SR[1][3].CLK
DAQ_Clock => SR[1][4].CLK
DAQ_Clock => SR[1][5].CLK
DAQ_Clock => SR[1][6].CLK
DAQ_Clock => SR[1][7].CLK
DAQ_Clock => SR[1][8].CLK
DAQ_Clock => SR[1][9].CLK
DAQ_Clock => SR[1][10].CLK
DAQ_Clock => SR[1][11].CLK
DAQ_Clock => SR[1][12].CLK
DAQ_Clock => SR[1][13].CLK
DAQ_D[0] => LessThan1.IN28
DAQ_D[0] => LessThan2.IN28
DAQ_D[0] => SR[1][0].DATAIN
DAQ_D[1] => LessThan1.IN27
DAQ_D[1] => LessThan2.IN27
DAQ_D[1] => SR[1][1].DATAIN
DAQ_D[2] => LessThan1.IN26
DAQ_D[2] => LessThan2.IN26
DAQ_D[2] => SR[1][2].DATAIN
DAQ_D[3] => LessThan1.IN25
DAQ_D[3] => LessThan2.IN25
DAQ_D[3] => SR[1][3].DATAIN
DAQ_D[4] => LessThan1.IN24
DAQ_D[4] => LessThan2.IN24
DAQ_D[4] => SR[1][4].DATAIN
DAQ_D[5] => LessThan1.IN23
DAQ_D[5] => LessThan2.IN23
DAQ_D[5] => SR[1][5].DATAIN
DAQ_D[6] => LessThan1.IN22
DAQ_D[6] => LessThan2.IN22
DAQ_D[6] => SR[1][6].DATAIN
DAQ_D[7] => LessThan1.IN21
DAQ_D[7] => LessThan2.IN21
DAQ_D[7] => SR[1][7].DATAIN
DAQ_D[8] => LessThan1.IN20
DAQ_D[8] => LessThan2.IN20
DAQ_D[8] => SR[1][8].DATAIN
DAQ_D[9] => LessThan1.IN19
DAQ_D[9] => LessThan2.IN19
DAQ_D[9] => SR[1][9].DATAIN
DAQ_D[10] => LessThan1.IN18
DAQ_D[10] => LessThan2.IN18
DAQ_D[10] => SR[1][10].DATAIN
DAQ_D[11] => LessThan1.IN17
DAQ_D[11] => LessThan2.IN17
DAQ_D[11] => SR[1][11].DATAIN
DAQ_D[12] => LessThan1.IN16
DAQ_D[12] => LessThan2.IN16
DAQ_D[12] => SR[1][12].DATAIN
DAQ_D[13] => LessThan1.IN15
DAQ_D[13] => LessThan2.IN15
DAQ_D[13] => SR[1][13].DATAIN
DAQ_Q[0] <= SR[1][0].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[1] <= SR[1][1].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[2] <= SR[1][2].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[3] <= SR[1][3].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[4] <= SR[1][4].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[5] <= SR[1][5].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[6] <= SR[1][6].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[7] <= SR[1][7].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[8] <= SR[1][8].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[9] <= SR[1][9].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[10] <= SR[1][10].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[11] <= SR[1][11].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[12] <= SR[1][12].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Q[13] <= SR[1][13].DB_MAX_OUTPUT_PORT_TYPE
DAQ_Trg <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
TRG_MODE[0] => Mux0.IN7
TRG_MODE[1] => Mux0.IN6
TRG_MODE[2] => Mux0.IN5
TRG_LVL[0] => LessThan0.IN14
TRG_LVL[1] => LessThan0.IN13
TRG_LVL[2] => LessThan0.IN12
TRG_LVL[3] => LessThan0.IN11
TRG_LVL[4] => LessThan0.IN10
TRG_LVL[5] => LessThan0.IN9
TRG_LVL[6] => LessThan0.IN8
TRG_LVL[7] => LessThan0.IN7
TRG_LVL[8] => LessThan0.IN6
TRG_LVL[9] => LessThan0.IN5
TRG_LVL[10] => LessThan0.IN4
TRG_LVL[11] => LessThan0.IN3
TRG_LVL[12] => LessThan0.IN2
TRG_LVL[13] => LessThan0.IN1


|MiniProject_DE270_Top|SCDAQ:ADC2_SCDAQ_inst|SCDAQ_BUF:SCDAQ_BUF_inst
Reset_n => comb.IN1
Reset_n => RDO_Ack.OUTPUTSELECT
Reset_n => DAQ_Add[0].ACLR
Reset_n => DAQ_Add[1].ACLR
Reset_n => DAQ_Add[2].ACLR
Reset_n => DAQ_Add[3].ACLR
Reset_n => DAQ_Add[4].ACLR
Reset_n => DAQ_Add[5].ACLR
Reset_n => DAQ_Add[6].ACLR
Reset_n => DAQ_Add[7].ACLR
Reset_n => DAQ_Add[8].ACLR
Reset_n => DAQ_Start.ACLR
Reset_n => State_Q~3.DATAIN
Reset_n => RDO_Q[1]~reg0.ENA
Reset_n => RDO_Q[0]~reg0.ENA
Reset_n => RDO_Q[2]~reg0.ENA
Reset_n => RDO_Q[3]~reg0.ENA
Reset_n => RDO_Q[4]~reg0.ENA
Reset_n => RDO_Q[5]~reg0.ENA
Reset_n => RDO_Q[6]~reg0.ENA
Reset_n => RDO_Q[7]~reg0.ENA
Reset_n => RDO_Q[8]~reg0.ENA
Reset_n => RDO_Q[9]~reg0.ENA
Reset_n => RDO_Q[10]~reg0.ENA
Reset_n => RDO_Q[11]~reg0.ENA
Reset_n => RDO_Q[12]~reg0.ENA
Reset_n => RDO_Q[13]~reg0.ENA
DAQ_Clock => RAM.we_a.CLK
DAQ_Clock => RAM.waddr_a[8].CLK
DAQ_Clock => RAM.waddr_a[7].CLK
DAQ_Clock => RAM.waddr_a[6].CLK
DAQ_Clock => RAM.waddr_a[5].CLK
DAQ_Clock => RAM.waddr_a[4].CLK
DAQ_Clock => RAM.waddr_a[3].CLK
DAQ_Clock => RAM.waddr_a[2].CLK
DAQ_Clock => RAM.waddr_a[1].CLK
DAQ_Clock => RAM.waddr_a[0].CLK
DAQ_Clock => RAM.data_a[13].CLK
DAQ_Clock => RAM.data_a[12].CLK
DAQ_Clock => RAM.data_a[11].CLK
DAQ_Clock => RAM.data_a[10].CLK
DAQ_Clock => RAM.data_a[9].CLK
DAQ_Clock => RAM.data_a[8].CLK
DAQ_Clock => RAM.data_a[7].CLK
DAQ_Clock => RAM.data_a[6].CLK
DAQ_Clock => RAM.data_a[5].CLK
DAQ_Clock => RAM.data_a[4].CLK
DAQ_Clock => RAM.data_a[3].CLK
DAQ_Clock => RAM.data_a[2].CLK
DAQ_Clock => RAM.data_a[1].CLK
DAQ_Clock => RAM.data_a[0].CLK
DAQ_Clock => DAQ_Add[0].CLK
DAQ_Clock => DAQ_Add[1].CLK
DAQ_Clock => DAQ_Add[2].CLK
DAQ_Clock => DAQ_Add[3].CLK
DAQ_Clock => DAQ_Add[4].CLK
DAQ_Clock => DAQ_Add[5].CLK
DAQ_Clock => DAQ_Add[6].CLK
DAQ_Clock => DAQ_Add[7].CLK
DAQ_Clock => DAQ_Add[8].CLK
DAQ_Clock => DAQ_Start.CLK
DAQ_Clock => RAM.CLK0
DAQ_D[0] => RAM.data_a[0].DATAIN
DAQ_D[0] => RAM.DATAIN
DAQ_D[1] => RAM.data_a[1].DATAIN
DAQ_D[1] => RAM.DATAIN1
DAQ_D[2] => RAM.data_a[2].DATAIN
DAQ_D[2] => RAM.DATAIN2
DAQ_D[3] => RAM.data_a[3].DATAIN
DAQ_D[3] => RAM.DATAIN3
DAQ_D[4] => RAM.data_a[4].DATAIN
DAQ_D[4] => RAM.DATAIN4
DAQ_D[5] => RAM.data_a[5].DATAIN
DAQ_D[5] => RAM.DATAIN5
DAQ_D[6] => RAM.data_a[6].DATAIN
DAQ_D[6] => RAM.DATAIN6
DAQ_D[7] => RAM.data_a[7].DATAIN
DAQ_D[7] => RAM.DATAIN7
DAQ_D[8] => RAM.data_a[8].DATAIN
DAQ_D[8] => RAM.DATAIN8
DAQ_D[9] => RAM.data_a[9].DATAIN
DAQ_D[9] => RAM.DATAIN9
DAQ_D[10] => RAM.data_a[10].DATAIN
DAQ_D[10] => RAM.DATAIN10
DAQ_D[11] => RAM.data_a[11].DATAIN
DAQ_D[11] => RAM.DATAIN11
DAQ_D[12] => RAM.data_a[12].DATAIN
DAQ_D[12] => RAM.DATAIN12
DAQ_D[13] => RAM.data_a[13].DATAIN
DAQ_D[13] => RAM.DATAIN13
DAQ_Trg => always0.IN1
RDO_Clock => RDO_Q[0]~reg0.CLK
RDO_Clock => RDO_Q[1]~reg0.CLK
RDO_Clock => RDO_Q[2]~reg0.CLK
RDO_Clock => RDO_Q[3]~reg0.CLK
RDO_Clock => RDO_Q[4]~reg0.CLK
RDO_Clock => RDO_Q[5]~reg0.CLK
RDO_Clock => RDO_Q[6]~reg0.CLK
RDO_Clock => RDO_Q[7]~reg0.CLK
RDO_Clock => RDO_Q[8]~reg0.CLK
RDO_Clock => RDO_Q[9]~reg0.CLK
RDO_Clock => RDO_Q[10]~reg0.CLK
RDO_Clock => RDO_Q[11]~reg0.CLK
RDO_Clock => RDO_Q[12]~reg0.CLK
RDO_Clock => RDO_Q[13]~reg0.CLK
RDO_Clock => RDO_Ack~reg0.CLK
RDO_Clock => State_Q~1.DATAIN
RDO_Add[0] => RAM.RADDR
RDO_Add[1] => RAM.RADDR1
RDO_Add[2] => RAM.RADDR2
RDO_Add[3] => RAM.RADDR3
RDO_Add[4] => RAM.RADDR4
RDO_Add[5] => RAM.RADDR5
RDO_Add[6] => RAM.RADDR6
RDO_Add[7] => RAM.RADDR7
RDO_Add[8] => RAM.RADDR8
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => RDO_Q.OUTPUTSELECT
RDO_Req => always2.IN1
RDO_Req => RDO_Ack.DATAB
RDO_Ack <= RDO_Ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[0] <= RDO_Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[1] <= RDO_Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[2] <= RDO_Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[3] <= RDO_Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[4] <= RDO_Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[5] <= RDO_Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[6] <= RDO_Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[7] <= RDO_Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[8] <= RDO_Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[9] <= RDO_Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[10] <= RDO_Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[11] <= RDO_Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[12] <= RDO_Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Q[13] <= RDO_Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RDO_Done => State_D.OUTPUTSELECT
RDO_Done => State_D.OUTPUTSELECT


|MiniProject_DE270_Top|PlotSignal:PlotSignal_inst
Clock => RowCounter_q[0].CLK
Clock => RowCounter_q[1].CLK
Clock => RowCounter_q[2].CLK
Clock => RowCounter_q[3].CLK
Clock => RowCounter_q[4].CLK
Clock => RowCounter_q[5].CLK
Clock => RowCounter_q[6].CLK
Clock => RowCounter_q[7].CLK
Clock => ColCounter_q[0].CLK
Clock => ColCounter_q[1].CLK
Clock => ColCounter_q[2].CLK
Clock => ColCounter_q[3].CLK
Clock => ColCounter_q[4].CLK
Clock => ColCounter_q[5].CLK
Clock => ColCounter_q[6].CLK
Clock => ColCounter_q[7].CLK
Clock => State_q~1.DATAIN
Reset_n => RowCounter_q[0].ACLR
Reset_n => RowCounter_q[1].ACLR
Reset_n => RowCounter_q[2].ACLR
Reset_n => RowCounter_q[3].ACLR
Reset_n => RowCounter_q[4].ACLR
Reset_n => RowCounter_q[5].ACLR
Reset_n => RowCounter_q[6].ACLR
Reset_n => RowCounter_q[7].ACLR
Reset_n => ColCounter_q[0].ACLR
Reset_n => ColCounter_q[1].ACLR
Reset_n => ColCounter_q[2].ACLR
Reset_n => ColCounter_q[3].ACLR
Reset_n => ColCounter_q[4].ACLR
Reset_n => ColCounter_q[5].ACLR
Reset_n => ColCounter_q[6].ACLR
Reset_n => ColCounter_q[7].ACLR
Reset_n => State_q~3.DATAIN
X[0] <= ColCounter_q[0].DB_MAX_OUTPUT_PORT_TYPE
X[1] <= ColCounter_q[1].DB_MAX_OUTPUT_PORT_TYPE
X[2] <= ColCounter_q[2].DB_MAX_OUTPUT_PORT_TYPE
X[3] <= ColCounter_q[3].DB_MAX_OUTPUT_PORT_TYPE
X[4] <= ColCounter_q[4].DB_MAX_OUTPUT_PORT_TYPE
X[5] <= ColCounter_q[5].DB_MAX_OUTPUT_PORT_TYPE
X[6] <= ColCounter_q[6].DB_MAX_OUTPUT_PORT_TYPE
X[7] <= ColCounter_q[7].DB_MAX_OUTPUT_PORT_TYPE
Y[0] <= RowCounter_q[0].DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= RowCounter_q[1].DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= RowCounter_q[2].DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= RowCounter_q[3].DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= RowCounter_q[4].DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= RowCounter_q[5].DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= RowCounter_q[6].DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= RowCounter_q[7].DB_MAX_OUTPUT_PORT_TYPE
WR <= <VCC>
RGB[0] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
RGB[8] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
RGB[9] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
RGB[10] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
RGB[11] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
DISP_VMRK1[0] => Equal12.IN63
DISP_VMRK1[1] => Equal12.IN62
DISP_VMRK1[2] => Equal12.IN61
DISP_VMRK1[3] => Equal12.IN60
DISP_VMRK1[4] => Equal12.IN59
DISP_VMRK1[5] => Equal12.IN58
DISP_VMRK1[6] => Equal12.IN57
DISP_VMRK1[7] => Equal12.IN56
DISP_VMRK1[8] => Equal12.IN55
DISP_VMRK2[0] => Equal13.IN63
DISP_VMRK2[1] => Equal13.IN62
DISP_VMRK2[2] => Equal13.IN61
DISP_VMRK2[3] => Equal13.IN60
DISP_VMRK2[4] => Equal13.IN59
DISP_VMRK2[5] => Equal13.IN58
DISP_VMRK2[6] => Equal13.IN57
DISP_VMRK2[7] => Equal13.IN56
DISP_VMRK2[8] => Equal13.IN55
DISP_HMRK1[0] => Equal14.IN24
DISP_HMRK1[0] => Equal30.IN24
DISP_HMRK1[0] => Equal43.IN24
DISP_HMRK1[1] => Add66.IN8
DISP_HMRK1[2] => Add66.IN7
DISP_HMRK1[3] => Add66.IN4
DISP_HMRK1[4] => Add66.IN3
DISP_HMRK1[5] => Add66.IN2
DISP_HMRK1[6] => Add66.IN1
DISP_HMRK1[7] => Add66.IN6
DISP_HMRK1[8] => Add66.IN5
DISP_HMRK2[0] => Equal15.IN24
DISP_HMRK2[0] => Equal31.IN24
DISP_HMRK2[0] => Equal44.IN24
DISP_HMRK2[1] => Add67.IN8
DISP_HMRK2[2] => Add67.IN7
DISP_HMRK2[3] => Add67.IN4
DISP_HMRK2[4] => Add67.IN3
DISP_HMRK2[5] => Add67.IN2
DISP_HMRK2[6] => Add67.IN1
DISP_HMRK2[7] => Add67.IN6
DISP_HMRK2[8] => Add67.IN5
INPUT_SELECT[0] => Equal20.IN0
INPUT_SELECT[0] => Equal21.IN31
INPUT_SELECT[0] => Equal32.IN31
INPUT_SELECT[1] => Equal20.IN31
INPUT_SELECT[1] => Equal21.IN0
INPUT_SELECT[1] => Equal32.IN30
ADC1_RDO_Add[0] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[1] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[2] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[3] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[4] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[5] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[6] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[7] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Add[8] <= <GND>
ADC1_RDO_Req <= ADC2_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
ADC1_RDO_Ack => always2.IN1
ADC1_RDO_Ack => always2.IN1
ADC1_RDO_Q[0] => LessThan0.IN28
ADC1_RDO_Q[1] => LessThan0.IN27
ADC1_RDO_Q[2] => LessThan0.IN26
ADC1_RDO_Q[3] => LessThan0.IN25
ADC1_RDO_Q[4] => LessThan0.IN24
ADC1_RDO_Q[5] => LessThan0.IN23
ADC1_RDO_Q[6] => LessThan0.IN22
ADC1_RDO_Q[6] => Add0.IN8
ADC1_RDO_Q[7] => LessThan0.IN21
ADC1_RDO_Q[7] => Add0.IN7
ADC1_RDO_Q[7] => Add8.IN7
ADC1_RDO_Q[8] => LessThan0.IN20
ADC1_RDO_Q[8] => Add0.IN6
ADC1_RDO_Q[8] => Add8.IN6
ADC1_RDO_Q[8] => Add16.IN6
ADC1_RDO_Q[9] => LessThan0.IN19
ADC1_RDO_Q[9] => Add0.IN4
ADC1_RDO_Q[9] => Add8.IN5
ADC1_RDO_Q[9] => Add16.IN5
ADC1_RDO_Q[9] => Add24.IN5
ADC1_RDO_Q[10] => LessThan0.IN18
ADC1_RDO_Q[10] => Add0.IN3
ADC1_RDO_Q[10] => Add8.IN4
ADC1_RDO_Q[10] => Add16.IN4
ADC1_RDO_Q[10] => Add24.IN4
ADC1_RDO_Q[11] => LessThan0.IN17
ADC1_RDO_Q[11] => Add0.IN2
ADC1_RDO_Q[11] => Add8.IN3
ADC1_RDO_Q[11] => Add16.IN3
ADC1_RDO_Q[11] => Add24.IN3
ADC1_RDO_Q[12] => LessThan0.IN16
ADC1_RDO_Q[12] => Add0.IN1
ADC1_RDO_Q[12] => Add8.IN2
ADC1_RDO_Q[12] => Add16.IN2
ADC1_RDO_Q[12] => Add24.IN2
ADC1_RDO_Q[13] => LessThan0.IN15
ADC1_RDO_Q[13] => Add0.IN5
ADC1_RDO_Q[13] => Add8.IN1
ADC1_RDO_Q[13] => Add16.IN1
ADC1_RDO_Q[13] => Add24.IN1
ADC1_RDO_Done <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_TDiv[0] => ADC1_RDO_Add.OUTPUTSELECT
ADC1_VDiv[0] => Mux0.IN5
ADC1_VDiv[0] => Mux1.IN5
ADC1_VDiv[0] => Mux2.IN5
ADC1_VDiv[0] => Mux3.IN5
ADC1_VDiv[0] => Mux4.IN5
ADC1_VDiv[0] => Mux5.IN5
ADC1_VDiv[0] => Mux6.IN5
ADC1_VDiv[0] => Mux7.IN5
ADC1_VDiv[0] => Mux8.IN5
ADC1_VDiv[0] => Mux9.IN5
ADC1_VDiv[0] => Mux10.IN5
ADC1_VDiv[0] => Mux11.IN5
ADC1_VDiv[0] => Mux12.IN5
ADC1_VDiv[0] => Mux13.IN5
ADC1_VDiv[0] => Mux14.IN5
ADC1_VDiv[0] => Mux15.IN5
ADC1_VDiv[0] => Mux16.IN5
ADC1_VDiv[0] => Mux17.IN5
ADC1_VDiv[1] => Mux0.IN4
ADC1_VDiv[1] => Mux1.IN4
ADC1_VDiv[1] => Mux2.IN4
ADC1_VDiv[1] => Mux3.IN4
ADC1_VDiv[1] => Mux4.IN4
ADC1_VDiv[1] => Mux5.IN4
ADC1_VDiv[1] => Mux6.IN4
ADC1_VDiv[1] => Mux7.IN4
ADC1_VDiv[1] => Mux8.IN4
ADC1_VDiv[1] => Mux9.IN4
ADC1_VDiv[1] => Mux10.IN4
ADC1_VDiv[1] => Mux11.IN4
ADC1_VDiv[1] => Mux12.IN4
ADC1_VDiv[1] => Mux13.IN4
ADC1_VDiv[1] => Mux14.IN4
ADC1_VDiv[1] => Mux15.IN4
ADC1_VDiv[1] => Mux16.IN4
ADC1_VDiv[1] => Mux17.IN4
ADC1_VShift[0] => Add2.IN64
ADC1_VShift[0] => Add6.IN64
ADC1_VShift[0] => Add10.IN64
ADC1_VShift[0] => Add14.IN64
ADC1_VShift[0] => Add18.IN64
ADC1_VShift[0] => Add22.IN64
ADC1_VShift[0] => Add26.IN64
ADC1_VShift[0] => Add30.IN64
ADC1_VShift[1] => Add2.IN63
ADC1_VShift[1] => Add6.IN63
ADC1_VShift[1] => Add10.IN63
ADC1_VShift[1] => Add14.IN63
ADC1_VShift[1] => Add18.IN63
ADC1_VShift[1] => Add22.IN63
ADC1_VShift[1] => Add26.IN63
ADC1_VShift[1] => Add30.IN63
ADC1_VShift[2] => Add2.IN62
ADC1_VShift[2] => Add6.IN62
ADC1_VShift[2] => Add10.IN62
ADC1_VShift[2] => Add14.IN62
ADC1_VShift[2] => Add18.IN62
ADC1_VShift[2] => Add22.IN62
ADC1_VShift[2] => Add26.IN62
ADC1_VShift[2] => Add30.IN62
ADC1_VShift[3] => Add2.IN61
ADC1_VShift[3] => Add6.IN61
ADC1_VShift[3] => Add10.IN61
ADC1_VShift[3] => Add14.IN61
ADC1_VShift[3] => Add18.IN61
ADC1_VShift[3] => Add22.IN61
ADC1_VShift[3] => Add26.IN61
ADC1_VShift[3] => Add30.IN61
ADC1_VShift[4] => Add2.IN60
ADC1_VShift[4] => Add6.IN60
ADC1_VShift[4] => Add10.IN60
ADC1_VShift[4] => Add14.IN60
ADC1_VShift[4] => Add18.IN60
ADC1_VShift[4] => Add22.IN60
ADC1_VShift[4] => Add26.IN60
ADC1_VShift[4] => Add30.IN60
ADC1_VShift[5] => Add2.IN59
ADC1_VShift[5] => Add6.IN59
ADC1_VShift[5] => Add10.IN59
ADC1_VShift[5] => Add14.IN59
ADC1_VShift[5] => Add18.IN59
ADC1_VShift[5] => Add22.IN59
ADC1_VShift[5] => Add26.IN59
ADC1_VShift[5] => Add30.IN59
ADC1_VShift[6] => Add2.IN58
ADC1_VShift[6] => Add6.IN58
ADC1_VShift[6] => Add10.IN58
ADC1_VShift[6] => Add14.IN58
ADC1_VShift[6] => Add18.IN58
ADC1_VShift[6] => Add22.IN58
ADC1_VShift[6] => Add26.IN58
ADC1_VShift[6] => Add30.IN58
ADC1_VShift[7] => Add2.IN57
ADC1_VShift[7] => Add6.IN57
ADC1_VShift[7] => Add10.IN57
ADC1_VShift[7] => Add14.IN57
ADC1_VShift[7] => Add18.IN57
ADC1_VShift[7] => Add22.IN57
ADC1_VShift[7] => Add26.IN57
ADC1_VShift[7] => Add30.IN57
ADC1_TRG_LVL[0] => ~NO_FANOUT~
ADC1_TRG_LVL[1] => ~NO_FANOUT~
ADC1_TRG_LVL[2] => ~NO_FANOUT~
ADC1_TRG_LVL[3] => ~NO_FANOUT~
ADC1_TRG_LVL[4] => ~NO_FANOUT~
ADC1_TRG_LVL[5] => ~NO_FANOUT~
ADC1_TRG_LVL[6] => Add4.IN8
ADC1_TRG_LVL[7] => Add4.IN7
ADC1_TRG_LVL[7] => Add12.IN7
ADC1_TRG_LVL[8] => Add4.IN6
ADC1_TRG_LVL[8] => Add12.IN6
ADC1_TRG_LVL[8] => Add20.IN6
ADC1_TRG_LVL[9] => Add4.IN4
ADC1_TRG_LVL[9] => Add12.IN5
ADC1_TRG_LVL[9] => Add20.IN5
ADC1_TRG_LVL[9] => Add28.IN5
ADC1_TRG_LVL[10] => Add4.IN3
ADC1_TRG_LVL[10] => Add12.IN4
ADC1_TRG_LVL[10] => Add20.IN4
ADC1_TRG_LVL[10] => Add28.IN4
ADC1_TRG_LVL[11] => Add4.IN2
ADC1_TRG_LVL[11] => Add12.IN3
ADC1_TRG_LVL[11] => Add20.IN3
ADC1_TRG_LVL[11] => Add28.IN3
ADC1_TRG_LVL[12] => Add4.IN1
ADC1_TRG_LVL[12] => Add12.IN2
ADC1_TRG_LVL[12] => Add20.IN2
ADC1_TRG_LVL[12] => Add28.IN2
ADC1_TRG_LVL[13] => Add4.IN5
ADC1_TRG_LVL[13] => Add12.IN1
ADC1_TRG_LVL[13] => Add20.IN1
ADC1_TRG_LVL[13] => Add28.IN1
ADC2_RDO_Add[0] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[1] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[2] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[3] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[4] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[5] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[6] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[7] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Add[8] <= <GND>
ADC2_RDO_Req <= ADC2_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
ADC2_RDO_Ack => always2.IN1
ADC2_RDO_Ack => always2.IN1
ADC2_RDO_Q[0] => LessThan1.IN28
ADC2_RDO_Q[1] => LessThan1.IN27
ADC2_RDO_Q[2] => LessThan1.IN26
ADC2_RDO_Q[3] => LessThan1.IN25
ADC2_RDO_Q[4] => LessThan1.IN24
ADC2_RDO_Q[5] => LessThan1.IN23
ADC2_RDO_Q[6] => LessThan1.IN22
ADC2_RDO_Q[6] => Add32.IN8
ADC2_RDO_Q[7] => LessThan1.IN21
ADC2_RDO_Q[7] => Add32.IN7
ADC2_RDO_Q[7] => Add40.IN7
ADC2_RDO_Q[8] => LessThan1.IN20
ADC2_RDO_Q[8] => Add32.IN6
ADC2_RDO_Q[8] => Add40.IN6
ADC2_RDO_Q[8] => Add48.IN6
ADC2_RDO_Q[9] => LessThan1.IN19
ADC2_RDO_Q[9] => Add32.IN4
ADC2_RDO_Q[9] => Add40.IN5
ADC2_RDO_Q[9] => Add48.IN5
ADC2_RDO_Q[9] => Add56.IN5
ADC2_RDO_Q[10] => LessThan1.IN18
ADC2_RDO_Q[10] => Add32.IN3
ADC2_RDO_Q[10] => Add40.IN4
ADC2_RDO_Q[10] => Add48.IN4
ADC2_RDO_Q[10] => Add56.IN4
ADC2_RDO_Q[11] => LessThan1.IN17
ADC2_RDO_Q[11] => Add32.IN2
ADC2_RDO_Q[11] => Add40.IN3
ADC2_RDO_Q[11] => Add48.IN3
ADC2_RDO_Q[11] => Add56.IN3
ADC2_RDO_Q[12] => LessThan1.IN16
ADC2_RDO_Q[12] => Add32.IN1
ADC2_RDO_Q[12] => Add40.IN2
ADC2_RDO_Q[12] => Add48.IN2
ADC2_RDO_Q[12] => Add56.IN2
ADC2_RDO_Q[13] => LessThan1.IN15
ADC2_RDO_Q[13] => Add32.IN5
ADC2_RDO_Q[13] => Add40.IN1
ADC2_RDO_Q[13] => Add48.IN1
ADC2_RDO_Q[13] => Add56.IN1
ADC2_RDO_Done <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_TDiv[0] => ADC2_RDO_Add.OUTPUTSELECT
ADC2_VDiv[0] => Mux18.IN5
ADC2_VDiv[0] => Mux19.IN5
ADC2_VDiv[0] => Mux20.IN5
ADC2_VDiv[0] => Mux21.IN5
ADC2_VDiv[0] => Mux22.IN5
ADC2_VDiv[0] => Mux23.IN5
ADC2_VDiv[0] => Mux24.IN5
ADC2_VDiv[0] => Mux25.IN5
ADC2_VDiv[0] => Mux26.IN5
ADC2_VDiv[0] => Mux27.IN5
ADC2_VDiv[0] => Mux28.IN5
ADC2_VDiv[0] => Mux29.IN5
ADC2_VDiv[0] => Mux30.IN5
ADC2_VDiv[0] => Mux31.IN5
ADC2_VDiv[0] => Mux32.IN5
ADC2_VDiv[0] => Mux33.IN5
ADC2_VDiv[0] => Mux34.IN5
ADC2_VDiv[0] => Mux35.IN5
ADC2_VDiv[1] => Mux18.IN4
ADC2_VDiv[1] => Mux19.IN4
ADC2_VDiv[1] => Mux20.IN4
ADC2_VDiv[1] => Mux21.IN4
ADC2_VDiv[1] => Mux22.IN4
ADC2_VDiv[1] => Mux23.IN4
ADC2_VDiv[1] => Mux24.IN4
ADC2_VDiv[1] => Mux25.IN4
ADC2_VDiv[1] => Mux26.IN4
ADC2_VDiv[1] => Mux27.IN4
ADC2_VDiv[1] => Mux28.IN4
ADC2_VDiv[1] => Mux29.IN4
ADC2_VDiv[1] => Mux30.IN4
ADC2_VDiv[1] => Mux31.IN4
ADC2_VDiv[1] => Mux32.IN4
ADC2_VDiv[1] => Mux33.IN4
ADC2_VDiv[1] => Mux34.IN4
ADC2_VDiv[1] => Mux35.IN4
ADC2_VShift[0] => Add34.IN64
ADC2_VShift[0] => Add38.IN64
ADC2_VShift[0] => Add42.IN64
ADC2_VShift[0] => Add46.IN64
ADC2_VShift[0] => Add50.IN16
ADC2_VShift[0] => Add54.IN16
ADC2_VShift[0] => Add58.IN16
ADC2_VShift[0] => Add62.IN16
ADC2_VShift[1] => Add34.IN63
ADC2_VShift[1] => Add38.IN63
ADC2_VShift[1] => Add42.IN63
ADC2_VShift[1] => Add46.IN63
ADC2_VShift[1] => Add50.IN15
ADC2_VShift[1] => Add54.IN15
ADC2_VShift[1] => Add58.IN15
ADC2_VShift[1] => Add62.IN15
ADC2_VShift[2] => Add34.IN62
ADC2_VShift[2] => Add38.IN62
ADC2_VShift[2] => Add42.IN62
ADC2_VShift[2] => Add46.IN62
ADC2_VShift[2] => Add50.IN14
ADC2_VShift[2] => Add54.IN14
ADC2_VShift[2] => Add58.IN14
ADC2_VShift[2] => Add62.IN14
ADC2_VShift[3] => Add34.IN61
ADC2_VShift[3] => Add38.IN61
ADC2_VShift[3] => Add42.IN61
ADC2_VShift[3] => Add46.IN61
ADC2_VShift[3] => Add50.IN13
ADC2_VShift[3] => Add54.IN13
ADC2_VShift[3] => Add58.IN13
ADC2_VShift[3] => Add62.IN13
ADC2_VShift[4] => Add34.IN60
ADC2_VShift[4] => Add38.IN60
ADC2_VShift[4] => Add42.IN60
ADC2_VShift[4] => Add46.IN60
ADC2_VShift[4] => Add50.IN12
ADC2_VShift[4] => Add54.IN12
ADC2_VShift[4] => Add58.IN12
ADC2_VShift[4] => Add62.IN12
ADC2_VShift[5] => Add34.IN59
ADC2_VShift[5] => Add38.IN59
ADC2_VShift[5] => Add42.IN59
ADC2_VShift[5] => Add46.IN59
ADC2_VShift[5] => Add50.IN11
ADC2_VShift[5] => Add54.IN11
ADC2_VShift[5] => Add58.IN11
ADC2_VShift[5] => Add62.IN11
ADC2_VShift[6] => Add34.IN58
ADC2_VShift[6] => Add38.IN58
ADC2_VShift[6] => Add42.IN58
ADC2_VShift[6] => Add46.IN58
ADC2_VShift[6] => Add50.IN10
ADC2_VShift[6] => Add54.IN10
ADC2_VShift[6] => Add58.IN10
ADC2_VShift[6] => Add62.IN10
ADC2_VShift[7] => Add34.IN57
ADC2_VShift[7] => Add38.IN57
ADC2_VShift[7] => Add42.IN57
ADC2_VShift[7] => Add46.IN57
ADC2_VShift[7] => Add50.IN9
ADC2_VShift[7] => Add54.IN9
ADC2_VShift[7] => Add58.IN9
ADC2_VShift[7] => Add62.IN9
ADC2_TRG_LVL[0] => ~NO_FANOUT~
ADC2_TRG_LVL[1] => ~NO_FANOUT~
ADC2_TRG_LVL[2] => ~NO_FANOUT~
ADC2_TRG_LVL[3] => ~NO_FANOUT~
ADC2_TRG_LVL[4] => ~NO_FANOUT~
ADC2_TRG_LVL[5] => ~NO_FANOUT~
ADC2_TRG_LVL[6] => Add36.IN8
ADC2_TRG_LVL[7] => Add36.IN7
ADC2_TRG_LVL[7] => Add44.IN7
ADC2_TRG_LVL[8] => Add36.IN6
ADC2_TRG_LVL[8] => Add44.IN6
ADC2_TRG_LVL[8] => Add52.IN6
ADC2_TRG_LVL[9] => Add36.IN4
ADC2_TRG_LVL[9] => Add44.IN5
ADC2_TRG_LVL[9] => Add52.IN5
ADC2_TRG_LVL[9] => Add60.IN5
ADC2_TRG_LVL[10] => Add36.IN3
ADC2_TRG_LVL[10] => Add44.IN4
ADC2_TRG_LVL[10] => Add52.IN4
ADC2_TRG_LVL[10] => Add60.IN4
ADC2_TRG_LVL[11] => Add36.IN2
ADC2_TRG_LVL[11] => Add44.IN3
ADC2_TRG_LVL[11] => Add52.IN3
ADC2_TRG_LVL[11] => Add60.IN3
ADC2_TRG_LVL[12] => Add36.IN1
ADC2_TRG_LVL[12] => Add44.IN2
ADC2_TRG_LVL[12] => Add52.IN2
ADC2_TRG_LVL[12] => Add60.IN2
ADC2_TRG_LVL[13] => Add36.IN5
ADC2_TRG_LVL[13] => Add44.IN1
ADC2_TRG_LVL[13] => Add52.IN1
ADC2_TRG_LVL[13] => Add60.IN1
DIG1_RDO_Add[0] <= Selector40.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[1] <= Selector39.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[2] <= Selector38.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[3] <= Selector37.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[4] <= Selector36.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[5] <= Selector35.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[6] <= Selector34.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[7] <= Selector33.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Add[8] <= <GND>
DIG1_RDO_Req <= DIG4_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
DIG1_RDO_Ack => RGB.OUTPUTSELECT
DIG1_RDO_Ack => RGB.OUTPUTSELECT
DIG1_RDO_Ack => RGB.OUTPUTSELECT
DIG1_RDO_Ack => RGB.OUTPUTSELECT
DIG1_RDO_Ack => RGB.OUTPUTSELECT
DIG1_RDO_Q[0] => always2.IN1
DIG1_RDO_Q[0] => always2.IN1
DIG1_RDO_Q[0] => always2.IN1
DIG1_RDO_Q[0] => always2.IN1
DIG1_RDO_Done <= Selector65.DB_MAX_OUTPUT_PORT_TYPE
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_TDiv[0] => DIG1_RDO_Add.OUTPUTSELECT
DIG1_VShift[0] => Equal22.IN55
DIG1_VShift[0] => Equal23.IN55
DIG1_VShift[0] => Equal35.IN55
DIG1_VShift[0] => Add88.IN3
DIG1_VShift[1] => Equal23.IN54
DIG1_VShift[1] => Add68.IN1
DIG1_VShift[1] => Add86.IN2
DIG1_VShift[1] => Add88.IN2
DIG1_VShift[2] => Add68.IN7
DIG1_VShift[2] => Add70.IN1
DIG1_VShift[2] => Add86.IN1
DIG1_VShift[2] => Add88.IN8
DIG1_VShift[3] => Add68.IN0
DIG1_VShift[3] => Add70.IN6
DIG1_VShift[3] => Add86.IN7
DIG1_VShift[3] => Add88.IN1
DIG1_VShift[4] => Add68.IN6
DIG1_VShift[4] => Add70.IN0
DIG1_VShift[4] => Add86.IN6
DIG1_VShift[4] => Add88.IN7
DIG1_VShift[5] => Add68.IN5
DIG1_VShift[5] => Add70.IN5
DIG1_VShift[5] => Add86.IN5
DIG1_VShift[5] => Add88.IN6
DIG1_VShift[6] => Add68.IN4
DIG1_VShift[6] => Add70.IN4
DIG1_VShift[6] => Add86.IN0
DIG1_VShift[6] => Add88.IN0
DIG1_VShift[7] => Add68.IN3
DIG1_VShift[7] => Add70.IN3
DIG1_VShift[7] => Add86.IN4
DIG1_VShift[7] => Add88.IN5
DIG2_RDO_Add[0] <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[1] <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[2] <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[3] <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[4] <= Selector44.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[5] <= Selector43.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[6] <= Selector42.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[7] <= Selector41.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Add[8] <= <GND>
DIG2_RDO_Req <= DIG4_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Ack => RGB.OUTPUTSELECT
DIG2_RDO_Q[0] => always2.IN1
DIG2_RDO_Q[0] => always2.IN1
DIG2_RDO_Q[0] => always2.IN1
DIG2_RDO_Q[0] => always2.IN1
DIG2_RDO_Done <= Selector66.DB_MAX_OUTPUT_PORT_TYPE
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_TDiv[0] => DIG2_RDO_Add.OUTPUTSELECT
DIG2_VShift[0] => Equal24.IN55
DIG2_VShift[0] => Equal25.IN55
DIG2_VShift[0] => Equal37.IN55
DIG2_VShift[0] => Add92.IN3
DIG2_VShift[1] => Equal24.IN54
DIG2_VShift[1] => Equal37.IN54
DIG2_VShift[1] => Add74.IN2
DIG2_VShift[1] => Add92.IN8
DIG2_VShift[2] => Equal24.IN53
DIG2_VShift[2] => Equal37.IN53
DIG2_VShift[2] => Add74.IN7
DIG2_VShift[2] => Add92.IN2
DIG2_VShift[3] => Add91.IN12
DIG2_VShift[3] => Add72.IN1
DIG2_VShift[3] => Add74.IN6
DIG2_VShift[3] => Add92.IN7
DIG2_VShift[4] => Add72.IN5
DIG2_VShift[4] => Add74.IN1
DIG2_VShift[4] => Add90.IN1
DIG2_VShift[4] => Add92.IN1
DIG2_VShift[5] => Add72.IN0
DIG2_VShift[5] => Add74.IN0
DIG2_VShift[5] => Add90.IN4
DIG2_VShift[5] => Add92.IN6
DIG2_VShift[6] => Add72.IN4
DIG2_VShift[6] => Add74.IN5
DIG2_VShift[6] => Add90.IN0
DIG2_VShift[6] => Add92.IN0
DIG2_VShift[7] => Add72.IN3
DIG2_VShift[7] => Add74.IN4
DIG2_VShift[7] => Add90.IN3
DIG2_VShift[7] => Add92.IN5
DIG3_RDO_Add[0] <= Selector56.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[1] <= Selector55.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[2] <= Selector54.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[3] <= Selector53.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[4] <= Selector52.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[5] <= Selector51.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[6] <= Selector50.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[7] <= Selector49.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Add[8] <= <GND>
DIG3_RDO_Req <= DIG4_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Ack => RGB.OUTPUTSELECT
DIG3_RDO_Q[0] => always2.IN1
DIG3_RDO_Q[0] => always2.IN1
DIG3_RDO_Q[0] => always2.IN1
DIG3_RDO_Q[0] => always2.IN1
DIG3_RDO_Done <= Selector67.DB_MAX_OUTPUT_PORT_TYPE
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_TDiv[0] => DIG3_RDO_Add.OUTPUTSELECT
DIG3_VShift[0] => Equal26.IN55
DIG3_VShift[0] => Equal27.IN55
DIG3_VShift[0] => Equal40.IN55
DIG3_VShift[0] => Add94.IN5
DIG3_VShift[1] => Equal27.IN54
DIG3_VShift[1] => Equal40.IN54
DIG3_VShift[1] => Add76.IN2
DIG3_VShift[1] => Add94.IN4
DIG3_VShift[2] => Equal27.IN53
DIG3_VShift[2] => Add76.IN1
DIG3_VShift[2] => Add94.IN3
DIG3_VShift[2] => Add96.IN2
DIG3_VShift[3] => Add79.IN12
DIG3_VShift[3] => Add76.IN7
DIG3_VShift[3] => Add94.IN2
DIG3_VShift[3] => Add96.IN6
DIG3_VShift[4] => Add76.IN6
DIG3_VShift[4] => Add78.IN1
DIG3_VShift[4] => Add94.IN1
DIG3_VShift[4] => Add96.IN5
DIG3_VShift[5] => Add76.IN5
DIG3_VShift[5] => Add78.IN4
DIG3_VShift[5] => Add94.IN8
DIG3_VShift[5] => Add96.IN1
DIG3_VShift[6] => Add76.IN0
DIG3_VShift[6] => Add78.IN0
DIG3_VShift[6] => Add94.IN0
DIG3_VShift[6] => Add96.IN0
DIG3_VShift[7] => Add76.IN4
DIG3_VShift[7] => Add78.IN3
DIG3_VShift[7] => Add94.IN7
DIG3_VShift[7] => Add96.IN4
DIG4_RDO_Add[0] <= Selector64.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[1] <= Selector63.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[2] <= Selector62.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[3] <= Selector61.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[4] <= Selector60.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[5] <= Selector59.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[6] <= Selector58.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[7] <= Selector57.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Add[8] <= <GND>
DIG4_RDO_Req <= DIG4_RDO_Req.DB_MAX_OUTPUT_PORT_TYPE
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Ack => RGB.OUTPUTSELECT
DIG4_RDO_Q[0] => always2.IN1
DIG4_RDO_Q[0] => always2.IN1
DIG4_RDO_Q[0] => always2.IN1
DIG4_RDO_Q[0] => always2.IN1
DIG4_RDO_Done <= Selector68.DB_MAX_OUTPUT_PORT_TYPE
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_TDiv[0] => DIG4_RDO_Add.OUTPUTSELECT
DIG4_VShift[0] => Equal28.IN55
DIG4_VShift[0] => Equal29.IN55
DIG4_VShift[0] => Equal42.IN55
DIG4_VShift[0] => Add98.IN3
DIG4_VShift[1] => Equal28.IN54
DIG4_VShift[1] => Add82.IN4
DIG4_VShift[1] => Add98.IN8
DIG4_VShift[2] => Add80.IN2
DIG4_VShift[2] => Add82.IN3
DIG4_VShift[2] => Add98.IN7
DIG4_VShift[3] => Add80.IN6
DIG4_VShift[3] => Add82.IN2
DIG4_VShift[3] => Add98.IN2
DIG4_VShift[4] => Add80.IN5
DIG4_VShift[4] => Add82.IN7
DIG4_VShift[4] => Add98.IN6
DIG4_VShift[5] => Add80.IN1
DIG4_VShift[5] => Add82.IN1
DIG4_VShift[5] => Add98.IN1
DIG4_VShift[6] => Add80.IN0
DIG4_VShift[6] => Add82.IN0
DIG4_VShift[6] => Add98.IN0
DIG4_VShift[7] => Add80.IN4
DIG4_VShift[7] => Add82.IN6
DIG4_VShift[7] => Add98.IN5


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst
CLOCK_25 => CLOCK_25.IN4
RESET_N => RESET_N.IN1
X[0] => WRITE_PIXEL_ADDRESS[0].DATAA
X[1] => WRITE_PIXEL_ADDRESS[1].DATAA
X[2] => WRITE_PIXEL_ADDRESS[2].DATAA
X[3] => WRITE_PIXEL_ADDRESS[3].DATAA
X[4] => WRITE_PIXEL_ADDRESS[4].DATAA
X[5] => Add1.IN20
X[6] => Add1.IN19
X[7] => Add1.IN18
Y[0] => Add0.IN16
Y[0] => Add1.IN22
Y[1] => Add0.IN15
Y[1] => Add1.IN21
Y[2] => Add0.IN13
Y[2] => Add0.IN14
Y[3] => Add0.IN11
Y[3] => Add0.IN12
Y[4] => Add0.IN9
Y[4] => Add0.IN10
Y[5] => Add0.IN7
Y[5] => Add0.IN8
Y[6] => Add0.IN5
Y[6] => Add0.IN6
Y[7] => Add0.IN3
Y[7] => Add0.IN4
WR => WR.IN1
RGB[0] => RGB[0].IN1
RGB[1] => RGB[1].IN1
RGB[2] => RGB[2].IN1
RGB[3] => RGB[3].IN1
RGB[4] => RGB[4].IN1
RGB[5] => RGB[5].IN1
RGB[6] => RGB[6].IN1
RGB[7] => RGB[7].IN1
RGB[8] => RGB[8].IN1
RGB[9] => RGB[9].IN1
RGB[10] => RGB[10].IN1
RGB[11] => RGB[11].IN1
VGA_HSYNC <= VGA_HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VSYNC <= VGA_VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= VGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= VGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= VGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= VGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= VGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= VGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_HSYNC <= LCD_HSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_VSYNC <= LCD_VSYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[0] <= LCD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= LCD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= LCD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= LCD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= LCD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= LCD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= LCD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= LCD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_SCLK <= I2S_LCD_Config:u4.I2S_SCLK
LCD_SDAT <= I2S_LCD_Config:u4.I2S_SDAT
LCD_SCEN <= I2S_LCD_Config:u4.I2S_SCEN
LCD_GRST <= RESET_N.DB_MAX_OUTPUT_PORT_TYPE
LCD_SHDB <= <VCC>


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component
wren_a => altsyncram_o062:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_o062:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_o062:auto_generated.data_a[0]
data_a[1] => altsyncram_o062:auto_generated.data_a[1]
data_a[2] => altsyncram_o062:auto_generated.data_a[2]
data_a[3] => altsyncram_o062:auto_generated.data_a[3]
data_a[4] => altsyncram_o062:auto_generated.data_a[4]
data_a[5] => altsyncram_o062:auto_generated.data_a[5]
data_a[6] => altsyncram_o062:auto_generated.data_a[6]
data_a[7] => altsyncram_o062:auto_generated.data_a[7]
data_a[8] => altsyncram_o062:auto_generated.data_a[8]
data_a[9] => altsyncram_o062:auto_generated.data_a[9]
data_a[10] => altsyncram_o062:auto_generated.data_a[10]
data_a[11] => altsyncram_o062:auto_generated.data_a[11]
data_b[0] => altsyncram_o062:auto_generated.data_b[0]
data_b[1] => altsyncram_o062:auto_generated.data_b[1]
data_b[2] => altsyncram_o062:auto_generated.data_b[2]
data_b[3] => altsyncram_o062:auto_generated.data_b[3]
data_b[4] => altsyncram_o062:auto_generated.data_b[4]
data_b[5] => altsyncram_o062:auto_generated.data_b[5]
data_b[6] => altsyncram_o062:auto_generated.data_b[6]
data_b[7] => altsyncram_o062:auto_generated.data_b[7]
data_b[8] => altsyncram_o062:auto_generated.data_b[8]
data_b[9] => altsyncram_o062:auto_generated.data_b[9]
data_b[10] => altsyncram_o062:auto_generated.data_b[10]
data_b[11] => altsyncram_o062:auto_generated.data_b[11]
address_a[0] => altsyncram_o062:auto_generated.address_a[0]
address_a[1] => altsyncram_o062:auto_generated.address_a[1]
address_a[2] => altsyncram_o062:auto_generated.address_a[2]
address_a[3] => altsyncram_o062:auto_generated.address_a[3]
address_a[4] => altsyncram_o062:auto_generated.address_a[4]
address_a[5] => altsyncram_o062:auto_generated.address_a[5]
address_a[6] => altsyncram_o062:auto_generated.address_a[6]
address_a[7] => altsyncram_o062:auto_generated.address_a[7]
address_a[8] => altsyncram_o062:auto_generated.address_a[8]
address_a[9] => altsyncram_o062:auto_generated.address_a[9]
address_a[10] => altsyncram_o062:auto_generated.address_a[10]
address_a[11] => altsyncram_o062:auto_generated.address_a[11]
address_a[12] => altsyncram_o062:auto_generated.address_a[12]
address_a[13] => altsyncram_o062:auto_generated.address_a[13]
address_a[14] => altsyncram_o062:auto_generated.address_a[14]
address_b[0] => altsyncram_o062:auto_generated.address_b[0]
address_b[1] => altsyncram_o062:auto_generated.address_b[1]
address_b[2] => altsyncram_o062:auto_generated.address_b[2]
address_b[3] => altsyncram_o062:auto_generated.address_b[3]
address_b[4] => altsyncram_o062:auto_generated.address_b[4]
address_b[5] => altsyncram_o062:auto_generated.address_b[5]
address_b[6] => altsyncram_o062:auto_generated.address_b[6]
address_b[7] => altsyncram_o062:auto_generated.address_b[7]
address_b[8] => altsyncram_o062:auto_generated.address_b[8]
address_b[9] => altsyncram_o062:auto_generated.address_b[9]
address_b[10] => altsyncram_o062:auto_generated.address_b[10]
address_b[11] => altsyncram_o062:auto_generated.address_b[11]
address_b[12] => altsyncram_o062:auto_generated.address_b[12]
address_b[13] => altsyncram_o062:auto_generated.address_b[13]
address_b[14] => altsyncram_o062:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o062:auto_generated.clock0
clock1 => altsyncram_o062:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o062:auto_generated.q_a[0]
q_a[1] <= altsyncram_o062:auto_generated.q_a[1]
q_a[2] <= altsyncram_o062:auto_generated.q_a[2]
q_a[3] <= altsyncram_o062:auto_generated.q_a[3]
q_a[4] <= altsyncram_o062:auto_generated.q_a[4]
q_a[5] <= altsyncram_o062:auto_generated.q_a[5]
q_a[6] <= altsyncram_o062:auto_generated.q_a[6]
q_a[7] <= altsyncram_o062:auto_generated.q_a[7]
q_a[8] <= altsyncram_o062:auto_generated.q_a[8]
q_a[9] <= altsyncram_o062:auto_generated.q_a[9]
q_a[10] <= altsyncram_o062:auto_generated.q_a[10]
q_a[11] <= altsyncram_o062:auto_generated.q_a[11]
q_b[0] <= altsyncram_o062:auto_generated.q_b[0]
q_b[1] <= altsyncram_o062:auto_generated.q_b[1]
q_b[2] <= altsyncram_o062:auto_generated.q_b[2]
q_b[3] <= altsyncram_o062:auto_generated.q_b[3]
q_b[4] <= altsyncram_o062:auto_generated.q_b[4]
q_b[5] <= altsyncram_o062:auto_generated.q_b[5]
q_b[6] <= altsyncram_o062:auto_generated.q_b[6]
q_b[7] <= altsyncram_o062:auto_generated.q_b[7]
q_b[8] <= altsyncram_o062:auto_generated.q_b[8]
q_b[9] <= altsyncram_o062:auto_generated.q_b[9]
q_b[10] <= altsyncram_o062:auto_generated.q_b[10]
q_b[11] <= altsyncram_o062:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode2.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode2.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode2.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode3.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode3.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode3.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a12.PORTBDATAIN
data_b[0] => ram_block1a24.PORTBDATAIN
data_b[0] => ram_block1a36.PORTBDATAIN
data_b[0] => ram_block1a48.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a13.PORTBDATAIN
data_b[1] => ram_block1a25.PORTBDATAIN
data_b[1] => ram_block1a37.PORTBDATAIN
data_b[1] => ram_block1a49.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a14.PORTBDATAIN
data_b[2] => ram_block1a26.PORTBDATAIN
data_b[2] => ram_block1a38.PORTBDATAIN
data_b[2] => ram_block1a50.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a15.PORTBDATAIN
data_b[3] => ram_block1a27.PORTBDATAIN
data_b[3] => ram_block1a39.PORTBDATAIN
data_b[3] => ram_block1a51.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a16.PORTBDATAIN
data_b[4] => ram_block1a28.PORTBDATAIN
data_b[4] => ram_block1a40.PORTBDATAIN
data_b[4] => ram_block1a52.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a17.PORTBDATAIN
data_b[5] => ram_block1a29.PORTBDATAIN
data_b[5] => ram_block1a41.PORTBDATAIN
data_b[5] => ram_block1a53.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a18.PORTBDATAIN
data_b[6] => ram_block1a30.PORTBDATAIN
data_b[6] => ram_block1a42.PORTBDATAIN
data_b[6] => ram_block1a54.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a19.PORTBDATAIN
data_b[7] => ram_block1a31.PORTBDATAIN
data_b[7] => ram_block1a43.PORTBDATAIN
data_b[7] => ram_block1a55.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a20.PORTBDATAIN
data_b[8] => ram_block1a32.PORTBDATAIN
data_b[8] => ram_block1a44.PORTBDATAIN
data_b[8] => ram_block1a56.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a21.PORTBDATAIN
data_b[9] => ram_block1a33.PORTBDATAIN
data_b[9] => ram_block1a45.PORTBDATAIN
data_b[9] => ram_block1a57.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a22.PORTBDATAIN
data_b[10] => ram_block1a34.PORTBDATAIN
data_b[10] => ram_block1a46.PORTBDATAIN
data_b[10] => ram_block1a58.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a23.PORTBDATAIN
data_b[11] => ram_block1a35.PORTBDATAIN
data_b[11] => ram_block1a47.PORTBDATAIN
data_b[11] => ram_block1a59.PORTBDATAIN
q_a[0] <= mux_1kb:mux4.result[0]
q_a[1] <= mux_1kb:mux4.result[1]
q_a[2] <= mux_1kb:mux4.result[2]
q_a[3] <= mux_1kb:mux4.result[3]
q_a[4] <= mux_1kb:mux4.result[4]
q_a[5] <= mux_1kb:mux4.result[5]
q_a[6] <= mux_1kb:mux4.result[6]
q_a[7] <= mux_1kb:mux4.result[7]
q_a[8] <= mux_1kb:mux4.result[8]
q_a[9] <= mux_1kb:mux4.result[9]
q_a[10] <= mux_1kb:mux4.result[10]
q_a[11] <= mux_1kb:mux4.result[11]
q_b[0] <= mux_1kb:mux5.result[0]
q_b[1] <= mux_1kb:mux5.result[1]
q_b[2] <= mux_1kb:mux5.result[2]
q_b[3] <= mux_1kb:mux5.result[3]
q_b[4] <= mux_1kb:mux5.result[4]
q_b[5] <= mux_1kb:mux5.result[5]
q_b[6] <= mux_1kb:mux5.result[6]
q_b[7] <= mux_1kb:mux5.result[7]
q_b[8] <= mux_1kb:mux5.result[8]
q_b[9] <= mux_1kb:mux5.result[9]
q_b[10] <= mux_1kb:mux5.result[10]
q_b[11] <= mux_1kb:mux5.result[11]
wren_a => decode_6oa:decode2.enable
wren_b => decode_6oa:decode3.enable


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode2
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode3
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_b
data[0] => w_anode793w[1].IN0
data[0] => w_anode810w[1].IN1
data[0] => w_anode820w[1].IN0
data[0] => w_anode830w[1].IN1
data[0] => w_anode840w[1].IN0
data[0] => w_anode850w[1].IN1
data[0] => w_anode860w[1].IN0
data[0] => w_anode870w[1].IN1
data[1] => w_anode793w[2].IN0
data[1] => w_anode810w[2].IN0
data[1] => w_anode820w[2].IN1
data[1] => w_anode830w[2].IN1
data[1] => w_anode840w[2].IN0
data[1] => w_anode850w[2].IN0
data[1] => w_anode860w[2].IN1
data[1] => w_anode870w[2].IN1
data[2] => w_anode793w[3].IN0
data[2] => w_anode810w[3].IN0
data[2] => w_anode820w[3].IN0
data[2] => w_anode830w[3].IN0
data[2] => w_anode840w[3].IN1
data[2] => w_anode850w[3].IN1
data[2] => w_anode860w[3].IN1
data[2] => w_anode870w[3].IN1
enable => w_anode793w[1].IN0
enable => w_anode810w[1].IN0
enable => w_anode820w[1].IN0
enable => w_anode830w[1].IN0
enable => w_anode840w[1].IN0
enable => w_anode850w[1].IN0
enable => w_anode860w[1].IN0
enable => w_anode870w[1].IN0
eq[0] <= w_anode793w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode810w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode820w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode830w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode840w[3].DB_MAX_OUTPUT_PORT_TYPE


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|mux_1kb:mux4
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => muxlut_result0w.IN0
data[49] => muxlut_result1w.IN0
data[50] => muxlut_result2w.IN0
data[51] => muxlut_result3w.IN0
data[52] => muxlut_result4w.IN0
data[53] => muxlut_result5w.IN0
data[54] => muxlut_result6w.IN0
data[55] => muxlut_result7w.IN0
data[56] => muxlut_result8w.IN0
data[57] => muxlut_result9w.IN0
data[58] => muxlut_result10w.IN0
data[59] => muxlut_result11w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|mux_1kb:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => muxlut_result0w.IN0
data[49] => muxlut_result1w.IN0
data[50] => muxlut_result2w.IN0
data[51] => muxlut_result3w.IN0
data[52] => muxlut_result4w.IN0
data[53] => muxlut_result5w.IN0
data[54] => muxlut_result6w.IN0
data[55] => muxlut_result7w.IN0
data[56] => muxlut_result8w.IN0
data[57] => muxlut_result9w.IN0
data[58] => muxlut_result10w.IN0
data[59] => muxlut_result11w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= muxlut_result8w.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= muxlut_result9w.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= muxlut_result10w.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= muxlut_result11w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result8w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result9w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result10w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result11w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component
wren_a => altsyncram_r8o1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_r8o1:auto_generated.data_a[0]
data_a[1] => altsyncram_r8o1:auto_generated.data_a[1]
data_a[2] => altsyncram_r8o1:auto_generated.data_a[2]
data_a[3] => altsyncram_r8o1:auto_generated.data_a[3]
data_a[4] => altsyncram_r8o1:auto_generated.data_a[4]
data_a[5] => altsyncram_r8o1:auto_generated.data_a[5]
data_a[6] => altsyncram_r8o1:auto_generated.data_a[6]
data_a[7] => altsyncram_r8o1:auto_generated.data_a[7]
data_a[8] => altsyncram_r8o1:auto_generated.data_a[8]
data_a[9] => altsyncram_r8o1:auto_generated.data_a[9]
data_a[10] => altsyncram_r8o1:auto_generated.data_a[10]
data_a[11] => altsyncram_r8o1:auto_generated.data_a[11]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
address_a[0] => altsyncram_r8o1:auto_generated.address_a[0]
address_a[1] => altsyncram_r8o1:auto_generated.address_a[1]
address_a[2] => altsyncram_r8o1:auto_generated.address_a[2]
address_a[3] => altsyncram_r8o1:auto_generated.address_a[3]
address_a[4] => altsyncram_r8o1:auto_generated.address_a[4]
address_a[5] => altsyncram_r8o1:auto_generated.address_a[5]
address_a[6] => altsyncram_r8o1:auto_generated.address_a[6]
address_a[7] => altsyncram_r8o1:auto_generated.address_a[7]
address_b[0] => altsyncram_r8o1:auto_generated.address_b[0]
address_b[1] => altsyncram_r8o1:auto_generated.address_b[1]
address_b[2] => altsyncram_r8o1:auto_generated.address_b[2]
address_b[3] => altsyncram_r8o1:auto_generated.address_b[3]
address_b[4] => altsyncram_r8o1:auto_generated.address_b[4]
address_b[5] => altsyncram_r8o1:auto_generated.address_b[5]
address_b[6] => altsyncram_r8o1:auto_generated.address_b[6]
address_b[7] => altsyncram_r8o1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r8o1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_b[0] <= altsyncram_r8o1:auto_generated.q_b[0]
q_b[1] <= altsyncram_r8o1:auto_generated.q_b[1]
q_b[2] <= altsyncram_r8o1:auto_generated.q_b[2]
q_b[3] <= altsyncram_r8o1:auto_generated.q_b[3]
q_b[4] <= altsyncram_r8o1:auto_generated.q_b[4]
q_b[5] <= altsyncram_r8o1:auto_generated.q_b[5]
q_b[6] <= altsyncram_r8o1:auto_generated.q_b[6]
q_b[7] <= altsyncram_r8o1:auto_generated.q_b[7]
q_b[8] <= altsyncram_r8o1:auto_generated.q_b[8]
q_b[9] <= altsyncram_r8o1:auto_generated.q_b[9]
q_b[10] <= altsyncram_r8o1:auto_generated.q_b[10]
q_b[11] <= altsyncram_r8o1:auto_generated.q_b[11]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|line_buffer:LB|altsyncram:altsyncram_component|altsyncram_r8o1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
I2S_SCLK <= I2S_Controller:u0.I2S_CLK
I2S_SDAT <> I2S_Controller:u0.I2S_DATA
I2S_SCEN <= I2S_Controller:u0.I2S_EN


|MiniProject_DE270_Top|VGA_LCD_Driver:VGA_LCD_Driver_inst|I2S_LCD_Config:u4|I2S_Controller:u0
iCLK => mI2S_CLK_DIV[0].CLK
iCLK => mI2S_CLK_DIV[1].CLK
iCLK => mI2S_CLK_DIV[2].CLK
iCLK => mI2S_CLK_DIV[3].CLK
iCLK => mI2S_CLK_DIV[4].CLK
iCLK => mI2S_CLK_DIV[5].CLK
iCLK => mI2S_CLK_DIV[6].CLK
iCLK => mI2S_CLK_DIV[7].CLK
iCLK => mI2S_CLK_DIV[8].CLK
iCLK => mI2S_CLK_DIV[9].CLK
iCLK => mI2S_CLK_DIV[10].CLK
iCLK => mI2S_CLK_DIV[11].CLK
iCLK => mI2S_CLK_DIV[12].CLK
iCLK => mI2S_CLK_DIV[13].CLK
iCLK => mI2S_CLK_DIV[14].CLK
iCLK => mI2S_CLK_DIV[15].CLK
iCLK => mI2S_CLK.CLK
iRST => mI2S_CLK_DIV[0].ACLR
iRST => mI2S_CLK_DIV[1].ACLR
iRST => mI2S_CLK_DIV[2].ACLR
iRST => mI2S_CLK_DIV[3].ACLR
iRST => mI2S_CLK_DIV[4].ACLR
iRST => mI2S_CLK_DIV[5].ACLR
iRST => mI2S_CLK_DIV[6].ACLR
iRST => mI2S_CLK_DIV[7].ACLR
iRST => mI2S_CLK_DIV[8].ACLR
iRST => mI2S_CLK_DIV[9].ACLR
iRST => mI2S_CLK_DIV[10].ACLR
iRST => mI2S_CLK_DIV[11].ACLR
iRST => mI2S_CLK_DIV[12].ACLR
iRST => mI2S_CLK_DIV[13].ACLR
iRST => mI2S_CLK_DIV[14].ACLR
iRST => mI2S_CLK_DIV[15].ACLR
iRST => mI2S_CLK.ACLR
iRST => mST[0].ACLR
iRST => mST[1].ACLR
iRST => mST[2].ACLR
iRST => mST[3].ACLR
iRST => mST[4].ACLR
iRST => mACK.ACLR
iRST => mSDATA~en.ACLR
iRST => mSCLK.ACLR
iRST => mSEN.PRESET
iDATA[0] => Mux0.IN4
iDATA[1] => Mux0.IN5
iDATA[2] => Mux0.IN6
iDATA[3] => Mux0.IN7
iDATA[4] => Mux0.IN8
iDATA[5] => Mux0.IN9
iDATA[6] => Mux0.IN10
iDATA[7] => Mux0.IN11
iDATA[8] => Mux0.IN12
iDATA[9] => Mux0.IN13
iDATA[10] => Mux0.IN14
iDATA[11] => Mux0.IN15
iDATA[12] => Mux0.IN16
iDATA[13] => Mux0.IN17
iDATA[14] => Mux0.IN18
iDATA[15] => Mux0.IN19
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mST.OUTPUTSELECT
iSTR => mSEN.OUTPUTSELECT
iSTR => mSCLK.OUTPUTSELECT
iSTR => mACK.OUTPUTSELECT
iSTR => mSDATA.IN1
iSTR => mSDATA~en.DATAIN
oACK <= mACK.DB_MAX_OUTPUT_PORT_TYPE
oRDY <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
oCLK <= mI2S_CLK.DB_MAX_OUTPUT_PORT_TYPE
I2S_EN <= mSEN.DB_MAX_OUTPUT_PORT_TYPE
I2S_DATA <> I2S_DATA
I2S_CLK <= I2S_CLK.DB_MAX_OUTPUT_PORT_TYPE


