#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug 12 16:04:55 2020
# Process ID: 58900
# Current directory: C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1
# Command line: vivado.exe -log Top_MemoryInterface.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_MemoryInterface.tcl
# Log file: C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1/Top_MemoryInterface.vds
# Journal file: C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_MemoryInterface.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1070.832 ; gain = 0.000
Command: synth_design -top Top_MemoryInterface -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46860
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_MemoryInterface' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:53]
INFO: [Synth 8-3491] module 'SuperScalarProcessor' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:34' bound to instance 'Processor_Port_MAP' of component 'SuperScalarProcessor' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:134]
INFO: [Synth 8-638] synthesizing module 'SuperScalarProcessor' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:61]
INFO: [Synth 8-3491] module 'Datapath' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:34' bound to instance 'Datapath_PORT_MAP' of component 'Datapath' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:419]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:168]
INFO: [Synth 8-3491] module 'pcFlopr' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:34' bound to instance 'pcRegisterMap' of component 'pcFlopr' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:731]
INFO: [Synth 8-638] synthesizing module 'pcFlopr' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pcFlopr' (1#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/pcFlopr.vhd:44]
INFO: [Synth 8-3491] module 'Two_Issue_Scheduler' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:34' bound to instance 'Scheduler_Map' of component 'Two_Issue_Scheduler' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:741]
INFO: [Synth 8-638] synthesizing module 'Two_Issue_Scheduler' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Two_Issue_Scheduler' (2#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_Issue_Scheduler.vhd:46]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'PC_Adder_mUX_map' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:749]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux' (3#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'Pc_Adder' of component 'Adder32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:758]
INFO: [Synth 8-638] synthesizing module 'Adder32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:15]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_1' of component 'Adder8' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Adder8' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
	Parameter g_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_1' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:193]
INFO: [Synth 8-256] done synthesizing module 'Adder1' (4#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:193]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_2' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:116]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_3' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:124]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_4' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:132]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_5' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:140]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_6' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:148]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_7' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:156]
INFO: [Synth 8-3491] module 'Adder1' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:183' bound to instance 'Adder1_8' of component 'Adder1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'Adder8' (5#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:89]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_2' of component 'Adder8' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:40]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_3' of component 'Adder8' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:50]
INFO: [Synth 8-3491] module 'Adder8' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:76' bound to instance 'Adder8_4' of component 'Adder8' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Adder32' (6#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pc_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:34' bound to instance 'pc_Mux_map' of component 'pc_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:768]
INFO: [Synth 8-638] synthesizing module 'pc_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:50]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pc_Mux' (7#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCmUX.vhd:50]
INFO: [Synth 8-3491] module 'FD_pipe_REG' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:34' bound to instance 'FD_pipe_REG_map' of component 'FD_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:793]
INFO: [Synth 8-638] synthesizing module 'FD_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'FD_pipe_REG' (8#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/FD_pipe_REG.vhd:54]
INFO: [Synth 8-3491] module 'registerFile' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:34' bound to instance 'registerFileMap' of component 'registerFile' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:831]
INFO: [Synth 8-638] synthesizing module 'registerFile' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:53]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'registerFile' (9#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/registerFile.vhd:53]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signExtender' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:4' bound to instance 'W1_SignImm_Extender_MAP' of component 'signExtender' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:856]
INFO: [Synth 8-638] synthesizing module 'signExtender' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signExtender' (10#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:12]
INFO: [Synth 8-3491] module 'sl2' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:24' bound to instance 'W1_Shift_SignedImm_MAP' of component 'sl2' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:862]
INFO: [Synth 8-638] synthesizing module 'sl2' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sl2' (11#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/shiftLeft2.vhd:31]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'W1_PCBranchAddress_Calulation_MAP' of component 'Adder32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:868]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'zeroPadder' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:4' bound to instance 'W1_ZeroPadding_For_Lui_MAP' of component 'zeroPadder' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:877]
INFO: [Synth 8-638] synthesizing module 'zeroPadder' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zeroPadder' (12#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:12]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'signExtender' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/signExtender.vhd:4' bound to instance 'W2_SignImm_Extender_MAP' of component 'signExtender' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:884]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'zeroPadder' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/zeroExtender.vhd:4' bound to instance 'W2_ZeroPadding_For_Lui_MAP' of component 'zeroPadder' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:891]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'Comparator_iNPUT1_Mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:898]
INFO: [Synth 8-638] synthesizing module 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_four_Input_Mux' (13#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'Comparator_iNPUT2_Mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:909]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'comparator' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:34' bound to instance 'comparator_MAP' of component 'comparator' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:920]
INFO: [Synth 8-638] synthesizing module 'comparator' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparator' (14#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/comparator.vhd:43]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'PcJrd_Mux' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:928]
	Parameter CU_Signals_Width bound to: 27 - type: integer 
INFO: [Synth 8-3491] module 'DE_pipe_REG' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:34' bound to instance 'DE_pipe_REG_MAP' of component 'DE_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:973]
INFO: [Synth 8-638] synthesizing module 'DE_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:85]
	Parameter CU_Signals_Width bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DE_pipe_REG' (15#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DE_pipe_REG.vhd:85]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W1_ForwardAE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'generic_eight_input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:52]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_eight_input_Mux' (16#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:52]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W1_ForwardBE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1082]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W2_ForwardAE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1097]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_eight_input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/eight_input_Mux.vhd:34' bound to instance 'W2_ForwardBE_MUX_MAP' of component 'generic_eight_input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1112]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_prewriteReg_MUX_MAP' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1128]
INFO: [Synth 8-638] synthesizing module 'generic_four_Input_Mux__parameterized2' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_four_Input_Mux__parameterized2' (16#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:19]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_prewriteReg_MUX_MAP' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1138]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux__parameterized1' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux__parameterized1' (16#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W1_srcAE_MUX' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1147]
INFO: [Synth 8-638] synthesizing module 'generic_2_input_mux__parameterized3' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_2_input_mux__parameterized3' (16#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:47]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W1_srcBE_MUX' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1155]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_srcAE_MUX' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1164]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_srcBE_MUX' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1172]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:27' bound to instance 'W1_ALU_MAP' of component 'ALU' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1181]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'notGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:3' bound to instance 'notGate1' of component 'notGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:163]
INFO: [Synth 8-638] synthesizing module 'notGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'notGate' (17#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/notGate.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'WSsP_2InputMux_32' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:34' bound to instance 'mux21' of component 'WSsP_2InputMux_32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:164]
INFO: [Synth 8-638] synthesizing module 'WSsP_2InputMux_32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WSsP_2InputMux_32' (18#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/2WSsP_2InputMux_32.vhd:45]
INFO: [Synth 8-3491] module 'Adder32' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/CLA32Adder.vhd:4' bound to instance 'adder1' of component 'Adder32' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:165]
INFO: [Synth 8-3491] module 'andGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:24' bound to instance 'andGate1' of component 'andGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:167]
INFO: [Synth 8-638] synthesizing module 'andGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'andGate' (19#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/andGate.vhd:32]
INFO: [Synth 8-3491] module 'xorGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:6' bound to instance 'xorGate1' of component 'xorGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:169]
INFO: [Synth 8-638] synthesizing module 'xorGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'xorGate' (20#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/xorGate.vhd:14]
INFO: [Synth 8-3491] module 'sllGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:5' bound to instance 'sllGate1' of component 'sllGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:170]
INFO: [Synth 8-638] synthesizing module 'sllGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sllGate' (21#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/sllGate.vhd:14]
INFO: [Synth 8-3491] module 'srlGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:5' bound to instance 'srlGate1' of component 'srlGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:171]
INFO: [Synth 8-638] synthesizing module 'srlGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'srlGate' (22#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/srlGate.vhd:15]
INFO: [Synth 8-3491] module 'orGate' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:3' bound to instance 'orGate1' of component 'orGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:174]
INFO: [Synth 8-638] synthesizing module 'orGate' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'orGate' (23#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/orGate.vhd:11]
INFO: [Synth 8-3491] module 'mux7' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:4' bound to instance 'preALUoutmux' of component 'mux7' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:175]
INFO: [Synth 8-638] synthesizing module 'mux7' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux7' (24#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/7inputMux.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ALU' (25#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ALU.vhd:27' bound to instance 'W2_ALU_MAP' of component 'ALU' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1192]
	Parameter cu_EM_signalsWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'EM_pipe_REG' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:34' bound to instance 'EM_pipe_REG_MAP' of component 'EM_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1224]
INFO: [Synth 8-638] synthesizing module 'EM_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:75]
	Parameter cu_EM_signalsWidth bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EM_pipe_REG' (26#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/EM_pipe_REG.vhd:75]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_ALUoutMres_mux_MAP' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1306]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_2_input_mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_2_input_mux.vhd:34' bound to instance 'W2_ALUoutMres_mux_MAP' of component 'generic_2_input_mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1316]
	Parameter CU_signals_Width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'MW_pipe_REG' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:34' bound to instance 'MW_pipe_REG_MAP' of component 'MW_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'MW_pipe_REG' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:71]
	Parameter CU_signals_Width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MW_pipe_REG' (27#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/MW_pipe_REG.vhd:71]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W1_result_MUX_MAP2' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1409]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'generic_four_Input_Mux' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/four_Input_Mux.vhd:4' bound to instance 'W2_result_MUX_MAP2' of component 'generic_four_Input_Mux' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1427]
INFO: [Synth 8-3491] module 'CauseReg' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:34' bound to instance 'CauseReg_Map' of component 'CauseReg' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1446]
INFO: [Synth 8-638] synthesizing module 'CauseReg' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CauseReg' (28#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Cause1Flop.vhd:42]
INFO: [Synth 8-3491] module 'EPC' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:34' bound to instance 'EPCReg_Map' of component 'EPC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'EPC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'EPC' (29#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/PCWrite.vhd:42]
INFO: [Synth 8-3491] module 'mux_5select' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:34' bound to instance 'C0_mux_5select' of component 'mux_5select' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'mux_5select' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'mux_5select' (30#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:43]
INFO: [Synth 8-3491] module 'mux_5select' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mux_5select.vhd:34' bound to instance 'C0_mux_5select2' of component 'mux_5select' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:1467]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (31#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Datapath.vhd:168]
INFO: [Synth 8-3491] module 'HazardUnit' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:34' bound to instance 'Hazard_PORT_MAP' of component 'HazardUnit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:550]
INFO: [Synth 8-638] synthesizing module 'HazardUnit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'HazardUnit' (32#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/HazardUnit.vhd:88]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:34' bound to instance 'ControlUnit_PORT_MAP' of component 'ControlUnit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:604]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:78]
INFO: [Synth 8-3491] module 'generic_Control' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:34' bound to instance 'W1_Control_signals_port_MAP' of component 'generic_Control' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:111]
INFO: [Synth 8-638] synthesizing module 'generic_Control' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:62]
INFO: [Synth 8-3491] module 'mainDEC' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:34' bound to instance 'md' of component 'mainDEC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:97]
INFO: [Synth 8-638] synthesizing module 'mainDEC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'mainDEC' (33#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/mainDEC.vhd:54]
INFO: [Synth 8-3491] module 'aluDEC' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:34' bound to instance 'ad' of component 'aluDEC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:115]
INFO: [Synth 8-638] synthesizing module 'aluDEC' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'aluDEC' (34#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/aluDEC.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'generic_Control' (35#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:62]
INFO: [Synth 8-3491] module 'generic_Control' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/generic_Control.vhd:34' bound to instance 'W2_Control_signals_port_MAP' of component 'generic_Control' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (36#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/ControlUnit.vhd:78]
INFO: [Synth 8-3491] module 'Exception_Unit' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:34' bound to instance 'ExceptionUnit_Map' of component 'Exception_Unit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:646]
INFO: [Synth 8-638] synthesizing module 'Exception_Unit' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Exception_Unit' (37#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Exception_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'SuperScalarProcessor' (38#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/SuperScalarProcessor.vhd:61]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:34' bound to instance 'DataMemory_Port_Map' of component 'DataMemory' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:160]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:49]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "MEM_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (39#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/DataMemory.vhd:49]
INFO: [Synth 8-3491] module 'Two_port_simple_ROM' declared at 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:34' bound to instance 'Instruction_Memory_Port_Map' of component 'Two_port_simple_ROM' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Two_port_simple_ROM' [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Two_port_simple_ROM' (40#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Two_port_simple_ROM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Top_MemoryInterface' (41#1) [C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.srcs/sources_1/new/Top_MemoryInterface.vhd:53]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1070.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1070.832 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1093.656 ; gain = 22.824
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 128   
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 318   
	               27 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input 8192 Bit        Muxes := 1     
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 54    
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 66    
	   7 Input   32 Bit        Muxes := 1     
	  33 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 6     
	   3 Input   32 Bit        Muxes := 2     
	 257 Input   32 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	  17 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ControlUnit_PORT_MAP/W1_Control_signals_port_MAP/md/controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ControlUnit_PORT_MAP/W2_Control_signals_port_MAP/md/controls" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[9]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[8]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr2D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[14]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[14]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[13]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[13]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[12]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[12]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[11]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[11]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[10]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[10]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[9]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[8]' (FDCE) to 'Processor_Port_MAP/Datapath_PORT_MAP/FD_pipe_REG_map/Instr1D_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[7]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[7]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[6]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[6]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[5]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[5]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[4]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[4]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[3]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[3]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[2]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[2]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[1]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[1]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[0]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor_Port_MAP/Datapath_PORT_MAP /DE_pipe_REG_MAP/\W1_ZeroPad_E_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[30]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[29]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[28]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[27]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[26]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[23]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[22]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[21]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[20]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[19]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[18]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[17]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[16]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[30]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[29]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[30]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[29]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[28]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[29]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[28]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[27]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[28]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[27]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[26]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[27]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[26]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[25]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[26]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[25]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[23]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[24]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[23]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[23]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[22]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[21]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[22]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[21]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[20]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[21]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[20]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[19]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[20]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[19]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[18]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[19]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[18]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[17]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[18]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[17]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[16]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[17]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[16]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[15]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[16]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[15]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_SignImm_E_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[15]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[14]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[13]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[12]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[11]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[10]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[9]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[8]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[7]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[6]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[5]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[4]' (FDE) to 'Processor_Port_MAP/Datapath_PORT_MAP/CauseReg_Map/q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor_Port_MAP/Datapath_PORT_MAP /\CauseReg_Map/q_reg[31] )
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[25]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[24]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_ZeroPad_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[24]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W1_ZeroPad_E_reg[22]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[9]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[8]'
INFO: [Synth 8-3886] merging instance 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[8]' (FDC) to 'Processor_Port_MAP/Datapath_PORT_MAP/DE_pipe_REG_MAP/W2_SignImm_E_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:58 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:03:00 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:03:12 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:30 ; elapsed = 00:03:48 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:30 ; elapsed = 00:03:49 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:34 ; elapsed = 00:03:53 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:34 ; elapsed = 00:03:53 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:03:59 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:04:00 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |   840|
|5     |LUT3   |  2853|
|6     |LUT4   |  1090|
|7     |LUT5   | 13612|
|8     |LUT6   | 15413|
|9     |MUXF7  |  2838|
|10    |MUXF8  |  1204|
|11    |FDCE   |  1145|
|12    |FDRE   |  9220|
|13    |IBUF   |     2|
|14    |OBUF   |   132|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+---------------------------------------+------+
|      |Instance                        |Module                                 |Cells |
+------+--------------------------------+---------------------------------------+------+
|1     |top                             |                                       | 48354|
|2     |  DataMemory_Port_Map           |DataMemory                             | 15872|
|3     |  Processor_Port_MAP            |SuperScalarProcessor                   | 32347|
|4     |    Datapath_PORT_MAP           |Datapath                               | 32326|
|5     |      CauseReg_Map              |CauseReg                               |     4|
|6     |      Comparator_iNPUT1_Mux_MAP |generic_four_Input_Mux                 |    14|
|7     |      Comparator_iNPUT2_Mux_MAP |generic_four_Input_Mux_0               |    32|
|8     |      DE_pipe_REG_MAP           |DE_pipe_REG                            |  1400|
|9     |      EM_pipe_REG_MAP           |EM_pipe_REG                            | 24461|
|10    |      EPCReg_Map                |EPC                                    |    32|
|11    |      FD_pipe_REG_map           |FD_pipe_REG                            |   429|
|12    |      MW_pipe_REG_MAP           |MW_pipe_REG                            |  1487|
|13    |      PcJrd_Mux                 |generic_four_Input_Mux_1               |    12|
|14    |      W1_ALUoutMres_mux_MAP     |generic_four_Input_Mux_2               |    32|
|15    |      W1_ForwardAE_MUX_MAP      |generic_eight_input_Mux                |    38|
|16    |      W1_ForwardBE_MUX_MAP      |generic_eight_input_Mux_3              |    66|
|17    |      W1_prewriteReg_MUX_MAP    |generic_four_Input_Mux__parameterized2 |     5|
|18    |      W1_result_MUX_MAP2        |generic_four_Input_Mux_4               |    32|
|19    |      W1_srcAE_MUX              |generic_2_input_mux__parameterized3    |    32|
|20    |      W1_srcBE_MUX              |generic_2_input_mux__parameterized3_5  |     1|
|21    |      W2_ALUoutMres_mux_MAP     |generic_2_input_mux__parameterized3_6  |    32|
|22    |      W2_ForwardAE_MUX_MAP      |generic_eight_input_Mux_7              |    38|
|23    |      W2_ForwardBE_MUX_MAP      |generic_eight_input_Mux_8              |    66|
|24    |      W2_prewriteReg_MUX_MAP    |generic_2_input_mux__parameterized1    |     5|
|25    |      W2_result_MUX_MAP2        |generic_four_Input_Mux_9               |    32|
|26    |      W2_srcAE_MUX              |generic_2_input_mux__parameterized3_10 |    32|
|27    |      W2_srcBE_MUX              |generic_2_input_mux__parameterized3_11 |     1|
|28    |      comparator_MAP            |comparator                             |    14|
|29    |      pcRegisterMap             |pcFlopr                                |   813|
|30    |      registerFileMap           |registerFile                           |  3216|
+------+--------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:04:00 . Memory (MB): peak = 1185.137 ; gain = 114.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:04:40 . Memory (MB): peak = 1185.137 ; gain = 114.305
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:04:40 . Memory (MB): peak = 1185.137 ; gain = 114.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1185.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1326.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
278 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:05:15 . Memory (MB): peak = 1326.391 ; gain = 255.559
INFO: [Common 17-1381] The checkpoint 'C:/Users/TI Lab/Desktop/Project/2ISSP_v2/TwoIssueSuperscalar_v2.runs/synth_1/Top_MemoryInterface.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1326.391 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_MemoryInterface_utilization_synth.rpt -pb Top_MemoryInterface_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 16:10:41 2020...
