$date
	Sun Oct 23 05:56:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#351449
b10010 !
1"
#351450
b10010 &
b10010 %
1$
#351451
0"
#351454
b1001 &
b1001 %
#351458
b11100 &
b11100 %
#351462
b1110 &
b1110 %
#351466
b111 &
b111 %
#351470
b10110 &
b10110 %
#351474
b1011 &
b1011 %
#351478
b100010 &
b100010 %
#351482
b10001 &
b10001 %
#351486
b110100 &
b110100 %
#351490
b11010 &
b11010 %
#351494
b1101 &
b1101 %
#351498
b101000 &
b101000 %
#351502
b10100 &
b10100 %
#351506
b1010 &
b1010 %
#351510
b101 &
b101 %
#351514
b10000 &
b10000 %
#351518
b1000 &
b1000 %
#351522
b100 &
b100 %
#351526
b10 &
b10 %
#351530
b1 &
b1 %
1#
#351534
b0 &
0#
b0 %
0$
#1320809
b101 !
1"
#1320810
b101 &
b101 %
1$
#1320811
0"
#1320814
b10000 &
b10000 %
#1320818
b1000 &
b1000 %
#1320822
b100 &
b100 %
#1320826
b10 &
b10 %
#1320830
b1 &
1#
b1 %
#1320834
b0 &
b0 %
0#
0$
#2269090
b10 &
b10 %
1$
b10 !
1"
#2269091
0"
#2269094
b1 &
1#
b1 %
#2269098
b0 &
b0 %
0#
0$
#4500012
