WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500183 heartbeat IPC: 3.99971 cumulative IPC: 3.99971 (Simulation time: 0 hr 0 min 17 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500184 cumulative IPC: 3.99971 (Simulation time: 0 hr 0 min 17 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500184 (Simulation time: 0 hr 0 min 17 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 5811805 heartbeat IPC: 3.01967 cumulative IPC: 3.01967 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10406341 heartbeat IPC: 2.1765 cumulative IPC: 2.52968 (Simulation time: 0 hr 1 min 1 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14252643 heartbeat IPC: 2.5999 cumulative IPC: 2.55266 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 17769753 heartbeat IPC: 2.84325 cumulative IPC: 2.61959 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 21392733 heartbeat IPC: 2.76016 cumulative IPC: 2.64655 (Simulation time: 0 hr 2 min 7 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 18892550 cumulative IPC: 2.64655 (Simulation time: 0 hr 2 min 7 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 18892550 (Simulation time: 0 hr 2 min 7 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/600.perlbench_s-1273B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.64655 instructions: 50000003 cycles: 18892550
CPU 0 Branch Prediction Accuracy: 96.2844% MPKI: 5.02862 Average ROB Occupancy at Mispredict: 59.4936
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01212
BRANCH_INDIRECT: 0.37896
BRANCH_CONDITIONAL: 4.63508
BRANCH_DIRECT_CALL: 0.00112
BRANCH_INDIRECT_CALL: 0.00022
BRANCH_RETURN: 0.00112

LLC TOTAL       ACCESS:       2654  HIT:          1  MISS:       2653
LLC LOAD         ACCESS:       2422  HIT:          0  MISS:       2422
LLC RFO          ACCESS:         70  HIT:          0  MISS:         70
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          1  HIT:          1  MISS:          0
LLC TRANSLATION  ACCESS:        161  HIT:          0  MISS:        161
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 146.361 cycles
cpu0_DTLB TOTAL       ACCESS:   13623654  HIT:   13605718  MISS:      17936
cpu0_DTLB LOAD         ACCESS:   13623654  HIT:   13605718  MISS:      17936
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2376 cycles
cpu0_ITLB TOTAL       ACCESS:      80140  HIT:      79689  MISS:        451
cpu0_ITLB LOAD         ACCESS:      80140  HIT:      79689  MISS:        451
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.50998 cycles
cpu0_L1D TOTAL       ACCESS:   18504069  HIT:   18499209  MISS:       4860
cpu0_L1D LOAD         ACCESS:    7352578  HIT:    7348295  MISS:       4283
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   11151170  HIT:   11150865  MISS:        305
cpu0_L1D TRANSLATION  ACCESS:        321  HIT:         49  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.3056 cycles
cpu0_L1I TOTAL       ACCESS:      87699  HIT:      86076  MISS:       1623
cpu0_L1I LOAD         ACCESS:      87699  HIT:      86076  MISS:       1623
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 26.4233 cycles
cpu0_L2C TOTAL       ACCESS:       4178  HIT:       1525  MISS:       2653
cpu0_L2C LOAD         ACCESS:       3611  HIT:       1189  MISS:       2422
cpu0_L2C RFO          ACCESS:         91  HIT:         21  MISS:         70
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        205  HIT:        205  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        271  HIT:        110  MISS:        161
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 167.361 cycles
cpu0_STLB TOTAL       ACCESS:      12656  HIT:      12360  MISS:        296
cpu0_STLB LOAD         ACCESS:      12656  HIT:      12360  MISS:        296
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 347.45 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        948
  ROW_BUFFER_MISS:       1705
 AVG DBUS CONGESTED CYCLE:    3.71605
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0
