{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708134496508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708134496509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:48:16 2024 " "Processing started: Fri Feb 16 22:48:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708134496509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134496509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134496509 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708134497047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708134497047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl3.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl3.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL3 " "Found entity 1: PBL3" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 0 0 " "Found 0 design units, including 0 entities, in source file d_ff.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg " "Found entity 1: decod_numeros_7seg" {  } { { "decod_numeros_7seg.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_1 " "Found entity 1: MUX_4_1" {  } { { "MUX_4_1.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/MUX_4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_4 " "Found entity 1: decod_2_4" {  } { { "decod_2_4.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_display.v 0 0 " "Found 0 design units, including 0 entities, in source file modulo_display.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_desc_lim2.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_desc_lim2.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_desc_lim2 " "Found entity 1: contador_2bit_desc_lim2" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_desc_lim5.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_desc_lim5.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_desc_lim5 " "Found entity 1: contador_4bit_desc_lim5" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bit_padrao.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bit_padrao.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bit_padrao " "Found entity 1: contador_3bit_padrao" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_3bit_padrao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a9.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a9.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a9 " "Found entity 1: decod_numeros_7seg_0a9" {  } { { "decod_numeros_7seg_0a9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_numeros_7seg_0a3.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_numeros_7seg_0a3.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_numeros_7seg_0a3 " "Found entity 1: decod_numeros_7seg_0a3" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4bit_asc_lim9.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4bit_asc_lim9.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4bit_asc_lim9 " "Found entity 1: contador_4bit_asc_lim9" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_asc_lim9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bit_asc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bit_asc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bit_asc " "Found entity 1: contador_2bit_asc" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_asc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file div_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_clock " "Found entity 1: div_clock" {  } { { "div_clock.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/div_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708134506791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "recarga_auto PBL3.v(27) " "Verilog HDL Implicit Net warning at PBL3.v(27): created implicit net for \"recarga_auto\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_recaregar PBL3.v(30) " "Verilog HDL Implicit Net warning at PBL3.v(30): created implicit net for \"pode_recaregar\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_zerada PBL3.v(31) " "Verilog HDL Implicit Net warning at PBL3.v(31): created implicit net for \"r_zerada\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pode_diminuir PBL3.v(32) " "Verilog HDL Implicit Net warning at PBL3.v(32): created implicit net for \"pode_diminuir\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_r PBL3.v(39) " "Verilog HDL Implicit Net warning at PBL3.v(39): created implicit net for \"unidade_completa_r\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minimo_rolhas PBL3.v(40) " "Verilog HDL Implicit Net warning at PBL3.v(40): created implicit net for \"minimo_rolhas\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidade_completa_g PBL3.v(61) " "Verilog HDL Implicit Net warning at PBL3.v(61): created implicit net for \"unidade_completa_g\"" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506791 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL3 " "Elaborating entity \"PBL3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708134506843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:divisor " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:divisor\"" {  } { { "PBL3.v" "divisor" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 div_clock.v(24) " "Verilog HDL assignment warning at div_clock.v(24): truncated value with size 32 to match size of target (14)" {  } { { "div_clock.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/div_clock.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506859 "|PBL3|div_clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bit_padrao contador_3bit_padrao:recargas_disponiveis " "Elaborating entity \"contador_3bit_padrao\" for hierarchy \"contador_3bit_padrao:recargas_disponiveis\"" {  } { { "PBL3.v" "recargas_disponiveis" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_3bit_padrao.v(13) " "Verilog HDL assignment warning at contador_3bit_padrao.v(13): truncated value with size 32 to match size of target (3)" {  } { { "contador_3bit_padrao.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_3bit_padrao.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506861 "|PBL3|contador_3bit_padrao:recargas_disponiveis"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_desc_lim5 contador_4bit_desc_lim5:cont_unidade_rolha " "Elaborating entity \"contador_4bit_desc_lim5\" for hierarchy \"contador_4bit_desc_lim5:cont_unidade_rolha\"" {  } { { "PBL3.v" "cont_unidade_rolha" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506861 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_desc_lim5.v(24) " "Verilog HDL assignment warning at contador_4bit_desc_lim5.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506862 "|PBL3|contador_4bit_desc_lim5:cont_unidade_rolha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_desc_lim2 contador_2bit_desc_lim2:cont_dezena_rolha " "Elaborating entity \"contador_2bit_desc_lim2\" for hierarchy \"contador_2bit_desc_lim2:cont_dezena_rolha\"" {  } { { "PBL3.v" "cont_dezena_rolha" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_desc_lim2.v(24) " "Verilog HDL assignment warning at contador_2bit_desc_lim2.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506863 "|PBL3|contador_2bit_desc_lim2:teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a9 decod_numeros_7seg_0a9:decod_unidade_r " "Elaborating entity \"decod_numeros_7seg_0a9\" for hierarchy \"decod_numeros_7seg_0a9:decod_unidade_r\"" {  } { { "PBL3.v" "decod_unidade_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_numeros_7seg_0a3 decod_numeros_7seg_0a3:decod_dezena_r " "Elaborating entity \"decod_numeros_7seg_0a3\" for hierarchy \"decod_numeros_7seg_0a3:decod_dezena_r\"" {  } { { "PBL3.v" "decod_dezena_r" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506865 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sB decod_numeros_7seg_0a3.v(3) " "Output port \"sB\" at decod_numeros_7seg_0a3.v(3) has no driver" {  } { { "decod_numeros_7seg_0a3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/decod_numeros_7seg_0a3.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1708134506866 "|PBL3|decod_numeros_7seg_0a3:decod_dezena_r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4bit_asc_lim9 contador_4bit_asc_lim9:cont_unidade_gar " "Elaborating entity \"contador_4bit_asc_lim9\" for hierarchy \"contador_4bit_asc_lim9:cont_unidade_gar\"" {  } { { "PBL3.v" "cont_unidade_gar" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4bit_asc_lim9.v(24) " "Verilog HDL assignment warning at contador_4bit_asc_lim9.v(24): truncated value with size 32 to match size of target (4)" {  } { { "contador_4bit_asc_lim9.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_asc_lim9.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506867 "|PBL3|contador_4bit_asc_lim9:cont_unidade_gar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bit_asc contador_2bit_asc:cont_dig_7seg " "Elaborating entity \"contador_2bit_asc\" for hierarchy \"contador_2bit_asc:cont_dig_7seg\"" {  } { { "PBL3.v" "cont_dig_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 contador_2bit_asc.v(24) " "Verilog HDL assignment warning at contador_2bit_asc.v(24): truncated value with size 32 to match size of target (2)" {  } { { "contador_2bit_asc.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_asc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1708134506869 "|PBL3|contador_2bit_asc:cont_dig_7seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_4 decod_2_4:decod_dig_7seg " "Elaborating entity \"decod_2_4\" for hierarchy \"decod_2_4:decod_dig_7seg\"" {  } { { "PBL3.v" "decod_dig_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4_1 MUX_4_1:mux_4_1_7seg " "Elaborating entity \"MUX_4_1\" for hierarchy \"MUX_4_1:mux_4_1_7seg\"" {  } { { "PBL3.v" "mux_4_1_7seg" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708134506871 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708134507081 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "contador_2bit_desc_lim2.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_2bit_desc_lim2.v" 15 -1 0 } } { "contador_4bit_desc_lim5.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/contador_4bit_desc_lim5.v" 15 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708134507121 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708134507150 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708134507150 ""} { "Info" "ICUT_CUT_TM_LCELLS" "82 " "Implemented 82 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708134507150 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708134507150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708134507245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:48:27 2024 " "Processing ended: Fri Feb 16 22:48:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708134507245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708134507245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708134507245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708134507245 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708134508751 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708134508752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:48:28 2024 " "Processing started: Fri Feb 16 22:48:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708134508752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708134508752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708134508752 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708134508930 ""}
{ "Info" "0" "" "Project  = PBL3" {  } {  } 0 0 "Project  = PBL3" 0 0 "Fitter" 0 0 1708134508931 ""}
{ "Info" "0" "" "Revision = PBL3" {  } {  } 0 0 "Revision = PBL3" 0 0 "Fitter" 0 0 1708134508931 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708134508991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708134508992 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL3 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708134508994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708134509039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708134509039 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708134509073 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708134509077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708134509196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708134509196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708134509196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708134509196 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708134509196 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708134509196 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 29 " "No exact pin location assignment(s) for 14 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708134509207 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3.sdc " "Synopsys Design Constraints File file not found: 'PBL3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708134509234 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708134509235 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "Clock target contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] of clock contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1708134509237 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708134509239 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708134509239 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CH0 " "   1.000          CH0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          CH2 " "   1.000          CH2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " "   1.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "   1.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 div_clock:divisor\|count\[13\] " "   1.000 div_clock:divisor\|count\[13\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708134509239 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708134509239 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708134509241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708134509241 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708134509243 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 6 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "And1 Global clock " "Automatically promoted signal \"And1\" to use Global clock" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 32 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "And6 Global clock " "Automatically promoted signal \"And6\" to use Global clock" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 61 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CH2 Global clock " "Automatically promoted signal \"CH2\" to use Global clock" {  } { { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 6 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CH2 " "Pin \"CH2\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { CH2 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CH2" } } } } { "PBL3.v" "" { Text "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/PBL3.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708134509248 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708134509249 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708134509259 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708134509275 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708134509275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708134509276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708134509276 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708134509277 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708134509277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708134509277 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 31 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708134509277 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 8 34 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708134509277 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708134509277 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708134509277 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708134509288 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708134509292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708134509379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708134509420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708134509422 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708134509811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708134509811 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708134509827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708134509932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708134509932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708134510039 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708134510039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708134510040 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708134510049 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708134510056 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708134510073 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/output_files/PBL3.fit.smsg " "Generated suppressed messages file C:/Users/peedr/OneDrive/Documentos/GitHub/PBL HAHAHA/output_files/PBL3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708134510111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5345 " "Peak virtual memory: 5345 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708134510147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:48:30 2024 " "Processing ended: Fri Feb 16 22:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708134510147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708134510147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708134510147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708134510147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708134511324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708134511325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:48:31 2024 " "Processing started: Fri Feb 16 22:48:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708134511325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708134511325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL3 -c PBL3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708134511325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708134511733 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708134511753 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708134511761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708134511910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:48:31 2024 " "Processing ended: Fri Feb 16 22:48:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708134511910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708134511910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708134511910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708134511910 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708134512549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708134513430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708134513431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 22:48:32 2024 " "Processing started: Fri Feb 16 22:48:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708134513431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708134513431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL3 -c PBL3 " "Command: quartus_sta PBL3 -c PBL3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708134513431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708134513620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708134513779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708134513779 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134513821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134513821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708134513878 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708134513958 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL3.sdc " "Synopsys Design Constraints File file not found: 'PBL3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708134513997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134513998 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CH2 CH2 " "create_clock -period 1.000 -name CH2 CH2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " "create_clock -period 1.000 -name contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CH0 CH0 " "create_clock -period 1.000 -name CH0 CH0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "create_clock -period 1.000 -name contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clock:divisor\|count\[13\] div_clock:divisor\|count\[13\] " "create_clock -period 1.000 -name div_clock:divisor\|count\[13\] div_clock:divisor\|count\[13\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708134513998 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708134513998 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " "Clock target contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] of clock contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1708134513999 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708134514001 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708134514018 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708134514019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.973 " "Worst-case setup slack is -3.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973             -48.281 clk  " "   -3.973             -48.281 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.254              -7.255 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "   -2.254              -7.255 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.185             -14.060 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -2.185             -14.060 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.916              -5.158 CH2  " "   -1.916              -5.158 CH2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742              -5.213 CH0  " "   -1.742              -5.213 CH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482              -2.705 div_clock:divisor\|count\[13\]  " "   -1.482              -2.705 div_clock:divisor\|count\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134514023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.233 " "Worst-case hold slack is -7.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.233             -23.725 CH0  " "   -7.233             -23.725 CH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058             -15.163 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -5.058             -15.163 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.658             -16.080 CH2  " "   -4.658             -16.080 CH2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.478              -1.478 clk  " "   -1.478              -1.478 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 div_clock:divisor\|count\[13\]  " "    1.669               0.000 div_clock:divisor\|count\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.755               0.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "    1.755               0.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134514034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.236 " "Worst-case recovery slack is -9.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.236             -18.472 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "   -9.236             -18.472 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134514038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.740 " "Worst-case removal slack is 1.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.740               0.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "    1.740               0.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134514047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CH0  " "   -2.289              -2.289 CH0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CH2  " "   -2.289              -2.289 CH2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\]  " "    0.234               0.000 contador_4bit_asc_lim9:cont_unidade_gar\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\]  " "    0.234               0.000 contador_4bit_desc_lim5:cont_unidade_rolha\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 div_clock:divisor\|count\[13\]  " "    0.234               0.000 div_clock:divisor\|count\[13\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708134514050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708134514050 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708134514142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708134514164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708134514164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708134514226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 22:48:34 2024 " "Processing ended: Fri Feb 16 22:48:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708134514226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708134514226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708134514226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708134514226 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708134514873 ""}
