<map id="include/triSYCL/vendor/Xilinx/fpga/partition_array.hpp" name="include/triSYCL/vendor/Xilinx/fpga/partition_array.hpp">
<area shape="rect" id="node2" href="$fpga_8hpp.html" title="include/triSYCL/vendor\l/Xilinx/fpga.hpp" alt="" coords="81,109,237,151"/>
<area shape="rect" id="node3" href="$triSYCL_2sycl_8hpp.html" title="include/triSYCL/sycl.hpp" alt="" coords="76,199,243,225"/>
<area shape="rect" id="node4" href="$CL_2sycl_8hpp.html" title="This is the main SYCL 1.2.1 interoperability header to expose triSYCL into the cl::sycl namespace..." alt="" coords="5,273,143,300"/>
<area shape="rect" id="node5" href="$SYCL_2sycl_8hpp.html" title="This is the SYCL extension header to expose triSYCL directly into the shorter sycl namespace instead ..." alt="" coords="167,273,322,300"/>
</map>
