# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do PWM_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/GitHub/School/PWM/counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter
# -- Compiling architecture behavior of counter
# vcom -93 -work work {C:/GitHub/School/PWM/controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture behavior of controller
# vcom -93 -work work {C:/GitHub/School/PWM/clkdiv.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity clkdiv
# -- Compiling architecture behavior of clkdiv
# ** Warning: [9] C:/GitHub/School/PWM/clkdiv.vhd(14): (vcom-1013) Initial value of "half" depends on value of signal "max".
# 
# ** Warning: [9] C:/GitHub/School/PWM/clkdiv.vhd(15): (vcom-1013) Subtype of "std.STANDARD.INTEGER" depends on value of signal "max".
# 
# vcom -93 -work work {C:/GitHub/School/PWM/pwm.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pwm
# -- Compiling architecture behavior of pwm
# 
# vcom -93 -work work {C:/GitHub/School/PWM/pwm_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pwm_tb
# -- Compiling architecture pwm_tb_arch of pwm_tb
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  pwm_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pwm_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.pwm_tb(pwm_tb_arch)
# Loading work.pwm(behavior)
# Loading work.clkdiv(behavior)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.counter(behavior)
# Loading work.controller(behavior)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Casey Stark  Hostname: CASEY-NOTEBOOK7  ProcessID: 8148
# 
#           Attempting to use alternate WLF file "./wlft3g0ezq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft3g0ezq
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit 
# Simulation stop requested.
