Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Sep 21 15:59:24 2022
| Host         : TX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu2cg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2690 |
|    Minimum number of control sets                        |  1605 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |  1085 |
| Unused register locations in slices containing registers |  3242 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2690 |
| >= 0 to < 4        |   756 |
| >= 4 to < 6        |   300 |
| >= 6 to < 8        |   207 |
| >= 8 to < 10       |   484 |
| >= 10 to < 12      |   101 |
| >= 12 to < 14      |    66 |
| >= 14 to < 16      |    66 |
| >= 16              |   710 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6424 |         1655 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2838 |         1041 |
| Yes          | No                    | No                     |           11814 |         1881 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |           19982 |         3759 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                                                                  Enable Signal                                                                                                                                 |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_bPassThru_1_loc_read                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/trunc_ln2216_reg_669[0]_i_1_n_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/trunc_ln2216_reg_669[0]_i_1_n_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_bPassThru_1_loc_read                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/grp_tpgPatternSolidWhite_fu_695_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/bPassThru_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d3_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/bPassThru_1_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d4_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/trunc_ln2216_reg_669[0]_i_1_n_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_bPassThru_1_loc_read                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_bPassThru_loc_read                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/start_for_v_vcres7jG_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_bPassThru_1_loc_read                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/bPassThru_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d3_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/trunc_ln2216_reg_669[0]_i_1_n_1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/bPassThru_1_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d4_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/grp_tpgPatternSolidWhite_fu_695_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/grp_tpgPatternSolidWhite_fu_695_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidWhite_fu_695/whiYuv_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/grp_tpgPatternSolidWhite_fu_695_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/bPassThru_1_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d4_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/bPassThru_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d3_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_bPassThru_loc_read                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/bPassThru_1_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d4_A_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/bPassThru_loc_c_U/U_system_v_tpg_0_0_fifo_w1_d3_A_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_bPassThru_loc_read                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/whiYuv_1_U/system_v_tpg_0_0_tpgPatternCrossHaCeG_rom_U/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_bPassThru_loc_read                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                             |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/line                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                          | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][14]_i_1_n_0                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_1[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_3[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1960_1_i_i_reg_3010                                                                                                                                                                                                     | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm110_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                            | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1960_i_i_reg_2900                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm111_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg[0]                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_7_reg_15830                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                      | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                            | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                           | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                         | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln949_reg_6060                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                   | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg                  | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_sm_ld_dre_cmd_reg[0]                                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INCLUDE_DRE.lsig_pushreg_full_reg[0]                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                     | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                 | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_4                                                                                                                                                                                                            | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                                 | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_soft_reset_clr                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_7_reg_15830                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_flush_db2_reg                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                          |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                   | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg                  | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_sm_ld_dre_cmd_reg[0]                                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INCLUDE_DRE.lsig_pushreg_full_reg[0]                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                                     | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                 | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_2930                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_293                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2179_i_i_reg_3040                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_NS_fsm112_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_1[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_3[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                            | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                              | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1960_1_i_i_reg_3010                                                                                                                                                                                                     | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm110_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1960_i_i_reg_2900                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm111_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg[0]                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/start_for_tpgFore5jm_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/start_for_MultiPi8jQ_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                 | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2179_i_i_reg_3040                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_NS_fsm112_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_4                                                                                                                                                                                                            | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                 | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/start_for_MultiPi8jQ_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/start_for_tpgFore5jm_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln949_reg_6060                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__1_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__0_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                 | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                           | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg[0]                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                            | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_2_n_0                                              | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_0                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1960_i_i_reg_2900                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm111_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_7_reg_15830                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_4                                                                                                                                                                                                            | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_7_reg_15830                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1960_1_i_i_reg_3010                                                                                                                                                                                                     | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm110_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_2930                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_293                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2179_i_i_reg_3040                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_NS_fsm112_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__0_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__1_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln949_reg_6060                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                    | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__0_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                    |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_1[0]               |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__1_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                    | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg[0]                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg_1[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_2930                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_293                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/phi_ln2179_i_i_reg_3040                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_NS_fsm112_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/start_for_MultiPi8jQ_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/start_for_tpgFore5jm_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/start_for_v_vcres7jG_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_3[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter3_reg_1[0]                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/start_for_tpgFore5jm_U/mOutPtr[1]_i_1__11_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/start_for_MultiPi8jQ_U/mOutPtr[1]_i_1__16_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_2930                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/phi_ln2178_i_i_reg_293                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1960_1_i_i_reg_3010                                                                                                                                                                                                     | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm110_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1960_i_i_reg_2900                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm111_out                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_677/grnYuv_U/system_v_tpg_0_0_tpgPatternSolidGrZio_rom_U/grp_tpgPatternSolidGreen_fu_677_ap_ready                                                                                                      |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_3[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_3[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_1[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_4                                                                                                                                                                                                            | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_0                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/icmp_ln738_reg_559_pp0_iter5_reg_reg[0]_1[0]                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/odata[0]_i_1__0_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/odata[0]_i_1__1_n_1                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_user_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_last_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ier9_out                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/icmp_ln949_reg_6060                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                 | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                                   | system_i/ch_0/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                                   | system_i/ch_1/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                 | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/intr_status_int[11]_i_1_n_0                                                                                                                                                                                                             | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                           | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                               |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                       | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                              | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/s_axis_video_tready                                                                                                                                                                                                    | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                          | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][14]_i_1_n_0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                               | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                  | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarArray_U/system_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_ce0                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/hBarSel_5_0[2]_i_2_n_1                                                                                                                                                                             | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                    | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                               | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                         |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                               | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                  | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                           | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                   |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_2790                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_279                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                     |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                               | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/hBarSel_4_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/start_for_v_vcres7jG_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/bPassThru_loc_c_U/mOutPtr[2]_i_1__2_n_1                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                    | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                                            |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                           | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgTartanBarArray_U/system_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/tpgTartanBarArray_ce0                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/start_for_v_vcres7jG_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/hBarSel_0                                                                                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel                                                                                                                                                                                            | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                           | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                 | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                            |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                         | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                      | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                              | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/hBarSel_4_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                      | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                          | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarArray_U/system_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_ce0                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgTartanBarArray_U/system_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/tpgTartanBarArray_ce0                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_2790                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_279                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel                                                                                                                                                                                            | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/start_once_reg_reg_0[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/hBarSel_0                                                                                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarArray_U/system_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_ce0                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                          | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/bPassThru_loc_c_U/mOutPtr[2]_i_1__2_n_1                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/hBarSel_5_0[2]_i_2_n_1                                                                                                                                                                             | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/hBarSel_5_0[2]_i_2_n_1                                                                                                                                                                             | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                      | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/hBarSel_4_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgTartanBarArray_U/system_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/tpgTartanBarArray_ce0                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/start_for_v_vcres7jG_U/mOutPtr[2]_i_1__0_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel                                                                                                                                                                                            | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/hBarSel_0                                                                                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/bPassThru_loc_c_U/mOutPtr[2]_i_1__2_n_1                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/hBarSel_4_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarArray_U/system_v_tpg_0_0_tpgPatternDPColorbkb_rom_U/DPtpgBarArray_ce0                                                                                                                      |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/vBarSel                                                                                                                                                                                            | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                         | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/hBarSel_0                                                                                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/icmp_ln1993_reg_9250                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/hBarSel_5_0[2]_i_2_n_1                                                                                                                                                                             | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_195                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgTartanBarArray_U/system_v_tpg_0_0_tpgPatternTartanCEe0_rom_U/tpgTartanBarArray_ce0                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_2790                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_279                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/icmp_ln1993_reg_9250                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                       | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/SS[0]                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/start_once_reg_reg_0[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/bPassThru_loc_c_U/mOutPtr[2]_i_1__2_n_1                                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r[3]_i_1_n_0                                                      | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/icmp_ln1993_reg_9250                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/start_once_reg_reg_0[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/start_once_reg_reg_0[0]                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                         | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                            |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/icmp_ln1993_reg_9250                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_2790                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/phi_ln1959_i_i_reg_279                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                       |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_5_reg_16080                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                    | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                               | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                           |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                        |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/rst_video_clk_wiz/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[11]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                       | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                          | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/rst_video_clk_wiz/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_4                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_0                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_1                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                    | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                                                                                          |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                                 | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                          | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                                         | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                    | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_686/redYuv_U/system_v_tpg_0_0_tpgPatternSolidRe0iy_rom_U/grp_tpgPatternSolidRed_fu_686_ap_ready                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                    | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                          |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[5]_i_1_n_0                                                                                                                                                                                            | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                           |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                              |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/rst_video_clk_wiz/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_4                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_1                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                        | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                                               |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_0                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                            | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                       | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_4                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                          | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_4                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_0                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_block_pp0_stage0_11001                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_4_reg_16230                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_0                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_668/bluYuv_U/system_v_tpg_0_0_tpgPatternSolidBlYie_rom_U/grp_tpgPatternSolidBlue_fu_668_ap_ready                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_6_reg_15930                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat_reg[0]_1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                                                 | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                                   | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_7                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                     | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                        | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                          | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_7                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                          | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                 | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                          | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_7                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_7                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                                     | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                         |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                4 |              5 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/col0                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                                      | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                      |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                                      | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_6                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                                      | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_6                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                               | system_i/vdma_ss/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/col0                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                6 |              6 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/rst_video_clk_wiz/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | system_i/vid_out_ss/rst_video_clk_wiz/U0/SEQ/seq_clr                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/rst_video_clk_wiz/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | system_i/ch_1/rst_video_clk_wiz/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/rst_video_clk_wiz/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                              | system_i/ch_0/rst_video_clk_wiz/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/rst_ps8_0_300M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_6                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_2851                                                                                                                                                      | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/yCount_V_4                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rdata[7]_i_1_n_1                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_6                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1276_reg_659                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                7 |              7 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_5                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1275_reg_653                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1276_reg_659                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                            |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                                               | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                            |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1276_reg_659                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1275_reg_653                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/line                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                6 |              7 |         1.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1275_reg_653                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                               |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1275_reg_653                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                      |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_5                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_5                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1276_reg_659                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                               |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1274_reg_646                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_5                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              7 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/trunc_ln2108_1_reg_9630                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/lshr_ln1371_1_reg_9580                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1288_2_reg_7020                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/bPassThru_1_loc_read_reg_596_reg[0]_1                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/trunc_ln1_reg_715[7]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/tmp_val_0_V_4_reg_720[7]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                               |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/tpgBackground_U0_ap_ready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/lshr_ln1371_1_reg_9580                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/filt_res1_0411_i_i_fu_178                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                              | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/bPassThru_loc_read_reg_769_reg[0]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                                      | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                              | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/bPassThru_1_loc_read_reg_596_reg[0]_1                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/trunc_ln2108_1_reg_9630                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/tmp_val_0_V_4_reg_720[7]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/trunc_ln1_reg_715[7]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_27                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tpgBackground_U0_ap_ready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_32                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_37                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/tpgBackground_U0_ap_ready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/trunc_ln2108_1_reg_9630                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/bPassThru_1_loc_read_reg_596_reg[0]_1                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_19                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_21                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_0_V_8_reg_9680                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/tmp_val_0_V_4_reg_720[7]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/bPassThru_loc_read_reg_769_reg[0]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/trunc_ln1_reg_715[7]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/lshr_ln1371_1_reg_9580                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_0_V_8_reg_9680                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/bPassThru_loc_read_reg_769_reg[0]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/filt_res1_0411_i_i_fu_178                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                   | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                     | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                               | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                             | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_28                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                          | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                                   | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                       | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2][0]                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |                7 |              8 |         1.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                     | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                              |                1 |              8 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                     | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0_0[0]                                                                                                                                                   | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_29                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/filt_res1_0411_i_i_fu_178                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1288_2_reg_7020                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/lshr_ln1371_1_reg_9580                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_0_V_8_reg_9680                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1292_1_reg_723[7]_i_1_n_1                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/bPassThru_loc_read_reg_769_reg[0]_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/trunc_ln2108_1_reg_9630                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                           |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]                    | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1292_1_reg_723[7]_i_1_n_1                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm1                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tpgBackground_U0_ap_ready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1292_1_reg_723[7]_i_1_n_1                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1288_2_reg_7020                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/select_ln1292_1_reg_723[7]_i_1_n_1                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/add_ln1288_2_reg_7020                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_0_V_8_reg_9680                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                           | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/call_ret13_tpgPatternVerticalHo_fu_656/call_ret13_tpgPatternVerticalHo_fu_656_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/call_ret16_tpgPatternDPColorRam_fu_633/call_ret16_tpgPatternDPColorRam_fu_633_ap_ready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/call_ret2_tpgPatternHorizontal_fu_726/call_ret2_tpgPatternHorizontal_fu_726_ap_ready                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/call_ret3_tpgPatternVerticalRa_fu_644/rampVal                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_39                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                             | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_20                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/filt_res1_0411_i_i_fu_178                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                   | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_11                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_13                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_34                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_18                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                  | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                               |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/trunc_ln1_reg_715[7]_i_1_n_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/tmp_val_0_V_4_reg_720[7]_i_1_n_1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/bPassThru_1_loc_read_reg_596_reg[0]_1                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]             | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                5 |              9 |         1.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_25                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                                                             |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                        |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | system_i/processer_ss/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                        |                2 |              9 |         4.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                                                  |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_1[0]             | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                   | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_35                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]             | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                5 |              9 |         1.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/line                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_5                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                      |                1 |              9 |         9.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                    |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                5 |              9 |         1.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                           |                5 |              9 |         1.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                7 |              9 |         1.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_flush_db2_reg_0[0]             | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                       |                2 |              9 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                   |                                                                                                                                                                                                                                                                                      |                1 |              9 |         9.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                       | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                       |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_16                                                                                                                                                                                                                |                7 |              9 |         1.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                4 |              9 |         2.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                           |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                       | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                       |                3 |              9 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_reg_16530                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_4                                                                                                                                                                                                                 |                8 |             10 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                5 |             10 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/xCount_V_0[9]_i_1_n_1                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                         | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                              |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/xCount_V_0[9]_i_1_n_1                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V[9]_i_2_n_1                                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                         | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                                        | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                                   |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/col0                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_10                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                6 |             10 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[0][0]                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_1[0]                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                             |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_6                                                                                                                                                                                                                 |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                         | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[1][0]                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_0[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                             |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0                                                                                                       | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                   |                5 |             10 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1[0]                                                                                 |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                                        | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                                        | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[2][0]                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg[0]                                                                                   |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                         | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                         |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                         | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                         |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                         | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                         |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                         |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/col0                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V[9]_i_2_n_1                                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/xCount_V_0[9]_i_1_n_1                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/ap_condition_222                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/xCount_V_0[9]_i_1_n_1                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_12_reg_14830                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                                         | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/SR[0]                                                                                                                                                                        |                2 |             10 |         5.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V[9]_i_2_n_1                                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V[9]_i_2_n_1                                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_546/yCount_V                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                        |                1 |             10 |        10.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_strb_reg_out_reg[3][0]                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db1_reg_2[0]                                                                                 |                4 |             10 |         2.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                        |                1 |             10 |        10.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_vBarSel_loc_2_reg_1952                                                                                                                                                        | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/yCount_V_3                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                          |                2 |             11 |         5.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                8 |             11 |         1.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                          |                2 |             11 |         5.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/xBar_V_0[10]_i_1_n_1                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                   |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                                                                                  | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                9 |             11 |         1.22 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_15                                                                                                                                                                                                                |                9 |             11 |         1.22 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                           |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                8 |             11 |         1.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                                                                                  | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                                                          |                3 |             11 |         3.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             11 |         1.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15430                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             11 |         2.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/xBar_V_0[10]_i_1_n_1                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/xBar_V_0[10]_i_1_n_1                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/ap_phi_reg_pp0_iter2_hBarSel_4_0_loc_0_reg_186[2]_i_1_n_1                                                                                                                                           | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/xBar_V_0[10]_i_1_n_1                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                                                                                  | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                6 |             11 |         1.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                      |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch[0]_i_2_n_1                                                                                                                                                                                  | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/vHatch0                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_703_pp0_iter1_reg[11]_i_1_n_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                   | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                                                                                           | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               11 |             12 |         1.09 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_7030                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_703_pp0_iter1_reg[11]_i_1_n_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_703_pp0_iter1_reg[11]_i_1_n_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_7030                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                   | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                        | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                              | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                9 |             12 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_7030                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                                                                                           | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                     | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                         | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_2_reg_16380                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             12 |         1.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_8                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_703_pp0_iter1_reg[11]_i_1_n_1                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                1 |             12 |        12.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_7030                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_1                                                                                                                                                                                                       | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                                                                                           | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                         | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/grp_tpgPatternDPColorSqu_fu_501_ap_ready                                                                                                                                                           | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_0_reg_300                                                                                                                                                           |                3 |             12 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                7 |             13 |         1.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_7                                                                                                                                                                                                                 |                8 |             13 |         1.62 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |                7 |             13 |         1.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                6 |             13 |         2.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                7 |             13 |         1.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                4 |             13 |         3.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                8 |             13 |         1.62 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                7 |             13 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                           | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                        |                3 |             13 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                    | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                    |                3 |             13 |         4.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             13 |         1.62 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                6 |             13 |         2.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                           | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |                5 |             13 |         2.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                6 |             13 |         2.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_condition_213                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/ap_phi_reg_pp0_iter2_hBarSel_0_loc_0_reg_210                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[12]_i_1_n_0                                                                                                                                                                                                          |                3 |             13 |         4.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                            | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/icmp_ln1983_reg_9100                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             14 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                5 |             14 |         2.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                3 |             14 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/icmp_ln1983_reg_9100                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/icmp_ln1983_reg_9100                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             14 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                      |                1 |             14 |        14.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                            | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg_0[0]                                                                                                                                                                     |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         |                                                                                                                                                                                                                                                                                      |                1 |             14 |        14.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                      |                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                      |                2 |             14 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/prmry_resetn_i_reg_0[0]                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/icmp_ln1983_reg_9100                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                5 |             14 |         2.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_1                                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                9 |             14 |         1.56 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_36                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y433_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y433_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |               10 |             15 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/x_0_i_i_reg_3230                                                                                                                                                                                                              | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |             15 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/y_0_i_i_reg_315                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/x_0_i_i_reg_3230                                                                                                                                                                                                              | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/x_0_i_i_reg_3230                                                                                                                                                                                                              | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/y_0_i_i_reg_315                                                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/out_x_reg_3260                                                                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/out_x_reg_326[14]_i_1_n_1                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_passthrough_mon_0/inst/line                                                                                                                                                                                                                                 | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/x_0_i_i_reg_3230                                                                                                                                                                                                              | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                            |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y433_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_CS_fsm_state10                                                                                                                                                                                                             | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/out_y_reg_312                                                                                                                                                                                                                       |                1 |             15 |        15.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/y_0_i_i_reg_315                                                                                                                                                                                                                     |                2 |             15 |         7.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_CS_fsm_state10                                                                                                                                                                                                             | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/out_y_reg_312                                                                                                                                                                                                                       |                1 |             15 |        15.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/tpgBarSelYuv_y_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                                    |                4 |             15 |         3.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/out_x_reg_3260                                                                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/out_x_reg_326[14]_i_1_n_1                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/out_x_reg_3260                                                                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/out_x_reg_326[14]_i_1_n_1                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_579/tpgBarSelYuv_y433_U/system_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                               |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_CS_fsm_state10                                                                                                                                                                                                             | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/out_y_reg_312                                                                                                                                                                                                                       |                2 |             15 |         7.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_CS_fsm_state10                                                                                                                                                                                                             | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/out_y_reg_312                                                                                                                                                                                                                       |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             15 |         2.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/out_x_reg_3260                                                                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/out_x_reg_326[14]_i_1_n_1                                                                                                                                                                                                           |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_CS_fsm_state9                                                                                                                                                                                                              | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/y_0_i_i_reg_315                                                                                                                                                                                                                     |                3 |             15 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_1[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |               10 |             15 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_33                                                                                                                                                                                                                |                8 |             15 |         1.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/icmp_ln2216_reg_674_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/tmp_val_1_V_5_reg_7250                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/internal_full_n_reg[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                  | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                          | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_field_id[15]_i_1_n_1                                                                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                            | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_12                                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_1                                                                                                                                                                                               | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                  | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/x_reg_5630                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                             | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/x_reg_5630                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_1_V_9_reg_9480                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_1_V_fu_1860                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                                                                                                                       | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/x_reg_14330                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                                                                                                                                  | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                            | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/internal_full_n_reg[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/tmp_val_1_V_5_reg_7250                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/icmp_ln2216_reg_674_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                                                                                                                                  | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/x_reg_14330                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                                                                                                                       | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                                                                                                                                  | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                                                                                                                       | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/x_reg_14330                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                             | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                          | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                  | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/x_reg_5630                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                            | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_1                                                                                                                                                                                                            | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_1                                                                                                                                                                                                           | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_14                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                             | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_1_V_fu_1860                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_1_V_9_reg_9480                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/x_reg_14330                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/x_0_reg_4290                                                                                                                                                                                                                       | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_enable_reg_pp0_iter00                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state15                                                                                                                                                                                                                  | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/y_0_reg_417                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                            | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/SR[0]                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                          | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/x_reg_5630                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/col0                                                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/line                                                                                                                                                                                                                              | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_9                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                             | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                                 | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                                           | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_1_V_fu_1860                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state10                                                                                                                                                                                                                  | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/y_0_reg_259                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/tmp_val_1_V_9_reg_9480                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_1_V_fu_1860                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/internal_full_n_reg[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/tmp_val_1_V_9_reg_9480                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/tmp_val_1_V_5_reg_7250                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/icmp_ln2216_reg_674_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                   | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                   | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_U/system_v_tpg_0_0_v_vcresampler_cor3i2_ram_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                9 |             16 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              |                                                                                                                                                                                                                                                                                      |                1 |             16 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_1                                                                                                                                                                                                        | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                              | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                   | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                   | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_1                                                                                                                                                                                                    | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_23                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_264/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_NS_fsm1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter0_reg_0[0]                                                                                                                                          | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/clear                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_passthrough_mon_0/inst/col_cnt[15]_i_1_n_0                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_passthrough_mon_0/inst/line_cnt[15]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/AXI_LITE_REG_0/inst/AXI_LITE_REG_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_38                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_passthrough_mon_0/inst/col_cnt[15]_i_1_n_0                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_passthrough_mon_0/inst/line_cnt[15]_i_1_n_0                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axis_passthrough_mon_0/inst/col_cnt[15]_i_1_n_0                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axis_passthrough_mon_0/inst/line_cnt[15]_i_1_n_0                                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/icmp_ln2216_reg_674_reg[0]_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/tmp_val_1_V_5_reg_7250                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               10 |             16 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/internal_full_n_reg[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr_reg[4]_0[0]                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                7 |             17 |         2.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_vcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                6 |             17 |         2.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_30                                                                                                                                                                                                                |                9 |             17 |         1.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_vcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |               10 |             17 |         1.70 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               11 |             17 |         1.55 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_vcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_vcresampler_core_U0/ap_NS_fsm1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                3 |             17 |         5.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |                9 |             17 |         1.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                4 |             17 |         4.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[0]_2[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                5 |             17 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                           | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |                9 |             17 |         1.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_17                                                                                                                                                                                                                |               13 |             18 |         1.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]_0                                                                                                                                                                 |                4 |             18 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]_0                                                                                                                                                                 |                6 |             18 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                    | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                 |                6 |             18 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_22                                                                                                                                                                                                                |                9 |             18 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]_0                                                                                                                                                                 |                5 |             18 |         3.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                6 |             18 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_1_reg_5890                                                                                                                                                                                                          | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_379/icmp_ln738_reg_559_pp0_iter2_reg_reg[0]_0                                                                                                                                                                 |                3 |             18 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_31                                                                                                                                                                                                                |                9 |             19 |         2.11 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                      |                2 |             19 |         9.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                |                                                                                                                                                                                                                                                                                      |                2 |             19 |         9.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                6 |             20 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                7 |             20 |         2.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |                7 |             20 |         2.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                7 |             20 |         2.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                          | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                7 |             20 |         2.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6]                    | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               10 |             20 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]       |                6 |             20 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                          | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                5 |             20 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                          |                                                                                                                                                                                                                                                                                      |                2 |             20 |        10.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                           | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                    |                5 |             21 |         4.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               12 |             21 |         1.75 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                         | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                4 |             21 |         5.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                   | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                     |                7 |             21 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                  | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                7 |             21 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                           | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                    |                4 |             21 |         5.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                    | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               14 |             21 |         1.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]         | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                6 |             21 |         3.50 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                         | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                5 |             21 |         4.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                3 |             22 |         7.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             22 |         3.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             22 |         3.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                             | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                6 |             22 |         3.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               17 |             22 |         1.29 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             22 |         1.16 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                             | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                   |                5 |             22 |         4.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             22 |         3.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                      | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                    |                8 |             22 |         2.75 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             22 |         1.47 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                            | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                          |                7 |             22 |         3.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axis_passthrough_mon_0/inst/freq_sec_flag                                                                                                                                                                                                                     | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_26                                                                                                                                                                                                                |                4 |             23 |         5.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |               13 |             23 |         1.77 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                      |                2 |             23 |        11.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                      |                2 |             23 |        11.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               12 |             23 |         1.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                            | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_condition_330                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_1                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_reg_5680                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14530                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                     |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_condition_330                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_1                                                                                                                                                                                   |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_condition_330                                                                                                                                                                                                                   | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_1                                                                                                                                                                                   |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_5_reg_3300                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_5_reg_3300                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6040                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/tmp_val_0_V_reg_5680                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_V_val_0_V_read                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               18 |             24 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 |                                                                                                                                                                                                                                                                                      |               15 |             24 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_V_val_0_V_read                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               18 |             24 |         1.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                            | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_V_val_0_V_read                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6040                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_6190                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 |                                                                                                                                                                                                                                                                                      |               17 |             24 |         1.41 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_reg_5680                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_condition_330                                                                                                                                                                                                                   | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter2_outpix_val_0_V_reg_307[7]_i_1_n_1                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_V_val_0_V_read                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter4_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter5_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/tmp_val_0_V_reg_5680                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_5_reg_3300                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6040                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                     |                                                                                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14530                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                9 |             24 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             24 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14530                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/intpix_val_0_V_2_reg_6040                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter6_tmp_val_0_V_5_reg_3300                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/ap_phi_reg_pp0_iter3_intpix_val_V_2_0_reg_2830                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[4]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               14 |             24 |         1.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId_reg[1]_0[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                           |                8 |             24 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                             | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_15_reg_14530                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                 |                                                                                                                                                                                                                                                                                      |               18 |             24 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                      |                2 |             24 |        12.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                 |                                                                                                                                                                                                                                                                                      |               15 |             24 |         1.60 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                      | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                            | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                        | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               17 |             25 |         1.47 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                             | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               21 |             25 |         1.19 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata[23]_i_1_n_1                                                                                                                                                         | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_2                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                7 |             25 |         3.57 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                              | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               20 |             25 |         1.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                        | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               20 |             25 |         1.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                5 |             25 |         5.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                             | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               20 |             25 |         1.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               17 |             25 |         1.47 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                       | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               17 |             25 |         1.47 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                5 |             25 |         5.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                       | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               19 |             25 |         1.32 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               17 |             25 |         1.47 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               14 |             25 |         1.79 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                                           |                7 |             25 |         3.57 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                              | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                          | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               14 |             25 |         1.79 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             25 |         1.32 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               20 |             25 |         1.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                              | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                        |                8 |             25 |         3.12 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                              | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               20 |             25 |         1.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                        | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               12 |             25 |         2.08 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               14 |             25 |         1.79 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               17 |             25 |         1.47 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               20 |             25 |         1.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                                              | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                                             | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                                             | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               16 |             25 |         1.56 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                                              | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                                              | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               17 |             25 |         1.47 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               15 |             25 |         1.67 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             25 |         1.39 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               21 |             25 |         1.19 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             25 |         1.92 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                    | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             26 |         1.37 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                8 |             26 |         3.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               18 |             26 |         1.44 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               19 |             26 |         1.37 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             26 |         1.73 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             26 |         2.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                      |                                                                                                                                                                                                                                                                                      |               22 |             26 |         1.18 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                    | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             26 |         4.33 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               17 |             26 |         1.53 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_612/grp_reg_ap_uint_10_s_fu_192/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               11 |             26 |         2.36 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                              | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               15 |             26 |         1.73 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               14 |             26 |         1.86 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               16 |             26 |         1.62 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                               | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               13 |             26 |         2.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                               | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                         | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               12 |             26 |         2.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                 |                                                                                                                                                                                                                                                                                      |               21 |             27 |         1.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                 |                                                                                                                                                                                                                                                                                      |               16 |             27 |         1.69 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_tready_i_axis_dw_conv                                             |                                                                                                                                                                                                                                                                                      |               12 |             28 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/s_axis_s2mm_tready_i_axis_dw_conv                                             |                                                                                                                                                                                                                                                                                      |               13 |             28 |         2.15 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_501/DPtpgBarSelYuv_709_y_U/system_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             28 |         5.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_24                                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axis_passthrough_mon_0/inst/freq_sec_cnt[0]_i_1_n_0                                                                                                                                                                                                                 |                4 |             29 |         7.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_passthrough_mon_0/inst/freq_sec_cnt[0]_i_1_n_0                                                                                                                                                                                                                    |                4 |             29 |         7.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                    | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                4 |             29 |         7.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                        | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                    | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                5 |             29 |         5.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_passthrough_mon_0/inst/freq_sec_cnt[0]_i_1_n_0                                                                                                                                                                                                                    |                4 |             29 |         7.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                                        | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axis_fifo_ainit_nosync                                                                                                                                                                                      |                4 |             29 |         7.25 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                6 |             30 |         5.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                               | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                6 |             30 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                              | system_i/ch_0/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                8 |             31 |         3.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                             | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                                                          |                8 |             31 |         3.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                              | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |               11 |             31 |         2.82 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                                             | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                                                                          |               12 |             31 |         2.58 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                              | system_i/ch_1/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                 |                8 |             31 |         3.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                                 | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               13 |             31 |         2.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                        | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                           |                9 |             31 |         3.44 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s0                                                                                                                                                                                                  | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s[31]_i_1_n_1                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |                7 |             32 |         4.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                         | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |               10 |             32 |         3.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                                        | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               24 |             32 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               25 |             32 |         1.28 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               23 |             32 |         1.39 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                           | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                                        | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               23 |             32 |         1.39 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                                        | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/grp_tpgPatternBox_fu_352_ap_ready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord[15]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                   | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord[15]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/grp_tpgPatternBox_fu_352_ap_ready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                                      | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               24 |             32 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                         | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel                                                                                                                                                                                                                              | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/count                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/or_ln1249_reg_6390                                                                                                                                                                                                               | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/select_ln1249_reg_644                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s0                                                                                                                                                                                                  | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s[31]_i_1_n_1                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                               | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_1/axis_passthrough_mon_0/inst/fps_cnt[31]_i_1_n_0                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/sel                                                                                                                                                                                                                              | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/count                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                               | system_i/ch_1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                                 | system_i/ch_1/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                        |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                         | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               19 |             32 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                    |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s0                                                                                                                                                                                                  | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s[31]_i_1_n_1                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                              | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                             | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               18 |             32 |         1.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               23 |             32 |         1.39 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                             | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               24 |             32 |         1.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/grp_tpgPatternBox_fu_352_ap_ready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord[15]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_481/zonePlateVAddr                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                  |                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                              |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/or_ln1249_reg_6390                                                                                                                                                                                                               | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/select_ln1249_reg_644                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/or_ln1249_reg_6390                                                                                                                                                                                                               | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/select_ln1249_reg_644                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_eq_0_reg[0]                                                                               | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                  |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s0                                                                                                                                                                                                  | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/s[31]_i_1_n_1                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/boxHCoord[15]_i_1_n_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/ch_0/axis_passthrough_mon_0/inst/fps_cnt[31]_i_1_n_0                                                                                                                                                                                                                        |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                                        | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/grp_tpgPatternBox_fu_352_ap_ready                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/ap_phi_reg_pp0_iter2_boxLeft_reg_172[15]_i_1_n_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/or_ln1249_reg_6390                                                                                                                                                                                                               | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/select_ln1249_reg_644                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel                                                                                                                                                                                                                              | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/count                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                                               | system_i/ch_0/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/axis_switch_0/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                                                 | system_i/ch_0/axis_switch_0/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/sel                                                                                                                                                                                                                              | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_441/count                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axis_passthrough_mon_0/inst/fps_cnt[31]_i_1_n_0                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                             | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               16 |             32 |         2.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                |               14 |             33 |         2.36 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                            | system_i/vid_out_ss/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |               11 |             33 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |               13 |             33 |         2.54 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/call_ret15_tpgPRBS_fu_713/call_ret15_tpgPRBS_fu_713_ap_ready                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |               14 |             33 |         2.36 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |                9 |             33 |         3.67 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               11 |             34 |         3.09 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                          |               10 |             34 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                    |                                                                                                                                                                                                                                                                                      |               19 |             34 |         1.79 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                         | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                  |               12 |             35 |         2.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               12 |             35 |         2.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |               12 |             35 |         2.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             35 |         1.94 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             35 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                              | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                4 |             35 |         8.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                                              | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                   |                4 |             35 |         8.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             35 |         2.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | system_i/processer_ss/ps8_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                7 |             36 |         5.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                       |                9 |             36 |         4.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                          | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]_0[0]               |                5 |             36 |         7.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                      |               26 |             37 |         1.42 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                                       |                                                                                                                                                                                                                                                                                      |               32 |             37 |         1.16 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               18 |             38 |         2.11 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                         | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                           |                5 |             38 |         7.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                   |                                                                                                                                                                                                                                                                                      |               12 |             38 |         3.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               16 |             38 |         2.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               14 |             38 |         2.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                5 |             38 |         7.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             38 |         2.53 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                               | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                               |                5 |             38 |         7.60 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                            | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               15 |             38 |         2.53 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                          | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               16 |             38 |         2.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                          | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               18 |             38 |         2.11 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                            | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               14 |             38 |         2.71 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             42 |         5.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               16 |             42 |         2.62 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               14 |             42 |         3.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               10 |             42 |         4.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               20 |             42 |         2.10 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                                      |                3 |             42 |        14.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                                      |                3 |             43 |        14.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                      |                3 |             43 |        14.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                6 |             43 |         7.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                9 |             43 |         4.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             43 |         4.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             43 |         7.17 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                             |                                                                                                                                                                                                                                                                                      |                3 |             43 |        14.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             43 |         6.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             43 |         6.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                9 |             44 |         4.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                7 |             44 |         6.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                9 |             44 |         4.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                9 |             44 |         4.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                7 |             44 |         6.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                       | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                         |                5 |             44 |         8.80 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                     | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                5 |             45 |         9.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                5 |             46 |         9.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_3                                                                                                                                                                                                                 |               27 |             46 |         1.70 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                         | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                         |                5 |             46 |         9.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               11 |             48 |         4.36 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                       | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |                7 |             48 |         6.86 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                   | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               11 |             48 |         4.36 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                            | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg                                                                                                                                                                     |               11 |             49 |         4.45 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             49 |         5.44 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_258/ap_CS_fsm_reg[1]_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                8 |             49 |         6.12 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                                        | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                            |                8 |             50 |         6.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             50 |        12.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                  |                                                                                                                                                                                                                                                                                      |                4 |             50 |        12.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                               |                9 |             50 |         5.56 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             50 |         6.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                               |                7 |             50 |         7.14 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                          |                                                                                                                                                                                                                                                                                      |                4 |             51 |        12.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               10 |             51 |         5.10 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               12 |             51 |         4.25 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                                      |               10 |             52 |         5.20 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                    |                                                                                                                                                                                                                                                                                      |                8 |             52 |         6.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                      |                8 |             52 |         6.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             52 |         5.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               16 |             54 |         3.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN_1                                                                                                                                                                                                                 |               25 |             54 |         2.16 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             54 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                9 |             54 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             54 |         6.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                8 |             54 |         6.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               12 |             54 |         4.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                 |               16 |             54 |         3.38 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/processer_ss/rst_ps8_0_300M/U0/peripheral_aresetn[0]_repN                                                                                                                                                                                                                   |               39 |             62 |         1.59 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               16 |             63 |         3.94 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               19 |             63 |         3.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                          |                                                                                                                                                                                                                                                                                      |               16 |             63 |         3.94 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/processer_ss/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                            |                                                                                                                                                                                                                                                                                      |               19 |             63 |         3.32 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/v_hcresampler_core_U0/pixbuf_cb_0_val_0_s_fu_2180                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               11 |             64 |         5.82 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/v_hcresampler_core_U0/pixbuf_cb_0_val_0_s_fu_2180                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               12 |             64 |         5.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/v_hcresampler_core_U0/pixbuf_cb_0_val_0_s_fu_2180                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               15 |             64 |         4.27 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/v_hcresampler_core_U0/pixbuf_cb_0_val_0_s_fu_2180                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |               10 |             64 |         6.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               23 |             68 |         2.96 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               25 |             68 |         2.72 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             70 |         8.75 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |               10 |             77 |         7.70 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                     |               13 |             81 |         6.23 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                     |               14 |             81 |         5.79 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[2]_0                                                                                                                                     |               12 |             83 |         6.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                9 |             89 |         9.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                8 |             89 |        11.12 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                               |                9 |             89 |         9.89 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                             |                                                                                                                                                                                                                                                                                      |                6 |             96 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                      |                                                                                                                                                                                                                                                                                      |               29 |             98 |         3.38 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               60 |            101 |         1.68 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               62 |            101 |         1.63 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               60 |            101 |         1.68 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                   |                                                                                                                                                                                                                                                                                      |               37 |            109 |         2.95 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                   |                                                                                                                                                                                                                                                                                      |               36 |            109 |         3.03 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          |                                                                                                                                                                                                                                                                                      |               30 |            112 |         3.73 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          |                                                                                                                                                                                                                                                                                      |               36 |            112 |         3.11 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          |                                                                                                                                                                                                                                                                                      |               32 |            112 |         3.50 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_472/v_tpg_mac_muladd_Aem_U42/system_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/CEP                                                                                                                          |                                                                                                                                                                                                                                                                                      |               37 |            112 |         3.03 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               32 |            115 |         3.59 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               26 |            115 |         4.42 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               24 |            115 |         4.79 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgBackground_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               27 |            115 |         4.26 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_0/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                           |               26 |            127 |         4.88 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                          | system_i/ch_1/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                           |               24 |            127 |         5.29 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               33 |            128 |         3.88 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               26 |            128 |         4.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               26 |            128 |         4.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               36 |            128 |         3.56 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1184]_i_2_n_0                                                                                                                                                                                 | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1184]_i_1_n_0                                                                                                                                                                                       |               39 |            130 |         3.33 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               27 |            131 |         4.85 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               27 |            131 |         4.85 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               40 |            131 |         3.28 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               12 |            137 |        11.42 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | system_i/vdma_ss/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               40 |            141 |         3.53 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                  | system_i/vdma_ss/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                           |               37 |            141 |         3.81 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_2/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                      | system_i/vdma_ss/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                                                           |               42 |            141 |         3.36 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               13 |            144 |        11.08 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               26 |            145 |         5.58 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               37 |            145 |         3.92 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               26 |            145 |         5.58 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               21 |            145 |         6.90 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               21 |            145 |         6.90 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               36 |            145 |         4.03 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               32 |            151 |         4.72 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               14 |            151 |        10.79 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               32 |            151 |         4.72 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                               | system_i/vdma_ss/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               32 |            151 |         4.72 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                   | system_i/vdma_ss/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                      |               33 |            151 |         4.58 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                    | system_i/vid_out_ss/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[12]_i_1_n_0                                                                                                                                                                                                     |               32 |            153 |         4.78 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               15 |            154 |        10.27 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                |               15 |            154 |        10.27 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                            | system_i/ch_1/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               52 |            155 |         2.98 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                            | system_i/ch_0/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                         |               46 |            155 |         3.37 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |               10 |            160 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |            176 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |            176 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               36 |            180 |         5.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_1/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               53 |            180 |         3.40 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               46 |            180 |         3.91 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/ch_0/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_352/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               51 |            180 |         3.53 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][28]                                                                                                                                                                                                      | system_i/vid_out_ss/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                   |               59 |            182 |         3.08 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               64 |            191 |         2.98 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |            192 |        16.00 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                | system_i/vdma_ss/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |            192 |        16.00 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |              263 |           1074 |         4.08 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |              267 |           1137 |         4.26 |
|  system_i/vid_out_ss/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |              260 |           1137 |         4.37 |
|  system_i/processer_ss/zynq_ultra_ps_e_0/inst/pl_clk0                |                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |              986 |           3102 |         3.15 |
+----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


