/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --output simple_testcase_one_DSP_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map simple_testcase_one_DSP.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack simple_testcase_one_DSP_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/config.json
