{
  "design": {
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "segments": {
              "SEG_Zynq_0_reg0": {
                "address_block": "/Zynq_0/saxi/reg0",
                "offset": "0x43C00000",
                "range": "4K"
              },
              "SEG_extmemmap_0_reg0": {
                "address_block": "/extmemmap_0/saxi/reg0",
                "offset": "0x43C20000",
                "range": "128K"
              }
            },
            "width": "32"
          }
        }
      }
    },
    "components": {
      "SyncReset_0": {
        "ports": {
          "CLOCK": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "myboard_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            },
            "type": "clk"
          },
          "RESET_N": {
            "direction": "I",
            "type": "rst"
          },
          "SYNCRES_N": {
            "direction": "O"
          }
        },
        "reference_info": {
          "boundary_crc": "0x0",
          "ref_name": "SyncReset",
          "ref_type": "hdl"
        },
        "vlnv": "xilinx.com:module_ref:SyncReset:1.0",
        "xci_name": "myboard_SyncReset_0_0"
      },
      "Zynq_0": {
        "interface_ports": {
          "saxi": {
            "memory_map_ref": "saxi",
            "mode": "Slave",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "12",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "myboard_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "ARADDR": {
                "direction": "I",
                "left": "11",
                "physical_name": "saxi_ARADDR",
                "right": "0"
              },
              "ARREADY": {
                "direction": "O",
                "physical_name": "saxi_ARREADY"
              },
              "ARVALID": {
                "direction": "I",
                "physical_name": "saxi_ARVALID"
              },
              "AWADDR": {
                "direction": "I",
                "left": "11",
                "physical_name": "saxi_AWADDR",
                "right": "0"
              },
              "AWREADY": {
                "direction": "O",
                "physical_name": "saxi_AWREADY"
              },
              "AWVALID": {
                "direction": "I",
                "physical_name": "saxi_AWVALID"
              },
              "BREADY": {
                "direction": "I",
                "physical_name": "saxi_BREADY"
              },
              "BRESP": {
                "direction": "O",
                "left": "1",
                "physical_name": "saxi_BRESP",
                "right": "0"
              },
              "BVALID": {
                "direction": "O",
                "physical_name": "saxi_BVALID"
              },
              "RDATA": {
                "direction": "O",
                "left": "31",
                "physical_name": "saxi_RDATA",
                "right": "0"
              },
              "RREADY": {
                "direction": "I",
                "physical_name": "saxi_RREADY"
              },
              "RRESP": {
                "direction": "O",
                "left": "1",
                "physical_name": "saxi_RRESP",
                "right": "0"
              },
              "RVALID": {
                "direction": "O",
                "physical_name": "saxi_RVALID"
              },
              "WDATA": {
                "direction": "I",
                "left": "31",
                "physical_name": "saxi_WDATA",
                "right": "0"
              },
              "WREADY": {
                "direction": "O",
                "physical_name": "saxi_WREADY"
              },
              "WVALID": {
                "direction": "I",
                "physical_name": "saxi_WVALID"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLOCK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "saxi",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "myboard_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            },
            "type": "clk"
          },
          "LEDoutB": {
            "direction": "O"
          },
          "LEDoutG": {
            "direction": "O"
          },
          "LEDoutR": {
            "direction": "O"
          },
          "RESET_N": {
            "direction": "I",
            "type": "rst"
          },
          "bDMABUSA": {
            "direction": "IO"
          },
          "bDMABUSB": {
            "direction": "IO"
          },
          "bDMABUSC": {
            "direction": "IO"
          },
          "bDMABUSD": {
            "direction": "IO"
          },
          "bDMABUSE": {
            "direction": "IO"
          },
          "bDMABUSF": {
            "direction": "IO"
          },
          "bDMABUSH": {
            "direction": "IO"
          },
          "bDMABUSJ": {
            "direction": "IO"
          },
          "bDMABUSK": {
            "direction": "IO"
          },
          "bDMABUSL": {
            "direction": "IO"
          },
          "bDMABUSM": {
            "direction": "IO"
          },
          "bDMABUSN": {
            "direction": "IO"
          },
          "bMEMBUSA": {
            "direction": "IO"
          },
          "bMEMBUSB": {
            "direction": "IO"
          },
          "bMEMBUSC": {
            "direction": "IO"
          },
          "bMEMBUSD": {
            "direction": "IO"
          },
          "bMEMBUSE": {
            "direction": "IO"
          },
          "bMEMBUSF": {
            "direction": "IO"
          },
          "bMEMBUSH": {
            "direction": "IO"
          },
          "bMEMBUSJ": {
            "direction": "IO"
          },
          "bMEMBUSK": {
            "direction": "IO"
          },
          "bMEMBUSL": {
            "direction": "IO"
          },
          "bMEMBUSM": {
            "direction": "IO"
          },
          "bMEMBUSN": {
            "direction": "IO"
          },
          "bPIOBUSA": {
            "direction": "IO"
          },
          "bPIOBUSB": {
            "direction": "IO"
          },
          "bPIOBUSC": {
            "direction": "IO"
          },
          "bPIOBUSD": {
            "direction": "IO"
          },
          "bPIOBUSE": {
            "direction": "IO"
          },
          "bPIOBUSF": {
            "direction": "IO"
          },
          "bPIOBUSH": {
            "direction": "IO"
          },
          "bPIOBUSJ": {
            "direction": "IO"
          },
          "bPIOBUSK": {
            "direction": "IO"
          },
          "bPIOBUSL": {
            "direction": "IO"
          },
          "bPIOBUSM": {
            "direction": "IO"
          },
          "bPIOBUSN": {
            "direction": "IO"
          },
          "i3CYCLE": {
            "direction": "O"
          },
          "iAC_CLEAR": {
            "direction": "O"
          },
          "iBEMA": {
            "direction": "O"
          },
          "iBRK_RQST": {
            "direction": "O"
          },
          "iEMA": {
            "direction": "O"
          },
          "iEXTDMAADD_12": {
            "direction": "O"
          },
          "iINT_INHIBIT": {
            "direction": "O"
          },
          "iINT_RQST": {
            "direction": "O"
          },
          "iIO_SKIP": {
            "direction": "O"
          },
          "i_B36V1": {
            "direction": "O"
          },
          "i_CA_INCRMNT": {
            "direction": "O"
          },
          "i_D36B2": {
            "direction": "O"
          },
          "i_DATA_IN": {
            "direction": "O"
          },
          "i_EA": {
            "direction": "O"
          },
          "i_MEMDONE": {
            "direction": "O"
          },
          "i_MEMINCR": {
            "direction": "O"
          },
          "i_MEM_07": {
            "direction": "O"
          },
          "i_STROBE": {
            "direction": "O"
          },
          "oBIOP1": {
            "direction": "I"
          },
          "oBIOP2": {
            "direction": "I"
          },
          "oBIOP4": {
            "direction": "I"
          },
          "oBTP2": {
            "direction": "I"
          },
          "oBTP3": {
            "direction": "I"
          },
          "oBTS_1": {
            "direction": "I"
          },
          "oBTS_3": {
            "direction": "I"
          },
          "oBUSINIT": {
            "direction": "I"
          },
          "oB_RUN": {
            "direction": "I"
          },
          "oC36B2": {
            "direction": "I"
          },
          "oD35B2": {
            "direction": "I"
          },
          "oE_SET_F_SET": {
            "direction": "I"
          },
          "oJMP_JMS": {
            "direction": "I"
          },
          "oLINE_LOW": {
            "direction": "I"
          },
          "oMEMSTART": {
            "direction": "I"
          },
          "o_ADDR_ACCEPT": {
            "direction": "I"
          },
          "o_BF_ENABLE": {
            "direction": "I"
          },
          "o_BWC_OVERFLOW": {
            "direction": "I"
          },
          "o_B_BREAK": {
            "direction": "I"
          },
          "o_DF_ENABLE": {
            "direction": "I"
          },
          "o_KEY_CLEAR": {
            "direction": "I"
          },
          "o_KEY_DF": {
            "direction": "I"
          },
          "o_KEY_IF": {
            "direction": "I"
          },
          "o_KEY_LOAD": {
            "direction": "I"
          },
          "o_LOAD_SF": {
            "direction": "I"
          },
          "o_SP_CYC_NEXT": {
            "direction": "I"
          },
          "r_BAC": {
            "direction": "O"
          },
          "r_BMB": {
            "direction": "O"
          },
          "r_MA": {
            "direction": "O"
          },
          "vidaddra": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "vidaddrb": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "viddataa": {
            "direction": "O",
            "left": "21",
            "right": "0"
          },
          "viddatab": {
            "direction": "I",
            "left": "21",
            "right": "0"
          },
          "videnaba": {
            "direction": "O"
          },
          "videnabb": {
            "direction": "O"
          },
          "vidwrena": {
            "direction": "O"
          },
          "x_DMAADDR": {
            "direction": "O"
          },
          "x_DMADATA": {
            "direction": "O"
          },
          "x_INPUTBUS": {
            "direction": "O"
          },
          "x_MEM": {
            "direction": "O"
          },
          "xbraddr": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "xbrenab": {
            "direction": "O"
          },
          "xbrrdat": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "xbrwdat": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "xbrwena": {
            "direction": "O"
          }
        },
        "reference_info": {
          "boundary_crc": "0x0",
          "ref_name": "Zynq",
          "ref_type": "hdl"
        },
        "vlnv": "xilinx.com:module_ref:Zynq:1.0",
        "xci_name": "myboard_Zynq_0_0"
      },
      "axi_interconnect_1": {
        "components": {
          "m00_couplers": {
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                },
                "type": "clk"
              },
              "M_ARESETN": {
                "direction": "I",
                "type": "rst"
              },
              "S_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                },
                "type": "clk"
              },
              "S_ARESETN": {
                "direction": "I",
                "type": "rst"
              }
            }
          },
          "m01_couplers": {
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                },
                "type": "clk"
              },
              "M_ARESETN": {
                "direction": "I",
                "type": "rst"
              },
              "S_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                },
                "type": "clk"
              },
              "S_ARESETN": {
                "direction": "I",
                "type": "rst"
              }
            }
          },
          "s00_couplers": {
            "components": {
              "auto_pc": {
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "myboard_auto_pc_0"
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            },
            "ports": {
              "M_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                },
                "type": "clk"
              },
              "M_ARESETN": {
                "direction": "I",
                "type": "rst"
              },
              "S_ACLK": {
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                },
                "type": "clk"
              },
              "S_ARESETN": {
                "direction": "I",
                "type": "rst"
              }
            }
          },
          "xbar": {
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "myboard_xbar_0"
          }
        },
        "interface_nets": {
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "nets": {
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        },
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "ports": {
          "ACLK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            },
            "type": "clk"
          },
          "ARESETN": {
            "direction": "I",
            "type": "rst"
          },
          "M00_ACLK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            },
            "type": "clk"
          },
          "M00_ARESETN": {
            "direction": "I",
            "type": "rst"
          },
          "M01_ACLK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            },
            "type": "clk"
          },
          "M01_ARESETN": {
            "direction": "I",
            "type": "rst"
          },
          "S00_ACLK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            },
            "type": "clk"
          },
          "S00_ARESETN": {
            "direction": "I",
            "type": "rst"
          }
        },
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "myboard_axi_interconnect_1_0"
      },
      "blk_mem_gen_0": {
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Use_ENA_Pin"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "12"
          },
          "Read_Width_B": {
            "value": "12"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "Write_Width_B": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        },
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "myboard_blk_mem_gen_0_0"
      },
      "blk_mem_gen_1": {
        "parameters": {
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "22"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "32768"
          },
          "Write_Width_A": {
            "value": "22"
          },
          "Write_Width_B": {
            "value": "22"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        },
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "myboard_blk_mem_gen_1_0"
      },
      "extmemmap_0": {
        "interface_ports": {
          "saxi": {
            "memory_map_ref": "saxi",
            "mode": "Slave",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "17",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "myboard_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "ARADDR": {
                "direction": "I",
                "left": "16",
                "physical_name": "saxi_ARADDR",
                "right": "0"
              },
              "ARREADY": {
                "direction": "O",
                "physical_name": "saxi_ARREADY"
              },
              "ARVALID": {
                "direction": "I",
                "physical_name": "saxi_ARVALID"
              },
              "AWADDR": {
                "direction": "I",
                "left": "16",
                "physical_name": "saxi_AWADDR",
                "right": "0"
              },
              "AWREADY": {
                "direction": "O",
                "physical_name": "saxi_AWREADY"
              },
              "AWVALID": {
                "direction": "I",
                "physical_name": "saxi_AWVALID"
              },
              "BREADY": {
                "direction": "I",
                "physical_name": "saxi_BREADY"
              },
              "BRESP": {
                "direction": "O",
                "left": "1",
                "physical_name": "saxi_BRESP",
                "right": "0"
              },
              "BVALID": {
                "direction": "O",
                "physical_name": "saxi_BVALID"
              },
              "RDATA": {
                "direction": "O",
                "left": "31",
                "physical_name": "saxi_RDATA",
                "right": "0"
              },
              "RREADY": {
                "direction": "I",
                "physical_name": "saxi_RREADY"
              },
              "RRESP": {
                "direction": "O",
                "left": "1",
                "physical_name": "saxi_RRESP",
                "right": "0"
              },
              "RVALID": {
                "direction": "O",
                "physical_name": "saxi_RVALID"
              },
              "WDATA": {
                "direction": "I",
                "left": "31",
                "physical_name": "saxi_WDATA",
                "right": "0"
              },
              "WREADY": {
                "direction": "O",
                "physical_name": "saxi_WREADY"
              },
              "WVALID": {
                "direction": "I",
                "physical_name": "saxi_WVALID"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "CLOCK": {
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "saxi",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "myboard_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              }
            },
            "type": "clk"
          },
          "RESET_N": {
            "direction": "I",
            "type": "rst"
          },
          "xbraddr": {
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "xbrenab": {
            "direction": "O"
          },
          "xbrrdat": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "xbrwdat": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "xbrwena": {
            "direction": "O"
          }
        },
        "reference_info": {
          "boundary_crc": "0x0",
          "ref_name": "extmemmap",
          "ref_type": "hdl"
        },
        "vlnv": "xilinx.com:module_ref:extmemmap:1.0",
        "xci_name": "myboard_extmemmap_0_0"
      },
      "processing_system7_0": {
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "500.000000"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_CAN0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_CAN0_GRP_CLK_ENABLE": {
            "value": "0"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_CAN_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_CAN0": {
            "value": "1"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "1"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "EMIO"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_I2C1_IO": {
            "value": "MIO 12 .. 13"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "83.333336"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#I2C 1#I2C 1#CAN 0#CAN 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#USB Reset#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#scl#sda#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#tx#rx#gpio[50]#reset#mdc#mdio"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.089"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.075"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.014"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "EMIO"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.271"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.259"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.219"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.207"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.229"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.250"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.121"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.146"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 51"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          }
        },
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "myboard_processing_system7_0_0"
      }
    },
    "design_info": {
      "boundary_crc": "0x4FE9862634721597",
      "device": "xc7z020clg400-1",
      "name": "myboard",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "SyncReset_0": "",
      "Zynq_0": "",
      "axi_interconnect_1": {
        "m00_couplers": { },
        "m01_couplers": { },
        "s00_couplers": {
          "auto_pc": ""
        },
        "xbar": ""
      },
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "extmemmap_0": "",
      "processing_system7_0": ""
    },
    "interface_nets": {
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "Zynq_0/saxi"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "extmemmap_0/saxi"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_interconnect_1/S00_AXI"
        ]
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
      },
      "FIXED_IO": {
        "mode": "Master",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "bDMABUSA_0",
          "Zynq_0/bDMABUSA"
        ]
      },
      "Net1": {
        "ports": [
          "bDMABUSB_0",
          "Zynq_0/bDMABUSB"
        ]
      },
      "Net10": {
        "ports": [
          "bDMABUSM_0",
          "Zynq_0/bDMABUSM"
        ]
      },
      "Net11": {
        "ports": [
          "bDMABUSN_0",
          "Zynq_0/bDMABUSN"
        ]
      },
      "Net12": {
        "ports": [
          "bMEMBUSA_0",
          "Zynq_0/bMEMBUSA"
        ]
      },
      "Net13": {
        "ports": [
          "bMEMBUSB_0",
          "Zynq_0/bMEMBUSB"
        ]
      },
      "Net14": {
        "ports": [
          "bMEMBUSC_0",
          "Zynq_0/bMEMBUSC"
        ]
      },
      "Net15": {
        "ports": [
          "bMEMBUSD_0",
          "Zynq_0/bMEMBUSD"
        ]
      },
      "Net16": {
        "ports": [
          "bMEMBUSE_0",
          "Zynq_0/bMEMBUSE"
        ]
      },
      "Net17": {
        "ports": [
          "bMEMBUSF_0",
          "Zynq_0/bMEMBUSF"
        ]
      },
      "Net18": {
        "ports": [
          "bMEMBUSH_0",
          "Zynq_0/bMEMBUSH"
        ]
      },
      "Net19": {
        "ports": [
          "bMEMBUSJ_0",
          "Zynq_0/bMEMBUSJ"
        ]
      },
      "Net2": {
        "ports": [
          "bDMABUSC_0",
          "Zynq_0/bDMABUSC"
        ]
      },
      "Net20": {
        "ports": [
          "bMEMBUSK_0",
          "Zynq_0/bMEMBUSK"
        ]
      },
      "Net21": {
        "ports": [
          "bMEMBUSL_0",
          "Zynq_0/bMEMBUSL"
        ]
      },
      "Net22": {
        "ports": [
          "bMEMBUSM_0",
          "Zynq_0/bMEMBUSM"
        ]
      },
      "Net23": {
        "ports": [
          "bMEMBUSN_0",
          "Zynq_0/bMEMBUSN"
        ]
      },
      "Net24": {
        "ports": [
          "bPIOBUSA_0",
          "Zynq_0/bPIOBUSA"
        ]
      },
      "Net25": {
        "ports": [
          "bPIOBUSB_0",
          "Zynq_0/bPIOBUSB"
        ]
      },
      "Net26": {
        "ports": [
          "bPIOBUSC_0",
          "Zynq_0/bPIOBUSC"
        ]
      },
      "Net27": {
        "ports": [
          "bPIOBUSD_0",
          "Zynq_0/bPIOBUSD"
        ]
      },
      "Net28": {
        "ports": [
          "bPIOBUSE_0",
          "Zynq_0/bPIOBUSE"
        ]
      },
      "Net29": {
        "ports": [
          "bPIOBUSF_0",
          "Zynq_0/bPIOBUSF"
        ]
      },
      "Net3": {
        "ports": [
          "bDMABUSD_0",
          "Zynq_0/bDMABUSD"
        ]
      },
      "Net30": {
        "ports": [
          "bPIOBUSH_0",
          "Zynq_0/bPIOBUSH"
        ]
      },
      "Net31": {
        "ports": [
          "bPIOBUSJ_0",
          "Zynq_0/bPIOBUSJ"
        ]
      },
      "Net32": {
        "ports": [
          "bPIOBUSK_0",
          "Zynq_0/bPIOBUSK"
        ]
      },
      "Net33": {
        "ports": [
          "bPIOBUSL_0",
          "Zynq_0/bPIOBUSL"
        ]
      },
      "Net34": {
        "ports": [
          "bPIOBUSM_0",
          "Zynq_0/bPIOBUSM"
        ]
      },
      "Net35": {
        "ports": [
          "bPIOBUSN_0",
          "Zynq_0/bPIOBUSN"
        ]
      },
      "Net4": {
        "ports": [
          "bDMABUSE_0",
          "Zynq_0/bDMABUSE"
        ]
      },
      "Net5": {
        "ports": [
          "bDMABUSF_0",
          "Zynq_0/bDMABUSF"
        ]
      },
      "Net6": {
        "ports": [
          "bDMABUSH_0",
          "Zynq_0/bDMABUSH"
        ]
      },
      "Net7": {
        "ports": [
          "bDMABUSJ_0",
          "Zynq_0/bDMABUSJ"
        ]
      },
      "Net8": {
        "ports": [
          "bDMABUSK_0",
          "Zynq_0/bDMABUSK"
        ]
      },
      "Net9": {
        "ports": [
          "bDMABUSL_0",
          "Zynq_0/bDMABUSL"
        ]
      },
      "Zynq_0_LEDoutB": {
        "ports": [
          "Zynq_0/LEDoutB",
          "LEDoutB_0"
        ]
      },
      "Zynq_0_LEDoutG": {
        "ports": [
          "Zynq_0/LEDoutG",
          "LEDoutG_0"
        ]
      },
      "Zynq_0_LEDoutR": {
        "ports": [
          "Zynq_0/LEDoutR",
          "LEDoutR_0"
        ]
      },
      "Zynq_0_i3CYCLE": {
        "ports": [
          "i3CYCLE_0"
        ]
      },
      "Zynq_0_iAC_CLEAR": {
        "ports": [
          "iAC_CLEAR_0"
        ]
      },
      "Zynq_0_iBEMA": {
        "ports": [
          "iBEMA_0"
        ]
      },
      "Zynq_0_iBRK_RQST": {
        "ports": [
          "iBRK_RQST_0"
        ]
      },
      "Zynq_0_iEMA": {
        "ports": [
          "iEMA_0"
        ]
      },
      "Zynq_0_iEXTDMAADD_12": {
        "ports": [
          "iEXTDMAADD_12_0"
        ]
      },
      "Zynq_0_iINT_INHIBIT": {
        "ports": [
          "iINT_INHIBIT_0"
        ]
      },
      "Zynq_0_iINT_RQST": {
        "ports": [
          "Zynq_0/iINT_RQST",
          "iINT_RQST_0"
        ]
      },
      "Zynq_0_iIO_SKIP": {
        "ports": [
          "iIO_SKIP_0"
        ]
      },
      "Zynq_0_i_B36V1": {
        "ports": [
          "i_B36V1_0"
        ]
      },
      "Zynq_0_i_CA_INCRMNT": {
        "ports": [
          "i_CA_INCRMNT_0"
        ]
      },
      "Zynq_0_i_D36B2": {
        "ports": [
          "i_D36B2_0"
        ]
      },
      "Zynq_0_i_DATA_IN": {
        "ports": [
          "i_DATA_IN_0"
        ]
      },
      "Zynq_0_i_EA": {
        "ports": [
          "Zynq_0/i_EA",
          "i_EA_0"
        ]
      },
      "Zynq_0_i_MEMDONE": {
        "ports": [
          "Zynq_0/i_MEMDONE",
          "i_MEMDONE_0"
        ]
      },
      "Zynq_0_i_MEMINCR": {
        "ports": [
          "i_MEMINCR_0"
        ]
      },
      "Zynq_0_i_MEM_07": {
        "ports": [
          "i_MEM_07_0"
        ]
      },
      "Zynq_0_i_STROBE": {
        "ports": [
          "Zynq_0/i_STROBE",
          "i_STROBE_0"
        ]
      },
      "Zynq_0_r_BAC": {
        "ports": [
          "Zynq_0/r_BAC",
          "r_BAC_0"
        ]
      },
      "Zynq_0_r_BMB": {
        "ports": [
          "Zynq_0/r_BMB",
          "r_BMB_0"
        ]
      },
      "Zynq_0_r_MA": {
        "ports": [
          "Zynq_0/r_MA",
          "r_MA_0"
        ]
      },
      "Zynq_0_vidaddra": {
        "ports": [
          "Zynq_0/vidaddra",
          "blk_mem_gen_1/addra"
        ]
      },
      "Zynq_0_vidaddrb": {
        "ports": [
          "Zynq_0/vidaddrb",
          "blk_mem_gen_1/addrb"
        ]
      },
      "Zynq_0_viddataa": {
        "ports": [
          "Zynq_0/viddataa",
          "blk_mem_gen_1/dina"
        ]
      },
      "Zynq_0_videnaba": {
        "ports": [
          "Zynq_0/videnaba",
          "blk_mem_gen_1/ena"
        ]
      },
      "Zynq_0_videnabb": {
        "ports": [
          "Zynq_0/videnabb",
          "blk_mem_gen_1/enb"
        ]
      },
      "Zynq_0_vidwrena": {
        "ports": [
          "Zynq_0/vidwrena",
          "blk_mem_gen_1/wea"
        ]
      },
      "Zynq_0_x_DMAADDR": {
        "ports": [
          "Zynq_0/x_DMAADDR",
          "x_DMAADDR_0"
        ]
      },
      "Zynq_0_x_DMADATA": {
        "ports": [
          "Zynq_0/x_DMADATA",
          "x_DMADATA_0"
        ]
      },
      "Zynq_0_x_INPUTBUS": {
        "ports": [
          "Zynq_0/x_INPUTBUS",
          "x_INPUTBUS_0"
        ]
      },
      "Zynq_0_x_MEM": {
        "ports": [
          "Zynq_0/x_MEM",
          "x_MEM_0"
        ]
      },
      "Zynq_0_xbraddr": {
        "ports": [
          "Zynq_0/xbraddr",
          "blk_mem_gen_0/addra"
        ]
      },
      "Zynq_0_xbrenab": {
        "ports": [
          "Zynq_0/xbrenab",
          "blk_mem_gen_0/ena"
        ]
      },
      "Zynq_0_xbrwdat": {
        "ports": [
          "Zynq_0/xbrwdat",
          "blk_mem_gen_0/dina"
        ]
      },
      "Zynq_0_xbrwena": {
        "ports": [
          "Zynq_0/xbrwena",
          "blk_mem_gen_0/wea"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "Zynq_0/xbrrdat"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "extmemmap_0/xbrrdat"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "Zynq_0/viddatab"
        ]
      },
      "extmemmap_0_xbraddr": {
        "ports": [
          "extmemmap_0/xbraddr",
          "blk_mem_gen_0/addrb"
        ]
      },
      "extmemmap_0_xbrenab": {
        "ports": [
          "extmemmap_0/xbrenab",
          "blk_mem_gen_0/enb"
        ]
      },
      "extmemmap_0_xbrwdat": {
        "ports": [
          "extmemmap_0/xbrwdat",
          "blk_mem_gen_0/dinb"
        ]
      },
      "extmemmap_0_xbrwena": {
        "ports": [
          "extmemmap_0/xbrwena",
          "blk_mem_gen_0/web"
        ]
      },
      "oBIOP1_0_1": {
        "ports": [
          "oBIOP1_0",
          "Zynq_0/oBIOP1"
        ]
      },
      "oBIOP2_0_1": {
        "ports": [
          "oBIOP2_0",
          "Zynq_0/oBIOP2"
        ]
      },
      "oBIOP4_0_1": {
        "ports": [
          "oBIOP4_0",
          "Zynq_0/oBIOP4"
        ]
      },
      "oBTP2_0_1": {
        "ports": [
          "oBTP2_0",
          "Zynq_0/oBTP2"
        ]
      },
      "oBTP3_0_1": {
        "ports": [
          "oBTP3_0",
          "Zynq_0/oBTP3"
        ]
      },
      "oBTS_1_0_1": {
        "ports": [
          "oBTS_1_0",
          "Zynq_0/oBTS_1"
        ]
      },
      "oBTS_3_0_1": {
        "ports": [
          "oBTS_3_0",
          "Zynq_0/oBTS_3"
        ]
      },
      "oBUSINIT_0_1": {
        "ports": [
          "oBUSINIT_0",
          "Zynq_0/oBUSINIT"
        ]
      },
      "oB_RUN_0_1": {
        "ports": [
          "oB_RUN_0",
          "Zynq_0/oB_RUN"
        ]
      },
      "oC36B2_0_1": {
        "ports": [
          "oC36B2_0",
          "Zynq_0/oC36B2"
        ]
      },
      "oD35B2_0_1": {
        "ports": [
          "oD35B2_0",
          "Zynq_0/oD35B2"
        ]
      },
      "oE_SET_F_SET_0_1": {
        "ports": [
          "oE_SET_F_SET_0",
          "Zynq_0/oE_SET_F_SET"
        ]
      },
      "oJMP_JMS_0_1": {
        "ports": [
          "oJMP_JMS_0",
          "Zynq_0/oJMP_JMS"
        ]
      },
      "oLINE_LOW_0_1": {
        "ports": [
          "oLINE_LOW_0",
          "Zynq_0/oLINE_LOW"
        ]
      },
      "oMEMSTART_0_1": {
        "ports": [
          "oMEMSTART_0",
          "Zynq_0/oMEMSTART"
        ]
      },
      "o_ADDR_ACCEPT_0_1": {
        "ports": [
          "o_ADDR_ACCEPT_0",
          "Zynq_0/o_ADDR_ACCEPT"
        ]
      },
      "o_BF_ENABLE_0_1": {
        "ports": [
          "o_BF_ENABLE_0",
          "Zynq_0/o_BF_ENABLE"
        ]
      },
      "o_BWC_OVERFLOW_0_1": {
        "ports": [
          "o_BWC_OVERFLOW_0",
          "Zynq_0/o_BWC_OVERFLOW"
        ]
      },
      "o_B_BREAK_0_1": {
        "ports": [
          "o_B_BREAK_0",
          "Zynq_0/o_B_BREAK"
        ]
      },
      "o_DF_ENABLE_0_1": {
        "ports": [
          "o_DF_ENABLE_0",
          "Zynq_0/o_DF_ENABLE"
        ]
      },
      "o_KEY_CLEAR_0_1": {
        "ports": [
          "o_KEY_CLEAR_0",
          "Zynq_0/o_KEY_CLEAR"
        ]
      },
      "o_KEY_DF_0_1": {
        "ports": [
          "o_KEY_DF_0",
          "Zynq_0/o_KEY_DF"
        ]
      },
      "o_KEY_IF_0_1": {
        "ports": [
          "o_KEY_IF_0",
          "Zynq_0/o_KEY_IF"
        ]
      },
      "o_KEY_LOAD_0_1": {
        "ports": [
          "o_KEY_LOAD_0",
          "Zynq_0/o_KEY_LOAD"
        ]
      },
      "o_LOAD_SF_0_1": {
        "ports": [
          "o_LOAD_SF_0",
          "Zynq_0/o_LOAD_SF"
        ]
      },
      "o_SP_CYC_NEXT_0_1": {
        "ports": [
          "o_SP_CYC_NEXT_0",
          "Zynq_0/o_SP_CYC_NEXT"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/M00_ACLK",
          "SyncReset_0/CLOCK",
          "blk_mem_gen_0/clka",
          "blk_mem_gen_0/clkb",
          "axi_interconnect_1/M01_ACLK",
          "extmemmap_0/CLOCK",
          "blk_mem_gen_1/clka",
          "blk_mem_gen_1/clkb",
          "Zynq_0/CLOCK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "SyncReset_0/SYNCRES_N",
          "axi_interconnect_1/M00_ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/M01_ARESETN",
          "extmemmap_0/RESET_N",
          "Zynq_0/RESET_N"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N1": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "SyncReset_0/RESET_N"
        ]
      },
      "processing_system7_0_UART0_TX": {
        "ports": [
          "processing_system7_0/UART0_TX",
          "processing_system7_0/UART0_RX"
        ]
      }
    },
    "ports": {
      "LEDoutB_0": {
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        },
        "type": "data"
      },
      "LEDoutG_0": {
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        },
        "type": "data"
      },
      "LEDoutR_0": {
        "direction": "O",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        },
        "type": "data"
      },
      "bDMABUSA_0": {
        "direction": "IO"
      },
      "bDMABUSB_0": {
        "direction": "IO"
      },
      "bDMABUSC_0": {
        "direction": "IO"
      },
      "bDMABUSD_0": {
        "direction": "IO"
      },
      "bDMABUSE_0": {
        "direction": "IO"
      },
      "bDMABUSF_0": {
        "direction": "IO"
      },
      "bDMABUSH_0": {
        "direction": "IO"
      },
      "bDMABUSJ_0": {
        "direction": "IO"
      },
      "bDMABUSK_0": {
        "direction": "IO"
      },
      "bDMABUSL_0": {
        "direction": "IO"
      },
      "bDMABUSM_0": {
        "direction": "IO"
      },
      "bDMABUSN_0": {
        "direction": "IO"
      },
      "bMEMBUSA_0": {
        "direction": "IO"
      },
      "bMEMBUSB_0": {
        "direction": "IO"
      },
      "bMEMBUSC_0": {
        "direction": "IO"
      },
      "bMEMBUSD_0": {
        "direction": "IO"
      },
      "bMEMBUSE_0": {
        "direction": "IO"
      },
      "bMEMBUSF_0": {
        "direction": "IO"
      },
      "bMEMBUSH_0": {
        "direction": "IO"
      },
      "bMEMBUSJ_0": {
        "direction": "IO"
      },
      "bMEMBUSK_0": {
        "direction": "IO"
      },
      "bMEMBUSL_0": {
        "direction": "IO"
      },
      "bMEMBUSM_0": {
        "direction": "IO"
      },
      "bMEMBUSN_0": {
        "direction": "IO"
      },
      "bPIOBUSA_0": {
        "direction": "IO"
      },
      "bPIOBUSB_0": {
        "direction": "IO"
      },
      "bPIOBUSC_0": {
        "direction": "IO"
      },
      "bPIOBUSD_0": {
        "direction": "IO"
      },
      "bPIOBUSE_0": {
        "direction": "IO"
      },
      "bPIOBUSF_0": {
        "direction": "IO"
      },
      "bPIOBUSH_0": {
        "direction": "IO"
      },
      "bPIOBUSJ_0": {
        "direction": "IO"
      },
      "bPIOBUSK_0": {
        "direction": "IO"
      },
      "bPIOBUSL_0": {
        "direction": "IO"
      },
      "bPIOBUSM_0": {
        "direction": "IO"
      },
      "bPIOBUSN_0": {
        "direction": "IO"
      },
      "i3CYCLE_0": {
        "direction": "O"
      },
      "iAC_CLEAR_0": {
        "direction": "O"
      },
      "iBEMA_0": {
        "direction": "O"
      },
      "iBRK_RQST_0": {
        "direction": "O"
      },
      "iEMA_0": {
        "direction": "O"
      },
      "iEXTDMAADD_12_0": {
        "direction": "O"
      },
      "iINT_INHIBIT_0": {
        "direction": "O"
      },
      "iINT_RQST_0": {
        "direction": "O"
      },
      "iIO_SKIP_0": {
        "direction": "O"
      },
      "i_B36V1_0": {
        "direction": "O"
      },
      "i_CA_INCRMNT_0": {
        "direction": "O"
      },
      "i_D36B2_0": {
        "direction": "O"
      },
      "i_DATA_IN_0": {
        "direction": "O"
      },
      "i_EA_0": {
        "direction": "O"
      },
      "i_MEMDONE_0": {
        "direction": "O"
      },
      "i_MEMINCR_0": {
        "direction": "O"
      },
      "i_MEM_07_0": {
        "direction": "O"
      },
      "i_STROBE_0": {
        "direction": "O"
      },
      "oBIOP1_0": {
        "direction": "I"
      },
      "oBIOP2_0": {
        "direction": "I"
      },
      "oBIOP4_0": {
        "direction": "I"
      },
      "oBTP2_0": {
        "direction": "I"
      },
      "oBTP3_0": {
        "direction": "I"
      },
      "oBTS_1_0": {
        "direction": "I"
      },
      "oBTS_3_0": {
        "direction": "I"
      },
      "oBUSINIT_0": {
        "direction": "I"
      },
      "oB_RUN_0": {
        "direction": "I"
      },
      "oC36B2_0": {
        "direction": "I"
      },
      "oD35B2_0": {
        "direction": "I"
      },
      "oE_SET_F_SET_0": {
        "direction": "I"
      },
      "oJMP_JMS_0": {
        "direction": "I"
      },
      "oLINE_LOW_0": {
        "direction": "I"
      },
      "oMEMSTART_0": {
        "direction": "I"
      },
      "o_ADDR_ACCEPT_0": {
        "direction": "I"
      },
      "o_BF_ENABLE_0": {
        "direction": "I"
      },
      "o_BWC_OVERFLOW_0": {
        "direction": "I"
      },
      "o_B_BREAK_0": {
        "direction": "I"
      },
      "o_DF_ENABLE_0": {
        "direction": "I"
      },
      "o_KEY_CLEAR_0": {
        "direction": "I"
      },
      "o_KEY_DF_0": {
        "direction": "I"
      },
      "o_KEY_IF_0": {
        "direction": "I"
      },
      "o_KEY_LOAD_0": {
        "direction": "I"
      },
      "o_LOAD_SF_0": {
        "direction": "I"
      },
      "o_SP_CYC_NEXT_0": {
        "direction": "I"
      },
      "r_BAC_0": {
        "direction": "O"
      },
      "r_BMB_0": {
        "direction": "O"
      },
      "r_MA_0": {
        "direction": "O"
      },
      "x_DMAADDR_0": {
        "direction": "O"
      },
      "x_DMADATA_0": {
        "direction": "O"
      },
      "x_INPUTBUS_0": {
        "direction": "O"
      },
      "x_MEM_0": {
        "direction": "O"
      }
    }
  }
}
